-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 00:14:17 EDT 2021                        

Solution Settings: stockham_dit.v21
  Current state: extract
  Project: stockham
  
  Design Input Files Specified
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/stockham_DIT/directives.tcl
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/main.cpp
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_dit/core                     190   73809      73814            0  0          
    Design Total:                          190   73809      73814            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_1R1W_RBW_rport(3,12,32,4096,4096,32,1)              0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rport(4,12,32,4096,4096,32,1)              0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rwport(3,12,32,4096,4096,32,1)             0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(4,12,32,4096,4096,32,1)             0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(3,12,32,4096,4096,32,1)          0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,12,32,4096,4096,32,1)          0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_DPRAM_RBW_DUAL(10,9,32,512,512,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(11,9,32,512,512,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(12,9,32,512,512,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(13,9,32,512,512,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(6,9,32,512,512,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(7,9,32,512,512,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(8,9,32,512,512,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(9,9,32,512,512,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL_rwport(14,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(15,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(18,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(19,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(20,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(21,9,32,512,512,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(7,9,32,512,512,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(11,0,1,0,12)                                     11.000     0.000     11.000           10.000 1.050          0           1 
    mgc_add(11,0,1,1,11)                                     11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,0,11,0,12)                                    11.000     0.000     11.000           10.000 1.050          2           1 
    mgc_add(11,0,2,1,12)                                     11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(12,0,12,0,12)                                    12.000     0.000     12.000           11.000 1.065          3           3 
    mgc_add(3,0,3,0,3)                                        3.000     0.000      3.000            2.000 0.930          1           0 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          6           4 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          2           1 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          2           2 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         124 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          65 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          36 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(11,2)                                            11.000     0.000     11.000            0.000 0.550          2           4 
    mgc_and(4,2)                                              4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_mul(32,0,32,0,32)                                  1840.000     3.000     16.000            0.000 4.768          1           2 
    mgc_mul(32,0,32,0,64)                                  2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0          65 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(3,1,2)                                            3.000     0.000      3.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          3          25 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           1 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0          30 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           3 
    mgc_mux1hot(32,16)                                      206.036     0.000    206.036            0.000 1.500          2           2 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           2 
    mgc_mux1hot(9,3)                                         13.017     0.000     13.017            0.000 0.550          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          67 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          19 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         230 
    mgc_not(11)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          91 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          62 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_reg_pos(1,0,0,0,0,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0          12 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0          20 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0          54 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(3,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(3,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(32,0,0,0,0,0,0)                               0.000     0.000      0.000            0.000 0.320          0          17 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          20 
    mgc_reg_pos(32,0,0,1,1,0,0)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           5 
    mgc_reg_pos(9,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_shift_l(11,0,4,12)                                   22.076     0.000     22.076            0.000 1.500          1           1 
    mgc_shift_r(11,0,4,11)                                   21.482     0.000     21.482            0.000 1.500          1           1 
    mgc_xor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000         11          11 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         8676.550    10.000   2597.000          235.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   5253.6         12547.1          8678.6        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           5253.6 (100%)  12545.1 (100%)   8676.6 (100%) 
      MUX:               508.1  (10%)   3591.6  (29%)   1677.0  (19%) 
      FUNC:             4723.6  (90%)   8392.6  (67%)   6452.6  (74%) 
      LOGIC:              22.0   (0%)    561.0   (4%)    547.0   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             2.0   (0%)      2.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             2.0 (100%)      2.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                          Size(bits) Gated Register CG Opt Done Variables                                                            
    ------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    for:for:w:asn#3.itm                                       32                            for:for:w:asn#3.itm                                                  
                                                                                            modulo_add:base.sva                                                  
    mult:res.lpi#3.dfm.1                                      32         Y           Y      mult:res.lpi#3.dfm.1                                                 
    mult:t:mul:cmp.a                                          32         Y           Y      mult:t:mul:cmp.a                                                     
    mult:t:mul:cmp.b                                          32                            mult:t:mul:cmp.b                                                     
    mult:t:mul:cmp.z.oreg:pconst(63:32)                       32                            mult:t:mul:cmp.z.oreg:pconst(63:32)                                  
    mult:z:mul.itm.1                                          32         Y           Y      mult:z:mul.itm.1                                                     
    mult:z_:mul.itm                                           32         Y           Y      mult:z_:mul.itm                                                      
    p.sva                                                     32         Y           Y      p.sva                                                                
    tmp#2.sva#1                                               32                            tmp#2.sva#1                                                          
                                                                                            tmp#2.sva#1.2                                                        
                                                                                            modulo_sub:base.sva                                                  
    tmp#2.sva#1.1                                             32         Y           Y      tmp#2.sva#1.1                                                        
    tmp#2.sva#2                                               32                            tmp#2.sva#2                                                          
                                                                                            tmp#2.sva#2.2                                                        
                                                                                            operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    tmp#2.sva#2.1                                             32         Y           Y      tmp#2.sva#2.1                                                        
    tmp#2.sva#3                                               32                            tmp#2.sva#3                                                          
                                                                                            tmp#2.sva#3.2                                                        
    tmp#2.sva#3.1                                             32         Y           Y      tmp#2.sva#3.1                                                        
    tmp#2.sva#4                                               32                            tmp#2.sva#4                                                          
                                                                                            tmp#2.sva#4.2                                                        
    tmp#2.sva#4.1                                             32         Y           Y      tmp#2.sva#4.1                                                        
    tmp#2.sva#5                                               32                            tmp#2.sva#5                                                          
                                                                                            tmp#2.sva#5.2                                                        
    tmp#2.sva#5.1                                             32         Y           Y      tmp#2.sva#5.1                                                        
    tmp#2.sva#6                                               32                            tmp#2.sva#6                                                          
                                                                                            tmp#2.sva#6.2                                                        
    tmp#2.sva#6.1                                             32         Y           Y      tmp#2.sva#6.1                                                        
    tmp#2.sva#7                                               32                            tmp#2.sva#7                                                          
                                                                                            tmp#2.sva#7.2                                                        
    tmp#2.sva#7.1                                             32         Y           Y      tmp#2.sva#7.1                                                        
    tmp.sva                                                   32                            tmp.sva                                                              
                                                                                            tmp.sva#1.2                                                          
    tmp.sva#1                                                 32                            tmp.sva#1                                                            
                                                                                            tmp.sva#2.2                                                          
    tmp.sva#1.1                                               32         Y           Y      tmp.sva#1.1                                                          
    tmp.sva#2                                                 32                            tmp.sva#2                                                            
                                                                                            tmp.sva#3.2                                                          
    tmp.sva#2.1                                               32         Y           Y      tmp.sva#2.1                                                          
    tmp.sva#3                                                 32                            tmp.sva#3                                                            
                                                                                            tmp.sva#4.2                                                          
    tmp.sva#3.1                                               32         Y           Y      tmp.sva#3.1                                                          
    tmp.sva#4                                                 32                            tmp.sva#4                                                            
                                                                                            tmp.sva#5.2                                                          
    tmp.sva#4.1                                               32         Y           Y      tmp.sva#4.1                                                          
    tmp.sva#5                                                 32                            tmp.sva#5                                                            
                                                                                            tmp.sva#6.2                                                          
    tmp.sva#5.1                                               32         Y           Y      tmp.sva#5.1                                                          
    tmp.sva#6                                                 32                            tmp.sva#6                                                            
                                                                                            tmp.sva#7.2                                                          
    tmp.sva#6.1                                               32         Y           Y      tmp.sva#6.1                                                          
    tmp.sva#7                                                 32                            tmp.sva#7                                                            
                                                                                            tmp.sva.2                                                            
    tmp.sva#7.1                                               32         Y           Y      tmp.sva#7.1                                                          
    tmp.sva.1                                                 32         Y           Y      tmp.sva.1                                                            
    for:for:t(11:0).sva(10:0)                                 11         Y           Y      for:for:t(11:0).sva(10:0)                                            
    reg(s(11:0)).ftd#1                                        11         Y           Y      reg(s(11:0)).ftd#1                                                   
    for:for:a:acc.psp.sva(10:2)                                9         Y           Y      for:for:a:acc.psp.sva(10:2)                                          
    for:for:a:acc.psp.sva.1(10:2)                              9         Y           Y      for:for:a:acc.psp.sva.1(10:2)                                        
    for:for:acc.tdx#1(11:0).sva(11:3)                          9         Y           Y      for:for:acc.tdx#1(11:0).sva(11:3)                                    
    for:for:acc.tdx#1(11:0).sva.1(11:3)                        9         Y           Y      for:for:acc.tdx#1(11:0).sva.1(11:3)                                  
    for:for:acc.tdx#1(11:0).sva.2(11:3)                        9         Y           Y      for:for:acc.tdx#1(11:0).sva.2(11:3)                                  
    for:for:acc.tdx(11:0).sva(11:3)                            9         Y           Y      for:for:acc.tdx(11:0).sva(11:3)                                      
    for:for:acc.tdx(11:0).sva.1(11:3)                          9         Y           Y      for:for:acc.tdx(11:0).sva.1(11:3)                                    
    for:for:acc.tdx(11:0).sva.2(11:3)                          9         Y           Y      for:for:acc.tdx(11:0).sva.2(11:3)                                    
    idx(3:0).sva                                               4         Y           Y      idx(3:0).sva                                                         
    shift(3:0).sva                                             4         Y           Y      shift(3:0).sva                                                       
    for:for:b:acc.tdx(11:0).sva(2:0)                           3                            for:for:b:acc.tdx(11:0).sva(2:0)                                     
    for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm            3         Y           Y      for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm                      
    for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.1          3         Y           Y      for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.1                    
                                                                                            for:for:slc(for:for:acc.tdx#1(11:0))(2-0).itm.1                      
    for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.2          3         Y           Y      for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.2                    
                                                                                            for:for:slc(for:for:acc.tdx#1(11:0))(2-0).itm.2                      
    for:for:slc(for:for:acc.tdx#1(11:0))(2-0).itm              3         Y           Y      for:for:slc(for:for:acc.tdx#1(11:0))(2-0).itm                        
    for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm              3         Y           Y      for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm                        
                                                                                            for:for:slc(for:for:acc.tdx(11:0))(2-0).itm                          
    for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.1            3         Y           Y      for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.1                      
                                                                                            for:for:slc(for:for:acc.tdx(11:0))(2-0).itm.1                        
    for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.2            3         Y           Y      for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.2                      
                                                                                            for:for:slc(for:for:acc.tdx(11:0))(2-0).itm.2                        
    for:for:a:acc.psp.sva(1:0)                                 2                            for:for:a:acc.psp.sva(1:0)                                           
    for:for:a:conc#5.itm(2:1)                                  2         Y           Y      for:for:a:conc#5.itm(2:1)                                            
                                                                                            for:for:a:conc#5.itm.2(2:1)                                          
    for:for:a:conc#5.itm.1(2:1)                                2         Y           Y      for:for:a:conc#5.itm.1(2:1)                                          
    for:for.stage_0                                            1                            for:for.stage_0                                                      
    for:for.stage_0.1                                          1         Y           Y      for:for.stage_0.1                                                    
    for:for.stage_0.2                                          1         Y           Y      for:for.stage_0.2                                                    
    for:for.stage_0.3                                          1         Y           Y      for:for.stage_0.3                                                    
    for:for:a:asn.itm                                          1                            for:for:a:asn.itm                                                    
    for:for:a:asn.itm.1                                        1         Y           Y      for:for:a:asn.itm.1                                                  
    for:for:a:asn.itm.2                                        1         Y           Y      for:for:a:asn.itm.2                                                  
                                                                                            for:for:a:conc#5.itm(0)                                              
    for:for:a:conc#5.itm.1(0)                                  1         Y           Y      for:for:a:conc#5.itm.1(0)                                            
    for:for:a:for:for:a:and#1.itm                              1         Y           Y      for:for:a:for:for:a:and#1.itm                                        
    for:for:a:for:for:a:and#1.itm.1                            1         Y           Y      for:for:a:for:for:a:and#1.itm.1                                      
    for:for:a:for:for:a:and#1.itm.2                            1         Y           Y      for:for:a:for:for:a:and#1.itm.2                                      
                                                                                            for:for:a:for:for:a:and#11.itm                                       
    for:for:a:for:for:a:and#10.itm                             1         Y           Y      for:for:a:for:for:a:and#10.itm                                       
    for:for:a:for:for:a:and#10.itm.1                           1         Y           Y      for:for:a:for:for:a:and#10.itm.1                                     
    for:for:a:for:for:a:and#10.itm.2                           1         Y           Y      for:for:a:for:for:a:and#10.itm.2                                     
                                                                                            for:for:a:for:for:a:and#12.itm                                       
    for:for:a:for:for:a:and#11.itm.1                           1         Y           Y      for:for:a:for:for:a:and#11.itm.1                                     
    for:for:a:for:for:a:and#11.itm.2                           1         Y           Y      for:for:a:for:for:a:and#11.itm.2                                     
                                                                                            for:for:a:for:for:a:and#13.itm                                       
    for:for:a:for:for:a:and#12.itm.1                           1         Y           Y      for:for:a:for:for:a:and#12.itm.1                                     
    for:for:a:for:for:a:and#12.itm.2                           1         Y           Y      for:for:a:for:for:a:and#12.itm.2                                     
                                                                                            for:for:a:for:for:a:and#2.itm                                        
    for:for:a:for:for:a:and#13.itm.1                           1         Y           Y      for:for:a:for:for:a:and#13.itm.1                                     
    for:for:a:for:for:a:and#13.itm.2                           1         Y           Y      for:for:a:for:for:a:and#13.itm.2                                     
                                                                                            for:for:a:for:for:a:and#4.itm                                        
    for:for:a:for:for:a:and#2.itm.1                            1         Y           Y      for:for:a:for:for:a:and#2.itm.1                                      
    for:for:a:for:for:a:and#2.itm.2                            1         Y           Y      for:for:a:for:for:a:and#2.itm.2                                      
                                                                                            for:for:a:for:for:a:and#5.itm                                        
    for:for:a:for:for:a:and#3.itm                              1         Y           Y      for:for:a:for:for:a:and#3.itm                                        
    for:for:a:for:for:a:and#3.itm.1                            1         Y           Y      for:for:a:for:for:a:and#3.itm.1                                      
    for:for:a:for:for:a:and#3.itm.2                            1         Y           Y      for:for:a:for:for:a:and#3.itm.2                                      
                                                                                            for:for:a:for:for:a:and#6.itm                                        
    for:for:a:for:for:a:and#4.itm.1                            1         Y           Y      for:for:a:for:for:a:and#4.itm.1                                      
    for:for:a:for:for:a:and#4.itm.2                            1         Y           Y      for:for:a:for:for:a:and#4.itm.2                                      
                                                                                            for:for:a:for:for:a:and#9.itm                                        
    for:for:a:for:for:a:and#5.itm.1                            1         Y           Y      for:for:a:for:for:a:and#5.itm.1                                      
    for:for:a:for:for:a:and#5.itm.2                            1         Y           Y      for:for:a:for:for:a:and#5.itm.2                                      
                                                                                            for:for:a:for:for:a:nor#1.itm                                        
    for:for:a:for:for:a:and#6.itm.1                            1         Y           Y      for:for:a:for:for:a:and#6.itm.1                                      
    for:for:a:for:for:a:and#6.itm.2                            1         Y           Y      for:for:a:for:for:a:and#6.itm.2                                      
                                                                                            for:for:a:for:for:a:nor.itm                                          
    for:for:a:for:for:a:and#7.itm                              1         Y           Y      for:for:a:for:for:a:and#7.itm                                        
    for:for:a:for:for:a:and#7.itm.1                            1         Y           Y      for:for:a:for:for:a:and#7.itm.1                                      
    for:for:a:for:for:a:and#7.itm.2                            1                            for:for:a:for:for:a:and#7.itm.2                                      
                                                                                            for:for:b:for:for:b:and#11.itm                                       
    for:for:a:for:for:a:and#8.itm                              1         Y           Y      for:for:a:for:for:a:and#8.itm                                        
    for:for:a:for:for:a:and#8.itm.1                            1         Y           Y      for:for:a:for:for:a:and#8.itm.1                                      
    for:for:a:for:for:a:and#8.itm.2                            1                            for:for:a:for:for:a:and#8.itm.2                                      
                                                                                            for:for:b:for:for:b:and#12.itm                                       
    for:for:a:for:for:a:and#9.itm.1                            1         Y           Y      for:for:a:for:for:a:and#9.itm.1                                      
    for:for:a:for:for:a:and#9.itm.2                            1                            for:for:a:for:for:a:and#9.itm.2                                      
                                                                                            for:for:b:for:for:b:and#13.itm                                       
    for:for:a:for:for:a:and.itm                                1         Y           Y      for:for:a:for:for:a:and.itm                                          
    for:for:a:for:for:a:and.itm.1                              1         Y           Y      for:for:a:for:for:a:and.itm.1                                        
    for:for:a:for:for:a:and.itm.2                              1                            for:for:a:for:for:a:and.itm.2                                        
                                                                                            for:for:b:for:for:b:and#2.itm                                        
    for:for:a:for:for:a:nor#1.itm.1                            1         Y           Y      for:for:a:for:for:a:nor#1.itm.1                                      
    for:for:a:for:for:a:nor#1.itm.2                            1                            for:for:a:for:for:a:nor#1.itm.2                                      
                                                                                            for:for:b:for:for:b:nor#1.itm                                        
    for:for:a:for:for:a:nor.itm.1                              1         Y           Y      for:for:a:for:for:a:nor.itm.1                                        
    for:for:a:for:for:a:nor.itm.2                              1                            for:for:a:for:for:a:nor.itm.2                                        
                                                                                            for:for:b:for:for:b:and#4.itm                                        
    for:for:asn#10.itm                                         1                            for:for:asn#10.itm                                                   
    for:for:asn#10.itm.1                                       1         Y           Y      for:for:asn#10.itm.1                                                 
    for:for:asn#10.itm.2                                       1         Y           Y      for:for:asn#10.itm.2                                                 
    for:for:asn#12.itm                                         1                            for:for:asn#12.itm                                                   
    for:for:asn#12.itm.1                                       1         Y           Y      for:for:asn#12.itm.1                                                 
    for:for:asn#12.itm.2                                       1         Y           Y      for:for:asn#12.itm.2                                                 
    for:for:b:for:for:b:and#1.itm                              1         Y           Y      for:for:b:for:for:b:and#1.itm                                        
    for:for:b:for:for:b:and#10.itm                             1         Y           Y      for:for:b:for:for:b:and#10.itm                                       
    for:for:b:for:for:b:and#3.itm                              1         Y           Y      for:for:b:for:for:b:and#3.itm                                        
    for:for:b:for:for:b:and#5.itm                              1         Y           Y      for:for:b:for:for:b:and#5.itm                                        
    for:for:b:for:for:b:and#6.itm                              1         Y           Y      for:for:b:for:for:b:and#6.itm                                        
    for:for:b:for:for:b:and#7.itm                              1         Y           Y      for:for:b:for:for:b:and#7.itm                                        
    for:for:b:for:for:b:and#8.itm                              1         Y           Y      for:for:b:for:for:b:and#8.itm                                        
    for:for:b:for:for:b:and#9.itm                              1         Y           Y      for:for:b:for:for:b:and#9.itm                                        
    for:for:b:for:for:b:and.itm                                1         Y           Y      for:for:b:for:for:b:and.itm                                          
    for:for:b:for:for:b:nor.itm                                1         Y           Y      for:for:b:for:for:b:nor.itm                                          
    nn(1).sva                                                  1         Y           Y      nn(1).sva                                                            
    nn(10).sva                                                 1         Y           Y      nn(10).sva                                                           
    nn(11).sva                                                 1         Y           Y      nn(11).sva                                                           
    nn(12).sva                                                 1                            nn(12).sva                                                           
    nn(2).sva                                                  1         Y           Y      nn(2).sva                                                            
    nn(3).sva                                                  1         Y           Y      nn(3).sva                                                            
    nn(4).sva                                                  1         Y           Y      nn(4).sva                                                            
    nn(5).sva                                                  1         Y           Y      nn(5).sva                                                            
    nn(6).sva                                                  1         Y           Y      nn(6).sva                                                            
    nn(7).sva                                                  1         Y           Y      nn(7).sva                                                            
    nn(8).sva                                                  1         Y           Y      nn(8).sva                                                            
    nn(9).sva                                                  1         Y           Y      nn(9).sva                                                            
    operator&<34,true>#1:and.psp.sva(0)                        1                            operator&<34,true>#1:and.psp.sva(0)                                  
    reg(s(11:0)).ftd                                           1         Y           Y      reg(s(11:0)).ftd                                                     
    reg(xt:rsc.triosy(0)(7):obj.ld).cse                        1                            reg(xt:rsc.triosy(0)(7):obj.ld).cse                                  
    reg(yt:rsc(0)(0).@.cgo).cse                                1                            reg(yt:rsc(0)(0).@.cgo).cse                                          
    reg(yt:rsc(0)(1).@.cgo).cse                                1                            reg(yt:rsc(0)(1).@.cgo).cse                                          
    reg(yt:rsc(0)(2).@.cgo).cse                                1                            reg(yt:rsc(0)(2).@.cgo).cse                                          
    reg(yt:rsc(0)(3).@.cgo).cse                                1                            reg(yt:rsc(0)(3).@.cgo).cse                                          
    reg(yt:rsc(0)(4).@.cgo).cse                                1                            reg(yt:rsc(0)(4).@.cgo).cse                                          
    reg(yt:rsc(0)(5).@.cgo).cse                                1                            reg(yt:rsc(0)(5).@.cgo).cse                                          
    reg(yt:rsc(0)(6).@.cgo).cse                                1                            reg(yt:rsc(0)(6).@.cgo).cse                                          
    reg(yt:rsc(0)(7).@.cgo).cse                                1                            reg(yt:rsc(0)(7).@.cgo).cse                                          
    x(3).sva                                                   1         Y           Y      x(3).sva                                                             
    y(3).sva                                                   1         Y           Y      y(3).sva                                                             
                                                                                                                                                                 
    Total:                                                  1435            833         833 (Total Gating Ratio: 0.58, CG Opt Gating Ratio: 0.58)                
    
  Timing Report
    Critical Path
      Max Delay:  7.300001
      Slack:      0.10999900000000018
      
      Path                                                                                                      Startpoint                                Endpoint                       Delay  Slack  
      --------------------------------------------------------------------------------------------------------- ----------------------------------------- ------------------------------ ------ ------
      1                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(0).comp 7.3000 0.1100 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(11:0).sva#1)(2)#12                                                                                                             0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(11:0).sva#1)(2)#12.itm                                                                                                         0.0000 4.0500 
        stockham_dit:core/for:for:b:nor                                                                         mgc_nor_1_2                                                              0.5500 4.6000 
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                            0.0000 4.6000 
        stockham_dit:core/and#66                                                                                mgc_and_1_2                                                              0.5500 5.1500 
        stockham_dit:core/and.dcpl#51                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#20                                                                                 mgc_or_1_2                                                               0.0000 5.1500 
        stockham_dit:core/or#20.itm                                                                                                                                                      0.0000 5.1500 
        stockham_dit:core/and#436                                                                               mgc_and_1_3                                                              0.5500 5.7000 
        stockham_dit:core/and#436.itm                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core/or#283                                                                                mgc_or_1_3                                                               0.5500 6.2500 
        stockham_dit:core/or#283.rmff                                                                                                                                                    0.0000 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                 0.0000 6.2500 
        stockham_dit:core:wait_dp/for:for:b:or                                                                  mgc_or_1_2                                                               0.5500 6.8000 
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                0.0000 6.8000 
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                        0.0000 6.8000 
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                             0.0000 6.8000 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)gen/clkb_en_d                                                                                        0.0000 6.8000 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.8000 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)gen/clkb_en                                                                                          0.0000 6.8000 
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                0.0000 6.8000 
        stockham_dit/yt:rsc(0)(0).comp                                                                          BLOCK_DPRAM_RBW_DUAL_6_9_32_512_512_32_1                                 0.0000 7.3000 
                                                                                                                                                                                                       
      2                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(0).comp 7.3000 0.1100 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(11:0).sva#1)(1)#12                                                                                                             0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(11:0).sva#1)(1)#12.itm                                                                                                         0.0000 4.0500 
        stockham_dit:core/for:for:b:nor                                                                         mgc_nor_1_2                                                              0.5500 4.6000 
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                            0.0000 4.6000 
        stockham_dit:core/and#66                                                                                mgc_and_1_2                                                              0.5500 5.1500 
        stockham_dit:core/and.dcpl#51                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#20                                                                                 mgc_or_1_2                                                               0.0000 5.1500 
        stockham_dit:core/or#20.itm                                                                                                                                                      0.0000 5.1500 
        stockham_dit:core/and#436                                                                               mgc_and_1_3                                                              0.5500 5.7000 
        stockham_dit:core/and#436.itm                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core/or#283                                                                                mgc_or_1_3                                                               0.5500 6.2500 
        stockham_dit:core/or#283.rmff                                                                                                                                                    0.0000 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                 0.0000 6.2500 
        stockham_dit:core:wait_dp/for:for:b:or                                                                  mgc_or_1_2                                                               0.5500 6.8000 
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                0.0000 6.8000 
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                        0.0000 6.8000 
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                             0.0000 6.8000 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)gen/clkb_en_d                                                                                        0.0000 6.8000 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.8000 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,9,32,512,512,32,1)gen/clkb_en                                                                                          0.0000 6.8000 
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                0.0000 6.8000 
        stockham_dit/yt:rsc(0)(0).comp                                                                          BLOCK_DPRAM_RBW_DUAL_6_9_32_512_512_32_1                                 0.0000 7.3000 
                                                                                                                                                                                                       
      3                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(2).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5                                                                                                                0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5.itm                                                                                                            0.0000 4.0500 
        stockham_dit:core/not#298                                                                               mgc_not_1                                                                0.0000 4.0500 
        stockham_dit:core/not#298.itm                                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/and#108                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#88                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/and#109                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#109.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#57                                                                                 mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#57.itm                                                                                                                                                      0.0000 4.6000 
        stockham_dit:core/and#484                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#484.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#305                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#305.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(2).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#2                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(2)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(2)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(2)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1)gen/clkb_en_d                                                                                        0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,9,32,512,512,32,1)gen/clkb_en                                                                                          0.0000 6.2500 
        stockham_dit/yt:rsc(0)(2).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(2).comp                                                                          BLOCK_DPRAM_RBW_DUAL_8_9_32_512_512_32_1                                 0.0000 6.7500 
                                                                                                                                                                                                       
      4                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(4).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7                                                                                                                0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7.itm                                                                                                            0.0000 4.0500 
        stockham_dit:core/not#297                                                                               mgc_not_1                                                                0.0000 4.0500 
        stockham_dit:core/not#297.itm                                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/and#145                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#120                                                                                                                                                   0.0000 4.6000 
        stockham_dit:core/and#146                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#146.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#90                                                                                 mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#90.itm                                                                                                                                                      0.0000 4.6000 
        stockham_dit:core/and#532                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#532.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#327                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#327.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(4).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#4                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(4)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(4)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(4)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1)gen/clkb_en_d                                                                                       0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,9,32,512,512,32,1)gen/clkb_en                                                                                         0.0000 6.2500 
        stockham_dit/yt:rsc(0)(4).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(4).comp                                                                          BLOCK_DPRAM_RBW_DUAL_10_9_32_512_512_32_1                                0.0000 6.7500 
                                                                                                                                                                                                       
      5                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(3).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5                                                                                                                0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5.itm                                                                                                            0.0000 4.0500 
        stockham_dit:core/not#298                                                                               mgc_not_1                                                                0.0000 4.0500 
        stockham_dit:core/not#298.itm                                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/and#108                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#88                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/and#129                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#129.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#76                                                                                 mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#76.itm                                                                                                                                                      0.0000 4.6000 
        stockham_dit:core/and#508                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#508.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#316                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#316.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(3).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#3                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(3)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(3)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(3)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)gen/clkb_en_d                                                                                        0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)gen/clkb_en                                                                                          0.0000 6.2500 
        stockham_dit/yt:rsc(0)(3).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(3).comp                                                                          BLOCK_DPRAM_RBW_DUAL_9_9_32_512_512_32_1                                 0.0000 6.7500 
                                                                                                                                                                                                       
      6                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(5).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7                                                                                                                0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7.itm                                                                                                            0.0000 4.0500 
        stockham_dit:core/not#297                                                                               mgc_not_1                                                                0.0000 4.0500 
        stockham_dit:core/not#297.itm                                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/and#145                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#120                                                                                                                                                   0.0000 4.6000 
        stockham_dit:core/and#163                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#163.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#112                                                                                mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#112.itm                                                                                                                                                     0.0000 4.6000 
        stockham_dit:core/and#556                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#556.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#338                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#338.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(5).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#5                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(5)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(5)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(5)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)gen/clkb_en_d                                                                                       0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)gen/clkb_en                                                                                         0.0000 6.2500 
        stockham_dit/yt:rsc(0)(5).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(5).comp                                                                          BLOCK_DPRAM_RBW_DUAL_11_9_32_512_512_32_1                                0.0000 6.7500 
                                                                                                                                                                                                       
      7                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(6).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)                                                                                                                  0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2).itm                                                                                                              0.0000 4.0500 
        stockham_dit:core/and#176                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#150                                                                                                                                                   0.0000 4.6000 
        stockham_dit:core/and#177                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#177.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#128                                                                                mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#128.itm                                                                                                                                                     0.0000 4.6000 
        stockham_dit:core/and#580                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#580.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#349                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#349.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(6).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#6                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(6)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(6)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(6)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1)gen/clkb_en_d                                                                                       0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,9,32,512,512,32,1)gen/clkb_en                                                                                         0.0000 6.2500 
        stockham_dit/yt:rsc(0)(6).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(6).comp                                                                          BLOCK_DPRAM_RBW_DUAL_12_9_32_512_512_32_1                                0.0000 6.7500 
                                                                                                                                                                                                       
      8                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(3).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#3                                                                                                                0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#3.itm                                                                                                            0.0000 4.0500 
        stockham_dit:core/and#108                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#88                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/and#129                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#129.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#76                                                                                 mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#76.itm                                                                                                                                                      0.0000 4.6000 
        stockham_dit:core/and#508                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#508.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#316                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#316.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(3).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#3                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(3)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(3)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(3)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)gen/clkb_en_d                                                                                        0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,9,32,512,512,32,1)gen/clkb_en                                                                                          0.0000 6.2500 
        stockham_dit/yt:rsc(0)(3).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(3).comp                                                                          BLOCK_DPRAM_RBW_DUAL_9_9_32_512_512_32_1                                 0.0000 6.7500 
                                                                                                                                                                                                       
      9                                                                                                         stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(5).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#3                                                                                                                0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#3.itm                                                                                                            0.0000 4.0500 
        stockham_dit:core/and#145                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#120                                                                                                                                                   0.0000 4.6000 
        stockham_dit:core/and#163                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#163.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#112                                                                                mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#112.itm                                                                                                                                                     0.0000 4.6000 
        stockham_dit:core/and#556                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#556.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#338                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#338.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(5).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#5                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(5)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(5)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(5)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)gen/clkb_en_d                                                                                       0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,9,32,512,512,32,1)gen/clkb_en                                                                                         0.0000 6.2500 
        stockham_dit/yt:rsc(0)(5).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(5).comp                                                                          BLOCK_DPRAM_RBW_DUAL_11_9_32_512_512_32_1                                0.0000 6.7500 
                                                                                                                                                                                                       
      10                                                                                                        stockham_dit:core/reg(s(11:0))#1          stockham_dit/yt:rsc(0)(7).comp 6.7500 0.6600 
                                                                                                                                                                                                       
        Instance                                                                                                Component                                                                Delta  Delay  
        --------                                                                                                ---------                                                                -----  -----  
        stockham_dit:core/reg(s(11:0))#1                                                                        mgc_reg_pos_11_0_0_0_0_1_1                                               0.3200 0.3200 
        stockham_dit:core/reg(s(11:0)).ftd#1                                                                                                                                             0.0000 0.3200 
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_11_0_1_1_11                                                     1.0500 1.3700 
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3700 
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_11_2                                                             0.5500 1.9200 
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.9200 
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_12_0_12_0_12                                                    1.0650 2.9850 
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9850 
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_12_0_12_0_12                                                    1.0650 4.0500 
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)                                                                                                                  0.0000 4.0500 
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2).itm                                                                                                              0.0000 4.0500 
        stockham_dit:core/and#176                                                                               mgc_and_1_2                                                              0.5500 4.6000 
        stockham_dit:core/and.dcpl#150                                                                                                                                                   0.0000 4.6000 
        stockham_dit:core/and#193                                                                               mgc_and_1_2                                                              0.0000 4.6000 
        stockham_dit:core/and#193.itm                                                                                                                                                    0.0000 4.6000 
        stockham_dit:core/or#142                                                                                mgc_or_1_2                                                               0.0000 4.6000 
        stockham_dit:core/or#142.itm                                                                                                                                                     0.0000 4.6000 
        stockham_dit:core/and#604                                                                               mgc_and_1_3                                                              0.5500 5.1500 
        stockham_dit:core/and#604.itm                                                                                                                                                    0.0000 5.1500 
        stockham_dit:core/or#360                                                                                mgc_or_1_3                                                               0.5500 5.7000 
        stockham_dit:core/or#360.rmff                                                                                                                                                    0.0000 5.7000 
        stockham_dit:core:wait_dp/yt:rsc(0)(7).@.cgo_iro                                                                                                                                 0.0000 5.7000 
        stockham_dit:core:wait_dp/for:for:b:or#7                                                                mgc_or_1_2                                                               0.5500 6.2500 
        stockham_dit:core:wait_dp/yt:rsc(0)(7)i.clka_en_d                                                                                                                                0.0000 6.2500 
        stockham_dit:core/yt:rsc(0)(7)i.clka_en_d                                                                                                                                        0.0000 6.2500 
        stockham_dit/yt:rsc(0)(7)i.clka_en_d                                                                                                                                             0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1)gen/clkb_en_d                                                                                       0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.2500 
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,9,32,512,512,32,1)gen/clkb_en                                                                                         0.0000 6.2500 
        stockham_dit/yt:rsc(0)(7).clkb_en                                                                                                                                                0.0000 6.2500 
        stockham_dit/yt:rsc(0)(7).comp                                                                          BLOCK_DPRAM_RBW_DUAL_13_9_32_512_512_32_1                                0.0000 6.7500 
                                                                                                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 7.41
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                 Port                                                                 Slack (Delay) Messages 
      ------------------------------------------------------------------------ ------------------------------------------------------------------- ------ ------- --------
      stockham_dit:core/reg(mult:res.lpi#3.dfm.1)                              mult:res:mux.itm                                                    4.1050  3.3050          
      stockham_dit:core/reg(for:for:a:for:for:a:nor.itm.2)                     for:for:a:mux.itm                                                   2.7300  4.6800          
      stockham_dit:core/reg(for:for:a:for:for:a:and.itm.2)                     for:for:a:mux#1.itm                                                 2.7300  4.6800          
      stockham_dit:core/reg(for:for:a:for:for:a:and#1.itm.2)                   for:for:a:for:for:a:mux.itm                                         3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#2.itm.2)                   for:for:a:for:for:a:mux#1.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#3.itm.2)                   for:for:a:for:for:a:mux#2.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#4.itm.2)                   for:for:a:for:for:a:mux#3.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#5.itm.2)                   for:for:a:for:for:a:mux#4.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#6.itm.2)                   for:for:a:for:for:a:mux#5.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1.itm.2)                   for:for:a:mux#2.itm                                                 2.7300  4.6800          
      stockham_dit:core/reg(y(3))                                              y:y:and.itm                                                         6.5400  0.8700          
      stockham_dit:core/reg(for:for:a:for:for:a:and#7.itm.2)                   for:for:a:mux#3.itm                                                 2.7300  4.6800          
      stockham_dit:core/reg(for:for:a:for:for:a:and#8.itm.2)                   for:for:a:mux#4.itm                                                 2.7300  4.6800          
      stockham_dit:core/reg(for:for:a:for:for:a:and#9.itm.2)                   for:for:a:mux#5.itm                                                 2.7300  4.6800          
      stockham_dit:core/reg(for:for:a:for:for:a:and#10.itm.2)                  for:for:a:for:for:a:mux#6.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#11.itm.2)                  for:for:a:for:for:a:mux#7.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#12.itm.2)                  for:for:a:for:for:a:mux#8.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:for:for:a:and#13.itm.2)                  for:for:a:for:for:a:mux#9.itm                                       3.8100  3.6000          
      stockham_dit:core/reg(for:for:a:asn.itm.2)                               for:for:a:for:for:a:mux#10.itm                                      7.4100  0.0000          
      stockham_dit:core/reg(idx(3:0))                                          for:for:and.itm                                                     5.5950  1.8150          
      stockham_dit:core/reg(for:for.stage_0)                                   for:for:for:for:and.itm                                             4.4650  2.9450          
      stockham_dit:core/reg(for:for:t(11:0).sva(10:0))                         for:for:t:for:for:t:and.itm                                         4.4650  2.9450          
      stockham_dit:core/reg(x(3))                                              x:x:or.itm                                                          6.5400  0.8700          
      stockham_dit:core/reg(s(11:0))                                           s:s:s:not.itm                                                       7.4100  0.0000          
      stockham_dit:core/reg(s(11:0))#1                                         s:s:s:and.itm                                                       6.5400  0.8700          
      stockham_dit:core/reg(shift(3:0))                                        shift:shift:mux.itm                                                 6.0650  1.3450          
      stockham_dit:core/reg(p)                                                 p:rsci.idat                                                         7.4100  0.0000          
      stockham_dit:core/reg(for:for:acc.tdx(11:0).sva.2(11:3))                 for:for:acc.tdx(11:0).sva.1(11:3)                                   7.0900  0.3200          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.2)   for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.1                     7.0900  0.3200          
      stockham_dit:core/reg(for:for:acc.tdx#1(11:0).sva.2(11:3))               for:for:acc.tdx#1(11:0).sva.1(11:3)                                 7.0900  0.3200          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.2) for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.1                   7.0900  0.3200          
      stockham_dit:core/reg(for:for:asn#12.itm.2)                              for:for:asn#12.itm.1                                                7.0900  0.3200          
      stockham_dit:core/reg(for:for:asn#10.itm.2)                              for:for:asn#10.itm.1                                                7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:conc#5.itm.1(2:1))                       for:for:a:conc#5.itm(2:1)                                           7.4100  0.0000          
      stockham_dit:core/reg(for:for:a:conc#5.itm.1(0))                         for:for:a:asn.itm.2                                                 7.4100  0.0000          
      stockham_dit:core/reg(mult:z:mul.itm.1)                                  mult:z:mul.itm                                                      2.3225  5.0875          
      stockham_dit:core/reg(for:for:a:asn.itm.1)                               for:for:a:asn.itm                                                   7.4100  0.0000          
      stockham_dit:core/reg(for:for.stage_0.1)                                 for:for:mux#21.cse                                                  5.7600  1.6500          
      stockham_dit:core/reg(for:for.stage_0.2)                                 for:for:for:for:for:for:and#1.itm                                   6.3100  1.1000          
      stockham_dit:core/reg(for:for.stage_0.3)                                 for:for:for:for:for:for:and.itm                                     6.3100  1.1000          
      stockham_dit:core/reg(yt:rsc(0)(0).@.cgo)                                or#283.rmff                                                         0.6100  6.8000          
      stockham_dit:core/reg(yt:rsc(0)(1).@.cgo)                                or#294.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(yt:rsc(0)(2).@.cgo)                                or#305.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(yt:rsc(0)(3).@.cgo)                                or#316.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(yt:rsc(0)(4).@.cgo)                                or#327.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(yt:rsc(0)(5).@.cgo)                                or#338.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(yt:rsc(0)(6).@.cgo)                                or#349.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(yt:rsc(0)(7).@.cgo)                                or#360.rmff                                                         1.1600  6.2500          
      stockham_dit:core/reg(xt:rsc.triosy(0)(7):obj.ld)                        and#786.itm                                                         4.4650  2.9450          
      stockham_dit:core/reg(mult:t:mul:cmp.a)                                  for:for:b:for:for:b:mux1h.itm                                       3.5100  3.9000          
      stockham_dit:core/reg(mult:t:mul:cmp.b)                                  twiddle_h:rsci.q_d                                                  5.0100  2.4000          
      stockham_dit:core/reg(for:for:a:conc#5.itm(2:1))                         for:for:a:for:for:a:mux#11.itm                                      7.4100  0.0000          
      stockham_dit:core/reg(for:for:a:asn)                                     for:for:a:and.itm                                                   7.4100  0.0000          
      stockham_dit:core/reg(for:for:a:acc.psp.sva.1(10:2))                     for:for:a:acc.psp.sva(10:2)                                         7.0900  0.3200          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1.itm.1) for:for:for:for:for:for:mux#1.itm                                   6.4600  0.9500          
      stockham_dit:core/reg(for:for:asn#12.itm.1)                              for:for:asn#12.itm                                                  5.9900  1.4200          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm.1)   for:for:slc(for:for:acc.tdx(11:0))(2-0)#1.itm                       7.0900  0.3200          
      stockham_dit:core/reg(for:for:asn#10.itm.1)                              for:for:asn#10.itm                                                  5.9900  1.4200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#13.itm.1)                  for:for:a:for:for:a:and#11.itm.2                                    3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#12.itm.1)                  for:for:a:for:for:a:and#10.itm.2                                    3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#11.itm.1)                  for:for:a:for:for:a:and#1.itm.2                                     3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#10.itm.1)                  for:for:a:for:for:a:and#10.itm                                      7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#9.itm.1)                   for:for:a:for:for:a:and#4.itm.2                                     3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#8.itm.1)                   for:for:a:for:for:a:and#8.itm                                       7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#7.itm.1)                   for:for:a:for:for:a:and#7.itm                                       7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1.itm.1)                   for:for:a:for:for:a:and#5.itm.2                                     3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#6.itm.1)                   for:for:a:for:for:a:and#3.itm.2                                     3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#5.itm.1)                   for:for:a:for:for:a:and#2.itm.2                                     3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#4.itm.1)                   for:for:a:for:for:a:and#13.itm.2                                    3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#3.itm.1)                   for:for:a:for:for:a:and#3.itm                                       7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#2.itm.1)                   for:for:a:for:for:a:and#12.itm.2                                    3.6750  3.7350          
      stockham_dit:core/reg(for:for:a:for:for:a:and#1.itm.1)                   for:for:a:for:for:a:and#1.itm                                       7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:for:for:a:and.itm.1)                     for:for:a:for:for:a:and.itm                                         7.0900  0.3200          
      stockham_dit:core/reg(for:for:a:for:for:a:nor.itm.1)                     for:for:a:for:for:a:and#6.itm.2                                     3.6750  3.7350          
      stockham_dit:core/reg(for:for:acc.tdx#1(11:0).sva.1(11:3))               for:for:acc.tdx#1(11:0).sva(11:3)                                   7.0900  0.3200          
      stockham_dit:core/reg(for:for:acc.tdx(11:0).sva.1(11:3))                 for:for:acc.tdx(11:0).sva(11:3)                                     7.0900  0.3200          
      stockham_dit:core/reg(tmp#2.sva#1.1)                                     tmp#2.sva#1                                                         3.6750  3.7350          
      stockham_dit:core/reg(tmp#2.sva#2.1)                                     tmp#2.sva#2                                                         1.1775  6.2325          
      stockham_dit:core/reg(tmp#2.sva#3.1)                                     tmp#2.sva#3                                                         3.6750  3.7350          
      stockham_dit:core/reg(tmp#2.sva#4.1)                                     tmp#2.sva#4                                                         3.6750  3.7350          
      stockham_dit:core/reg(tmp#2.sva#5.1)                                     tmp#2.sva#5                                                         3.6750  3.7350          
      stockham_dit:core/reg(tmp#2.sva#6.1)                                     tmp#2.sva#6                                                         3.6750  3.7350          
      stockham_dit:core/reg(tmp#2.sva#7.1)                                     tmp#2.sva#7                                                         3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva.1)                                         tmp.sva                                                             3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#1.1)                                       tmp.sva#1                                                           3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#2.1)                                       tmp.sva#2                                                           3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#3.1)                                       tmp.sva#3                                                           3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#4.1)                                       tmp.sva#4                                                           3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#5.1)                                       tmp.sva#5                                                           3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#6.1)                                       tmp.sva#6                                                           3.6750  3.7350          
      stockham_dit:core/reg(tmp.sva#7.1)                                       tmp.sva#7                                                           3.6750  3.7350          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(11:0))(2-0)#1)       for:for:slc(for:for:acc.tdx#1(11:0).sva#1)(2-0)#2.itm               1.1775  6.2325          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(11:0))(2-0))         for:for:slc(for:for:acc.tdx#1(11:0).sva#1)(2-0)#1.itm               1.1775  6.2325          
      stockham_dit:core/reg(for:for:asn#12)                                    for:for:or#3.itm                                                    5.7600  1.6500          
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(11:0))(2-0)#1)         for:for:slc(for:for:acc.tdx(11:0).sva#1)(2-0).itm                   4.4400  2.9700          
      stockham_dit:core/reg(for:for:asn#10)                                    for:for:or#4.itm                                                    5.7600  1.6500          
      stockham_dit:core/reg(nn(12))                                            nn:nn:and.itm                                                       6.3100  1.1000          
      stockham_dit:core/reg(nn(11))                                            nn:nn:and#1.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(10))                                            nn:nn:and#2.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(9))                                             nn:nn:and#3.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(8))                                             nn:nn:and#4.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(7))                                             nn:nn:and#5.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(6))                                             nn:nn:and#6.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(5))                                             nn:nn:and#7.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(4))                                             nn:nn:and#8.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(3))                                             nn:nn:and#9.itm                                                     6.5400  0.8700          
      stockham_dit:core/reg(nn(2))                                             nn:nn:and#10.itm                                                    6.5400  0.8700          
      stockham_dit:core/reg(nn(1))                                             slc(fsm_output)(0)#10.itm                                           7.4100  0.0000          
      stockham_dit:core/reg                                                    for:for:a:mux1h#107.itm                                             1.5950  5.8150          
      stockham_dit:core/reg#1                                                  for:for:a:mux1h#110.itm                                             4.4600  2.9500          
      stockham_dit:core/reg#2                                                  for:for:a:mux#69.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#3                                                  for:for:a:mux#70.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#4                                                  for:for:a:mux#71.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#5                                                  for:for:a:mux#72.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#6                                                  for:for:a:mux#73.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#7                                                  for:for:a:mux#74.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#8                                                  for:for:a:mux#75.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#9                                                  for:for:a:mux#76.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#10                                                 for:for:a:mux#77.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#11                                                 for:for:a:mux#78.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#12                                                 for:for:a:mux#79.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#13                                                 for:for:a:mux#80.itm                                                4.9300  2.4800          
      stockham_dit:core/reg#14                                                 for:for:a:mux#81.itm                                                4.9300  2.4800          
      stockham_dit:core/reg(for:for:a:acc.psp)                                 slc(for:for:a:mux#82.rgt)(10-2).itm                                 4.4400  2.9700          
      stockham_dit:core/reg(for:for:a:acc.psp)#1                               slc(for:for:a:mux#82.rgt)(1-0).itm                                  4.4400  2.9700          
      stockham_dit:core/reg(operator&<34,true>#1:and.psp)                      operator&<34,true>#1:slc(operator&<34,true>#1:and.psp.sva#1)(0).itm 5.4900  1.9200          
      stockham_dit:core/reg(for:for:b:acc.tdx(11:0))                           for:for:b:slc(for:for:b:acc.tdx(11:0).sva#1)(2-0).itm               3.3600  4.0500          
      stockham_dit:core/reg(for:for:b:for:for:b:and#10)                        for:for:b:for:for:b:and#10.itm#4                                    2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and#9)                         for:for:b:for:for:b:and#9.itm#4                                     2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and#8)                         for:for:b:for:for:b:and#8.itm#4                                     2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and#7)                         for:for:b:for:for:b:and#7.itm#4                                     2.2600  5.1500          
      stockham_dit:core/reg(for:for:b:for:for:b:and#6)                         for:for:b:for:for:b:and#6.itm#4                                     2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and#5)                         for:for:b:for:for:b:and#5.itm#4                                     2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and#3)                         for:for:b:for:for:b:and#3.itm#4                                     2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and#1)                         for:for:b:for:for:b:and#1.itm#4                                     2.8100  4.6000          
      stockham_dit:core/reg(for:for:b:for:for:b:and)                           for:for:b:for:for:b:and.itm#4                                       2.2600  5.1500          
      stockham_dit:core/reg(for:for:b:for:for:b:nor)                           for:for:b:for:for:b:nor.itm#4                                       2.8100  4.6000          
      stockham_dit:core/reg(for:for:acc.tdx(11:0))                             for:for:slc(for:for:acc.tdx(11:0).sva#1)(11-3).itm                  4.4400  2.9700          
      stockham_dit:core/reg(for:for:acc.tdx#1(11:0))                           for:for:slc(for:for:acc.tdx#1(11:0).sva#1)(11-3).itm                1.1775  6.2325          
      stockham_dit:core/reg(for:for:a:for:for:a:and#10)                        for:for:a:for:for:a:and#10.itm#3                                    3.8900  3.5200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#8)                         for:for:a:for:for:a:and#8.itm#3                                     3.8900  3.5200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#7)                         for:for:a:for:for:a:and#7.itm#3                                     3.3400  4.0700          
      stockham_dit:core/reg(for:for:a:for:for:a:and#3)                         for:for:a:for:for:a:and#3.itm#3                                     3.8900  3.5200          
      stockham_dit:core/reg(for:for:a:for:for:a:and#1)                         for:for:a:for:for:a:and#1.itm#3                                     3.8900  3.5200          
      stockham_dit:core/reg(for:for:a:for:for:a:and)                           for:for:a:for:for:a:and.itm#3                                       3.3400  4.0700          
      stockham_dit:core/reg(for:for:w:asn#3)                                   for:for:w:mux.itm                                                   2.0650  5.3450          
      stockham_dit:core/reg(mult:z_:mul)                                       z.out#3                                                             1.1775  6.2325          
      stockham_dit:core:wait_dp/reg(mult:t:mul:cmp.z.oreg)                     mult:t:slc(mult:t:mul:cmp.z)(63-32).itm                             0.9943  6.4157          
      stockham_dit                                                             xt:rsc(0)(0).adra                                                   2.3100  5.1000          
      stockham_dit                                                             xt:rsc(0)(0).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(0).wea                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc(0)(0).adrb                                                   2.3100  5.1000          
      stockham_dit                                                             xt:rsc(0)(0).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(0).web                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc.triosy(0)(0).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(1).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(1).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(1).wea                                                    4.2300  3.1800          
      stockham_dit                                                             xt:rsc(0)(1).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(1).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(1).web                                                    4.2300  3.1800          
      stockham_dit                                                             xt:rsc.triosy(0)(1).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(2).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(2).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(2).wea                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc(0)(2).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(2).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(2).web                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc.triosy(0)(2).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(3).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(3).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(3).wea                                                    4.2300  3.1800          
      stockham_dit                                                             xt:rsc(0)(3).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(3).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(3).web                                                    4.2300  3.1800          
      stockham_dit                                                             xt:rsc.triosy(0)(3).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(4).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(4).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(4).wea                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc(0)(4).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(4).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(4).web                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc.triosy(0)(4).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(5).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(5).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(5).wea                                                    4.2300  3.1800          
      stockham_dit                                                             xt:rsc(0)(5).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(5).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(5).web                                                    4.2300  3.1800          
      stockham_dit                                                             xt:rsc.triosy(0)(5).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(6).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(6).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(6).wea                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc(0)(6).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(6).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(6).web                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc.triosy(0)(6).lz                                              7.0900  0.3200          
      stockham_dit                                                             xt:rsc(0)(7).adra                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(7).da                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(7).wea                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc(0)(7).adrb                                                   2.7800  4.6300          
      stockham_dit                                                             xt:rsc(0)(7).db                                                     3.6050  3.8050          
      stockham_dit                                                             xt:rsc(0)(7).web                                                    4.3100  3.1000          
      stockham_dit                                                             xt:rsc.triosy(0)(7).lz                                              7.0900  0.3200          
      stockham_dit                                                             p:rsc.triosy.lz                                                     7.0900  0.3200          
      stockham_dit                                                             twiddle:rsc.radr                                                    1.9900  5.4200          
      stockham_dit                                                             twiddle:rsc.triosy.lz                                               7.0900  0.3200          
      stockham_dit                                                             twiddle_h:rsc.radr                                                  1.9900  5.4200          
      stockham_dit                                                             twiddle_h:rsc.triosy.lz                                             7.0900  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   4     2 
    -                  33     1 
    -                  32     4 
    -                  12     5 
    -                  11     2 
    and                         
    -                   4     1 
    -                  11     4 
    -                   1   227 
    lshift                      
    -                  12     1 
    mul                         
    -                  64     1 
    -                  32     2 
    mux                         
    -                   9    30 
    -                   4     1 
    -                  32    25 
    -                   3     1 
    -                   2     1 
    -                  11     1 
    -                   1    65 
    mux1h                       
    -                   9     1 
    -                  32     4 
    -                   1     3 
    nand                        
    -                   1    17 
    nor                         
    -                   1    88 
    not                         
    -                  32     6 
    -                  11     1 
    -                   1   230 
    or                          
    -                   1   166 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     8 
    read_sync                   
    -                   0    11 
    reg                         
    -                   9     8 
    -                   4     2 
    -                  32    38 
    -                   3     8 
    -                   2     3 
    -                  11     2 
    -                   1    87 
    rshift                      
    -                  11     1 
    xor                         
    -                   1     1 
    
  End of Report
