[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FADD|FADD>io_out",
    "sources":[
      "~FADD|FADD>io_b",
      "~FADD|FADD>io_a"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]