/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 336 336)
	(text "Estagio_EX" (rect 5 0 65 11)(font "Arial" ))
	(text "inst" (rect 8 256 26 267)(font "Arial" ))
	(port
		(pt 0 160)
		(input)
		(text "PC[63..0]" (rect 0 0 46 11)(font "Arial" ))
		(text "PC[63..0]" (rect 21 155 67 166)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "Reg_Alu[63..0]" (rect 0 0 73 11)(font "Arial" ))
		(text "Reg_Alu[63..0]" (rect 21 171 94 182)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Reg_Mux2In[63..0]" (rect 0 0 93 11)(font "Arial" ))
		(text "Reg_Mux2In[63..0]" (rect 21 187 114 198)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "SEOut[63..0]" (rect 0 0 63 11)(font "Arial" ))
		(text "SEOut[63..0]" (rect 21 203 84 214)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "Instruction31to21In[10..0]" (rect 0 0 125 11)(font "Arial" ))
		(text "Instruction31to21In[10..0]" (rect 21 27 146 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 224)
		(input)
		(text "Instruction4to0In[4..0]" (rect 0 0 106 11)(font "Arial" ))
		(text "Instruction4to0In[4..0]" (rect 21 219 127 230)(font "Arial" ))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "SelecaoALU[3..0]" (rect 0 0 86 11)(font "Arial" ))
		(text "SelecaoALU[3..0]" (rect 21 107 107 118)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "alu_Src" (rect 0 0 38 11)(font "Arial" ))
		(text "alu_Src" (rect 21 123 59 134)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 48)
		(input)
		(text "I_branch" (rect 0 0 44 11)(font "Arial" ))
		(text "I_branch" (rect 21 43 65 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "I_mem_w" (rect 0 0 49 11)(font "Arial" ))
		(text "I_mem_w" (rect 21 59 70 70)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "I_mem_r" (rect 0 0 44 11)(font "Arial" ))
		(text "I_mem_r" (rect 21 75 65 86)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "I_memToReg" (rect 0 0 68 11)(font "Arial" ))
		(text "I_memToReg" (rect 21 91 89 102)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 144)
		(input)
		(text "I_regWrite" (rect 0 0 51 11)(font "Arial" ))
		(text "I_regWrite" (rect 21 139 72 150)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 272 32)
		(output)
		(text "Add1Out[63..0]" (rect 0 0 74 11)(font "Arial" ))
		(text "Add1Out[63..0]" (rect 189 27 263 38)(font "Arial" ))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "AluOut[63..0]" (rect 0 0 64 11)(font "Arial" ))
		(text "AluOut[63..0]" (rect 197 43 261 54)(font "Arial" ))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "ZeroAlu" (rect 0 0 40 11)(font "Arial" ))
		(text "ZeroAlu" (rect 218 59 258 70)(font "Arial" ))
		(line (pt 272 64)(pt 256 64))
	)
	(port
		(pt 272 80)
		(output)
		(text "Reg_Mux2[63..0]" (rect 0 0 83 11)(font "Arial" ))
		(text "Reg_Mux2[63..0]" (rect 181 75 264 86)(font "Arial" ))
		(line (pt 272 80)(pt 256 80)(line_width 3))
	)
	(port
		(pt 272 96)
		(output)
		(text "Instruction4to0[4..0]" (rect 0 0 96 11)(font "Arial" ))
		(text "Instruction4to0[4..0]" (rect 170 91 266 102)(font "Arial" ))
		(line (pt 272 96)(pt 256 96)(line_width 3))
	)
	(port
		(pt 272 112)
		(output)
		(text "O_branch" (rect 0 0 49 11)(font "Arial" ))
		(text "O_branch" (rect 210 107 259 118)(font "Arial" ))
		(line (pt 272 112)(pt 256 112))
	)
	(port
		(pt 272 128)
		(output)
		(text "O_mem_w" (rect 0 0 55 11)(font "Arial" ))
		(text "O_mem_w" (rect 205 123 260 134)(font "Arial" ))
		(line (pt 272 128)(pt 256 128))
	)
	(port
		(pt 272 144)
		(output)
		(text "O_mem_r" (rect 0 0 50 11)(font "Arial" ))
		(text "O_mem_r" (rect 209 139 259 150)(font "Arial" ))
		(line (pt 272 144)(pt 256 144))
	)
	(port
		(pt 272 160)
		(output)
		(text "O_memToReg" (rect 0 0 74 11)(font "Arial" ))
		(text "O_memToReg" (rect 189 155 263 166)(font "Arial" ))
		(line (pt 272 160)(pt 256 160))
	)
	(port
		(pt 272 176)
		(output)
		(text "O_regWrite" (rect 0 0 57 11)(font "Arial" ))
		(text "O_regWrite" (rect 203 171 260 182)(font "Arial" ))
		(line (pt 272 176)(pt 256 176))
	)
	(drawing
		(rectangle (rect 16 16 256 256))
	)
)
