// Seed: 2018583690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output uwire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd88
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic id_4;
  ;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4 = {id_3{id_2}};
  wire id_8;
  wor  id_9;
  always begin : LABEL_0
    deassign id_9;
  end
  assign id_9 = {id_9, 1, id_5};
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_3
  );
  logic [-1 : id_2] id_10;
endmodule
