Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\vaio\Desktop\sincro --output-directory=C:\Users\vaio\Desktop\sincro\nios --report-file=bsf:C:\Users\vaio\Desktop\sincro\nios\nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\vaio\Desktop\sincro\nios.qsys --remove-qsys-generate-warning
Progress: Loading sincro/nios.qsys
Progress: Reading input file
Progress: Adding btn [altera_avalon_pio 14.1]
Progress: Parameterizing module btn
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 14.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.btn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\vaio\Desktop\sincro --output-directory=C:\Users\vaio\Desktop\sincro\nios\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\vaio\Desktop\sincro\nios\nios.html --report-file=sopcinfo:C:\Users\vaio\Desktop\sincro\nios.sopcinfo --report-file=cmp:C:\Users\vaio\Desktop\sincro\nios\nios.cmp --report-file=qip:C:\Users\vaio\Desktop\sincro\nios\synthesis\nios.qip --report-file=svd:C:\Users\vaio\Desktop\sincro\nios\synthesis\nios.svd --report-file=regmap:C:\Users\vaio\Desktop\sincro\nios\synthesis\nios.regmap --report-file=xml:C:\Users\vaio\Desktop\sincro\nios\nios.xml --report-file=debuginfo:C:\Users\vaio\Desktop\sincro\nios\synthesis\nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\vaio\Desktop\sincro\nios.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading sincro/nios.qsys
Progress: Reading input file
Progress: Adding btn [altera_avalon_pio 14.1]
Progress: Parameterizing module btn
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 14.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.btn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: btn: Starting RTL generation for module 'nios_btn'
Info: btn:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_btn --dir=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0001_btn_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0001_btn_gen//nios_btn_component_configuration.pl  --do_build_sim=0  ]
Info: btn: Done RTL generation for module 'nios_btn'
Info: btn: "nios" instantiated altera_avalon_pio "btn"
Info: led: Starting RTL generation for module 'nios_led'
Info: led:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led --dir=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0002_led_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0002_led_gen//nios_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_led'
Info: led: "nios" instantiated altera_avalon_pio "led"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0003_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.12.04 11:29:29 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.12.04 11:29:29 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.12.04 11:29:31 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.12.04 11:29:33 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.12.04 11:29:33 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.12.04 11:29:35 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/vaio/AppData/Local/Temp/alt7504_5136227643777144308.dir/0004_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/vaio/Desktop/sincro/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/vaio/Desktop/sincro/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/vaio/Desktop/sincro/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 24 modules, 38 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
