<stg><name>mSP_findStartIndex</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.lr.ph:0 %projectionToRow_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %projectionToRow

]]></Node>
<StgValue><ssdm name="projectionToRow_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1 %row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size

]]></Node>
<StgValue><ssdm name="row_list_size_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:2 %br_ln1641 = br void

]]></Node>
<StgValue><ssdm name="br_ln1641"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j = phi i32 0, void %.lr.ph, i32 %add_ln1641, void %.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln1641 = icmp_eq  i32 %j, i32 %row_list_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln1641"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1641 = br i1 %icmp_ln1641, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1641"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.split:0 %trunc_ln1645_cast = zext i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln1645_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1645_cast

]]></Node>
<StgValue><ssdm name="row_list_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
.split:3 %row_list_load = load i8 %row_list_addr

]]></Node>
<StgValue><ssdm name="row_list_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
.split:3 %row_list_load = load i8 %row_list_addr

]]></Node>
<StgValue><ssdm name="row_list_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="34" op_0_bw="32">
<![CDATA[
.split:4 %sext_ln1347 = sext i32 %row_list_load

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.split:5 %sub_ln534 = sub i34 %sext_ln1347, i34 %projectionToRow_read

]]></Node>
<StgValue><ssdm name="sub_ln534"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.split:7 %sub_ln180 = sub i34 0, i34 %sub_ln534

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sub_ln534, i32 33

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
.split:9 %select_ln180 = select i1 %tmp, i34 %sub_ln180, i34 %sub_ln534

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="34">
<![CDATA[
.split:10 %sext_ln1643 = sext i34 %select_ln180

]]></Node>
<StgValue><ssdm name="sext_ln1643"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
.split:11 %conv = sitodp i64 %sext_ln1643

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %p_x_assign_1 = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1643_2, void %.split

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
.split:11 %conv = sitodp i64 %sext_ln1643

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.split:12 %dc = sitodp i64 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
.split:11 %conv = sitodp i64 %sext_ln1643

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.split:12 %dc = sitodp i64 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln1641 = add i32 %j, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1641"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
.split:11 %conv = sitodp i64 %sext_ln1643

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.split:12 %dc = sitodp i64 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.split:12 %dc = sitodp i64 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %start_index_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1643, void %.split

]]></Node>
<StgValue><ssdm name="start_index_write_assign"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %start_value_write_assign = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1643_1, void %.split

]]></Node>
<StgValue><ssdm name="start_value_write_assign"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
.split:13 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="64">
<![CDATA[
.split:14 %trunc_ln368 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="52" op_0_bw="64">
<![CDATA[
.split:15 %trunc_ln1643 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln1643"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split:16 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
.split:17 %bitcast_ln521 = bitcast i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
.split:18 %bitcast_ln1643 = bitcast i64 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln1643"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:19 %tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1643, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="52" op_0_bw="64">
<![CDATA[
.split:20 %trunc_ln1643_1 = trunc i64 %bitcast_ln1643

]]></Node>
<StgValue><ssdm name="trunc_ln1643_1"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:21 %tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:22 %icmp_ln1643 = icmp_ne  i11 %tmp_34, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1643"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split:23 %icmp_ln1643_1 = icmp_eq  i52 %trunc_ln1643_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1643_1"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:25 %icmp_ln1643_2 = icmp_ne  i11 %tmp_35, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1643_2"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split:26 %icmp_ln1643_3 = icmp_eq  i52 %trunc_ln1643, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1643_3"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:29 %tmp_36 = fcmp_olt  i64 %conv, i64 %bitcast_ln521

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln500"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="34">
<![CDATA[
.split:6 %sext_ln180 = sext i34 %sub_ln534

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:24 %or_ln1643 = or i1 %icmp_ln1643_1, i1 %icmp_ln1643

]]></Node>
<StgValue><ssdm name="or_ln1643"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:27 %or_ln1643_1 = or i1 %icmp_ln1643_3, i1 %icmp_ln1643_2

]]></Node>
<StgValue><ssdm name="or_ln1643_1"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:28 %and_ln1643 = and i1 %or_ln1643, i1 %or_ln1643_1

]]></Node>
<StgValue><ssdm name="and_ln1643"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:29 %tmp_36 = fcmp_olt  i64 %conv, i64 %bitcast_ln521

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:30 %and_ln1643_1 = and i1 %and_ln1643, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln1643_1"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:31 %select_ln1643 = select i1 %and_ln1643_1, i32 %j, i32 %start_index_write_assign

]]></Node>
<StgValue><ssdm name="select_ln1643"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:32 %select_ln1643_1 = select i1 %and_ln1643_1, i64 %sext_ln180, i64 %start_value_write_assign

]]></Node>
<StgValue><ssdm name="select_ln1643_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %select_ln1643_2 = select i1 %and_ln1643_1, i64 %sext_ln180, i64 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="select_ln1643_2"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.split:34 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:0 %mrv = insertvalue i96 <undef>, i32 %start_index_write_assign

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="96" op_0_bw="96" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:1 %mrv_1 = insertvalue i96 %mrv, i64 %start_value_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="96">
<![CDATA[
._crit_edge.loopexit:2 %ret_ln1649 = ret i96 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln1649"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
