
*** Running vivado
    with args -log controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source controller.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: link_design -top controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1715.262 ; gain = 0.000 ; free physical = 1746 ; free virtual = 6553
INFO: [Netlist 29-17] Analyzing 6756 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.352 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6334
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.352 ; gain = 578.723 ; free physical = 1407 ; free virtual = 6332
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2016.039 ; gain = 99.688 ; free physical = 1411 ; free virtual = 6315

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1000430ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.891 ; gain = 564.852 ; free physical = 794 ; free virtual = 5703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1000430ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2871.578 ; gain = 0.000 ; free physical = 531 ; free virtual = 5401
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e08877d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2871.578 ; gain = 0.000 ; free physical = 547 ; free virtual = 5404
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7abcea29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2871.578 ; gain = 0.000 ; free physical = 544 ; free virtual = 5402
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7abcea29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2903.594 ; gain = 32.016 ; free physical = 548 ; free virtual = 5405
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d6bcd4f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.594 ; gain = 32.016 ; free physical = 545 ; free virtual = 5402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d6bcd4f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.594 ; gain = 32.016 ; free physical = 548 ; free virtual = 5405
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2903.594 ; gain = 0.000 ; free physical = 548 ; free virtual = 5405
Ending Logic Optimization Task | Checksum: d6bcd4f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.594 ; gain = 32.016 ; free physical = 548 ; free virtual = 5405

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d6bcd4f3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.594 ; gain = 0.000 ; free physical = 548 ; free virtual = 5405

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d6bcd4f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.594 ; gain = 0.000 ; free physical = 548 ; free virtual = 5406

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.594 ; gain = 0.000 ; free physical = 548 ; free virtual = 5405
Ending Netlist Obfuscation Task | Checksum: d6bcd4f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.594 ; gain = 0.000 ; free physical = 548 ; free virtual = 5405
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2903.594 ; gain = 987.242 ; free physical = 553 ; free virtual = 5403
INFO: [runtcl-4] Executing : report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
Command: report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.625 ; gain = 0.000 ; free physical = 538 ; free virtual = 5381
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8e1f61b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.625 ; gain = 0.000 ; free physical = 538 ; free virtual = 5381
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.625 ; gain = 0.000 ; free physical = 539 ; free virtual = 5383

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 225e91ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2967.625 ; gain = 0.000 ; free physical = 520 ; free virtual = 5358

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5e3a2a06

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3142.824 ; gain = 175.199 ; free physical = 308 ; free virtual = 5133

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5e3a2a06

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3142.824 ; gain = 175.199 ; free physical = 309 ; free virtual = 5133
Phase 1 Placer Initialization | Checksum: 5e3a2a06

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3142.824 ; gain = 175.199 ; free physical = 308 ; free virtual = 5133

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 380dc3ec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 307 ; free virtual = 5126

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: de77357f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 443 ; free virtual = 5248

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 64cebc2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 443 ; free virtual = 5248

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: db23b978

Time (s): cpu = 00:01:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 501 ; free virtual = 5220

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 73 LUTNM shape to break, 793 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 51, two critical 22, total 73, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 294 nets or LUTs. Breaked 73 LUTs, combined 221 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3222.863 ; gain = 0.000 ; free physical = 504 ; free virtual = 5222

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           73  |            221  |                   294  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           73  |            221  |                   294  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 25fb0f680

Time (s): cpu = 00:01:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 522 ; free virtual = 5235
Phase 2.4 Global Placement Core | Checksum: 18f2587c4

Time (s): cpu = 00:01:39 ; elapsed = 00:00:32 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 521 ; free virtual = 5234
Phase 2 Global Placement | Checksum: 18f2587c4

Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 521 ; free virtual = 5234

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24aef904b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 523 ; free virtual = 5236

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dee31694

Time (s): cpu = 00:01:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 389 ; free virtual = 5237

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e7de2ad4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 357 ; free virtual = 5238

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1604dd311

Time (s): cpu = 00:01:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 338 ; free virtual = 5234

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13984a895

Time (s): cpu = 00:02:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 280 ; free virtual = 5184

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1653c1b35

Time (s): cpu = 00:02:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 370 ; free virtual = 5184

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e161d43c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:02 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 376 ; free virtual = 5189

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 118549f09

Time (s): cpu = 00:02:42 ; elapsed = 00:01:03 . Memory (MB): peak = 3222.863 ; gain = 255.238 ; free physical = 373 ; free virtual = 5186

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 147cb9bf5

Time (s): cpu = 00:03:05 ; elapsed = 00:01:08 . Memory (MB): peak = 3244.863 ; gain = 277.238 ; free physical = 372 ; free virtual = 5176
Phase 3 Detail Placement | Checksum: 147cb9bf5

Time (s): cpu = 00:03:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3244.863 ; gain = 277.238 ; free physical = 371 ; free virtual = 5176

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 151dc6d99

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.891 | TNS=-2075.778 |
Phase 1 Physical Synthesis Initialization | Checksum: 9c076087

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3323.613 ; gain = 0.000 ; free physical = 341 ; free virtual = 5118
INFO: [Place 46-33] Processed net genblk1[26].u_lstm_unit/u_mac/rstn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 9c076087

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3323.613 ; gain = 0.000 ; free physical = 298 ; free virtual = 5113
Phase 4.1.1.1 BUFG Insertion | Checksum: 151dc6d99

Time (s): cpu = 00:03:35 ; elapsed = 00:01:17 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 289 ; free virtual = 5104

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.586. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 150af5caa

Time (s): cpu = 00:04:02 ; elapsed = 00:01:28 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 325 ; free virtual = 5129

Time (s): cpu = 00:04:02 ; elapsed = 00:01:28 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 325 ; free virtual = 5129
Phase 4.1 Post Commit Optimization | Checksum: 150af5caa

Time (s): cpu = 00:04:02 ; elapsed = 00:01:28 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 325 ; free virtual = 5129

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150af5caa

Time (s): cpu = 00:04:02 ; elapsed = 00:01:28 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 325 ; free virtual = 5129

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 150af5caa

Time (s): cpu = 00:04:03 ; elapsed = 00:01:28 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 325 ; free virtual = 5129
Phase 4.3 Placer Reporting | Checksum: 150af5caa

Time (s): cpu = 00:04:03 ; elapsed = 00:01:29 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 323 ; free virtual = 5127

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.613 ; gain = 0.000 ; free physical = 322 ; free virtual = 5126

Time (s): cpu = 00:04:03 ; elapsed = 00:01:29 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 322 ; free virtual = 5126
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d14fb29f

Time (s): cpu = 00:04:03 ; elapsed = 00:01:29 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 322 ; free virtual = 5126
Ending Placer Task | Checksum: 161a35c62

Time (s): cpu = 00:04:03 ; elapsed = 00:01:29 . Memory (MB): peak = 3323.613 ; gain = 355.988 ; free physical = 322 ; free virtual = 5125
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:05 ; elapsed = 00:01:30 . Memory (MB): peak = 3323.613 ; gain = 371.996 ; free physical = 322 ; free virtual = 5125
INFO: [runtcl-4] Executing : report_io -file controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3323.613 ; gain = 0.000 ; free physical = 316 ; free virtual = 5119
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_placed.rpt -pb controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3323.613 ; gain = 0.000 ; free physical = 314 ; free virtual = 5118
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3339.621 ; gain = 8.004 ; free physical = 249 ; free virtual = 5140
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3347.625 ; gain = 24.012 ; free physical = 255 ; free virtual = 5126
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 419 ; free virtual = 5000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 18.42s |  WALL: 4.15s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 419 ; free virtual = 5000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.586 | TNS=-2019.517 |
Phase 1 Physical Synthesis Initialization | Checksum: 1936f6043

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 542 ; free virtual = 4984
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.586 | TNS=-2019.517 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1936f6043

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 495 ; free virtual = 4972

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.586 | TNS=-2019.517 |
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[12].u_lstm_unit/q_di_lstm_state[1].  Re-placed instance genblk1[12].u_lstm_unit/q_di_lstm_state_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/q_di_lstm_state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.565 | TNS=-2018.701 |
INFO: [Physopt 32-663] Processed net genblk1[16].u_lstm_unit/cell_state_reg[2]_P_n_0.  Re-placed instance genblk1[16].u_lstm_unit/cell_state_reg[2]_P
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/cell_state_reg[2]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.535 | TNS=-2018.500 |
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/q1/type_state_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.509 | TNS=-2017.848 |
INFO: [Physopt 32-663] Processed net genblk1[17].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[17].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[17].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.508 | TNS=-2017.797 |
INFO: [Physopt 32-702] Processed net genblk1[12].u_lstm_unit/cell_state_reg[7]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net genblk1[12].u_lstm_unit/q1/type_state_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.497 | TNS=-2017.137 |
INFO: [Physopt 32-663] Processed net genblk1[16].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[16].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.458 | TNS=-2017.085 |
INFO: [Physopt 32-702] Processed net genblk1[17].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[17].u_lstm_unit/q_di_lstm_state[1].  Re-placed instance genblk1[17].u_lstm_unit/q_di_lstm_state_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[17].u_lstm_unit/q_di_lstm_state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.445 | TNS=-2015.935 |
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[2].  Re-placed instance genblk1[16].u_lstm_unit/q_di_lstm_state_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.441 | TNS=-2015.853 |
INFO: [Physopt 32-663] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[4].  Re-placed instance genblk1[16].u_lstm_unit/q_di_lstm_state_reg[4]
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.427 | TNS=-2015.584 |
INFO: [Physopt 32-663] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[1].  Re-placed instance genblk1[16].u_lstm_unit/q_di_lstm_state_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.407 | TNS=-2014.516 |
INFO: [Physopt 32-702] Processed net genblk1[22].u_lstm_unit/cell_state_reg[7]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[2].  Re-placed instance genblk1[22].u_lstm_unit/q_di_lstm_state_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.403 | TNS=-2014.448 |
INFO: [Physopt 32-663] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[5].  Re-placed instance genblk1[22].u_lstm_unit/q_di_lstm_state_reg[5]
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.403 | TNS=-2014.448 |
INFO: [Physopt 32-663] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[4].  Re-placed instance genblk1[22].u_lstm_unit/q_di_lstm_state_reg[4]
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.398 | TNS=-2014.177 |
INFO: [Physopt 32-663] Processed net genblk1[9].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[9].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.398 | TNS=-2013.822 |
INFO: [Physopt 32-663] Processed net genblk1[13].u_lstm_unit/cell_state_reg[5]_P_n_0.  Re-placed instance genblk1[13].u_lstm_unit/cell_state_reg[5]_P
INFO: [Physopt 32-735] Processed net genblk1[13].u_lstm_unit/cell_state_reg[5]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.397 | TNS=-2013.399 |
INFO: [Physopt 32-702] Processed net genblk1[20].u_lstm_unit/cell_state_reg[0]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[20].u_lstm_unit/q_di_lstm_state[0].  Re-placed instance genblk1[20].u_lstm_unit/q_di_lstm_state_reg[0]
INFO: [Physopt 32-735] Processed net genblk1[20].u_lstm_unit/q_di_lstm_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.396 | TNS=-2013.010 |
INFO: [Physopt 32-663] Processed net genblk1[1].u_lstm_unit/cell_state_reg[0]_P_n_0.  Re-placed instance genblk1[1].u_lstm_unit/cell_state_reg[0]_P
INFO: [Physopt 32-735] Processed net genblk1[1].u_lstm_unit/cell_state_reg[0]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.391 | TNS=-2012.631 |
INFO: [Physopt 32-702] Processed net genblk1[15].u_lstm_unit/cell_state_reg[3]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[15].u_lstm_unit/q_di_lstm_state[1].  Re-placed instance genblk1[15].u_lstm_unit/q_di_lstm_state_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[15].u_lstm_unit/q_di_lstm_state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.388 | TNS=-2010.086 |
INFO: [Physopt 32-663] Processed net genblk1[28].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[28].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[28].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.387 | TNS=-2009.959 |
INFO: [Physopt 32-663] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[0].  Re-placed instance genblk1[22].u_lstm_unit/q_di_lstm_state_reg[0]
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.387 | TNS=-2009.703 |
INFO: [Physopt 32-663] Processed net genblk1[3].u_lstm_unit/cell_state_reg[2]_P_n_0.  Re-placed instance genblk1[3].u_lstm_unit/cell_state_reg[2]_P
INFO: [Physopt 32-735] Processed net genblk1[3].u_lstm_unit/cell_state_reg[2]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-2009.523 |
INFO: [Physopt 32-663] Processed net genblk1[8].u_lstm_unit/cell_state_reg[3]_P_n_0.  Re-placed instance genblk1[8].u_lstm_unit/cell_state_reg[3]_P
INFO: [Physopt 32-735] Processed net genblk1[8].u_lstm_unit/cell_state_reg[3]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-2009.505 |
INFO: [Physopt 32-702] Processed net genblk1[8].u_lstm_unit/cell_state_reg[3]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net current_unit_reg[1]_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net current_unit_reg[1]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-2008.073 |
INFO: [Physopt 32-81] Processed net current_unit_reg[0]_rep_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net current_unit_reg[0]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-2000.445 |
INFO: [Physopt 32-663] Processed net genblk1[28].u_lstm_unit/cell_state_reg[2]_P_n_0.  Re-placed instance genblk1[28].u_lstm_unit/cell_state_reg[2]_P
INFO: [Physopt 32-735] Processed net genblk1[28].u_lstm_unit/cell_state_reg[2]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-2000.234 |
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/cell_state_reg[2]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net current_unit_reg_n_0_[0]. Replicated 6 times.
INFO: [Physopt 32-735] Processed net current_unit_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-1992.813 |
INFO: [Physopt 32-663] Processed net genblk1[25].u_lstm_unit/cell_state_reg[7]_P_n_0.  Re-placed instance genblk1[25].u_lstm_unit/cell_state_reg[7]_P
INFO: [Physopt 32-735] Processed net genblk1[25].u_lstm_unit/cell_state_reg[7]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.381 | TNS=-1992.597 |
INFO: [Physopt 32-663] Processed net genblk1[4].u_lstm_unit/cell_state_reg[4]_P_n_0.  Re-placed instance genblk1[4].u_lstm_unit/cell_state_reg[4]_P
INFO: [Physopt 32-735] Processed net genblk1[4].u_lstm_unit/cell_state_reg[4]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.380 | TNS=-1992.459 |
INFO: [Physopt 32-663] Processed net genblk1[0].u_lstm_unit/cell_state_reg[0]_P_n_0.  Re-placed instance genblk1[0].u_lstm_unit/cell_state_reg[0]_P
INFO: [Physopt 32-735] Processed net genblk1[0].u_lstm_unit/cell_state_reg[0]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.380 | TNS=-1992.299 |
INFO: [Physopt 32-663] Processed net genblk1[17].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[17].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[17].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.380 | TNS=-1992.191 |
INFO: [Physopt 32-663] Processed net genblk1[3].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[3].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[3].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.376 | TNS=-1992.058 |
INFO: [Physopt 32-663] Processed net genblk1[9].u_lstm_unit/cell_state_reg[2]_P_n_0.  Re-placed instance genblk1[9].u_lstm_unit/cell_state_reg[2]_P
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/cell_state_reg[2]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.375 | TNS=-1991.917 |
INFO: [Physopt 32-702] Processed net genblk1[26].u_lstm_unit/cell_state_reg[1]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[26].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net genblk1[26].u_lstm_unit/q1/type_state_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.373 | TNS=-1991.407 |
INFO: [Physopt 32-702] Processed net genblk1[9].u_lstm_unit/cell_state_reg[7]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[9].u_lstm_unit/q_di_lstm_state[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/q1/type_state_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.373 | TNS=-1990.725 |
INFO: [Physopt 32-702] Processed net genblk1[20].u_lstm_unit/cell_state_reg[0]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[20].u_lstm_unit/q_di_lstm_state[1].  Re-placed instance genblk1[20].u_lstm_unit/q_di_lstm_state_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[20].u_lstm_unit/q_di_lstm_state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.371 | TNS=-1990.249 |
INFO: [Physopt 32-702] Processed net genblk1[22].u_lstm_unit/cell_state_reg[7]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[4].  Re-placed instance genblk1[22].u_lstm_unit/q_di_lstm_state_reg[4]
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.371 | TNS=-1990.169 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.371 | TNS=-1990.169 |
Phase 3 Critical Path Optimization | Checksum: 1bb790027

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 717 ; free virtual = 4963

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.371 | TNS=-1990.169 |
INFO: [Physopt 32-702] Processed net genblk1[29].u_lstm_unit/cell_state_reg[5]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[29].u_lstm_unit/q_di_lstm_state[0].  Re-placed instance genblk1[29].u_lstm_unit/q_di_lstm_state_reg[0]
INFO: [Physopt 32-735] Processed net genblk1[29].u_lstm_unit/q_di_lstm_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.368 | TNS=-1990.121 |
INFO: [Physopt 32-702] Processed net genblk1[29].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net genblk1[29].u_lstm_unit/q1/type_state_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.366 | TNS=-1989.787 |
INFO: [Physopt 32-702] Processed net genblk1[22].u_lstm_unit/cell_state_reg[7]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net genblk1[22].u_lstm_unit/q1/cell_state_reg[7]_C. Critical path length was reduced through logic transformation on cell genblk1[22].u_lstm_unit/q1/cell_state[7]_C_i_1__21_comp.
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q1/type_state_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.365 | TNS=-1988.755 |
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/q1/type_state_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.365 | TNS=-1988.299 |
INFO: [Physopt 32-663] Processed net genblk1[3].u_lstm_unit/cell_state_reg[0]_P_n_0.  Re-placed instance genblk1[3].u_lstm_unit/cell_state_reg[0]_P
INFO: [Physopt 32-735] Processed net genblk1[3].u_lstm_unit/cell_state_reg[0]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-1987.969 |
INFO: [Physopt 32-702] Processed net genblk1[27].u_lstm_unit/cell_state_reg[5]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[27].u_lstm_unit/q_di_lstm_state[6].  Re-placed instance genblk1[27].u_lstm_unit/q_di_lstm_state_reg[6]
INFO: [Physopt 32-735] Processed net genblk1[27].u_lstm_unit/q_di_lstm_state[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.362 | TNS=-1987.689 |
INFO: [Physopt 32-663] Processed net genblk1[7].u_lstm_unit/cell_state_reg[5]_P_n_0.  Re-placed instance genblk1[7].u_lstm_unit/cell_state_reg[5]_P
INFO: [Physopt 32-735] Processed net genblk1[7].u_lstm_unit/cell_state_reg[5]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-1987.543 |
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/cell_state_reg[4]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[7].u_lstm_unit/q_di_lstm_state[6].  Re-placed instance genblk1[7].u_lstm_unit/q_di_lstm_state_reg[6]
INFO: [Physopt 32-735] Processed net genblk1[7].u_lstm_unit/q_di_lstm_state[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.359 | TNS=-1987.422 |
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/cell_state_reg[2]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net genblk1[16].u_lstm_unit/q1/cell_state_reg[2]_C. Critical path length was reduced through logic transformation on cell genblk1[16].u_lstm_unit/q1/cell_state[2]_C_i_1__15_comp.
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/q1/type_state_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.357 | TNS=-1986.473 |
INFO: [Physopt 32-663] Processed net genblk1[21].u_lstm_unit/cell_state_reg[6]_P_n_0.  Re-placed instance genblk1[21].u_lstm_unit/cell_state_reg[6]_P
INFO: [Physopt 32-735] Processed net genblk1[21].u_lstm_unit/cell_state_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.357 | TNS=-1986.767 |
INFO: [Physopt 32-702] Processed net genblk1[20].u_lstm_unit/cell_state_reg[0]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[20].u_lstm_unit/q_di_lstm_state[2].  Re-placed instance genblk1[20].u_lstm_unit/q_di_lstm_state_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[20].u_lstm_unit/q_di_lstm_state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.355 | TNS=-1986.360 |
INFO: [Physopt 32-702] Processed net genblk1[9].u_lstm_unit/cell_state_reg[5]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[9].u_lstm_unit/q_di_lstm_state[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/q1/type_state_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.350 | TNS=-1985.724 |
INFO: [Physopt 32-663] Processed net genblk1[10].u_lstm_unit/cell_state_reg[4]_P_n_0.  Re-placed instance genblk1[10].u_lstm_unit/cell_state_reg[4]_P
INFO: [Physopt 32-735] Processed net genblk1[10].u_lstm_unit/cell_state_reg[4]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-1985.454 |
INFO: [Physopt 32-702] Processed net genblk1[3].u_lstm_unit/cell_state_reg[4]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[3].u_lstm_unit/q_di_lstm_state[2].  Re-placed instance genblk1[3].u_lstm_unit/q_di_lstm_state_reg[2]
INFO: [Physopt 32-735] Processed net genblk1[3].u_lstm_unit/q_di_lstm_state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-1982.160 |
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/cell_state_reg[4]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[7].u_lstm_unit/q_di_lstm_state[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net genblk1[7].u_lstm_unit/q1/type_state_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-1981.626 |
INFO: [Physopt 32-663] Processed net genblk1[31].u_lstm_unit/cell_state_reg[3]_P_n_0.  Re-placed instance genblk1[31].u_lstm_unit/cell_state_reg[3]_P
INFO: [Physopt 32-735] Processed net genblk1[31].u_lstm_unit/cell_state_reg[3]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.348 | TNS=-1981.548 |
INFO: [Physopt 32-663] Processed net genblk1[27].u_lstm_unit/cell_state_reg[4]_P_n_0.  Re-placed instance genblk1[27].u_lstm_unit/cell_state_reg[4]_P
INFO: [Physopt 32-735] Processed net genblk1[27].u_lstm_unit/cell_state_reg[4]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.343 | TNS=-1981.330 |
INFO: [Physopt 32-702] Processed net genblk1[27].u_lstm_unit/cell_state_reg[5]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[27].u_lstm_unit/q_di_lstm_state[0].  Re-placed instance genblk1[27].u_lstm_unit/q_di_lstm_state_reg[0]
INFO: [Physopt 32-735] Processed net genblk1[27].u_lstm_unit/q_di_lstm_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-1980.910 |
INFO: [Physopt 32-663] Processed net genblk1[1].u_lstm_unit/cell_state_reg[3]_P_n_0.  Re-placed instance genblk1[1].u_lstm_unit/cell_state_reg[3]_P
INFO: [Physopt 32-735] Processed net genblk1[1].u_lstm_unit/cell_state_reg[3]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.338 | TNS=-1980.874 |
INFO: [Physopt 32-702] Processed net genblk1[22].u_lstm_unit/cell_state_reg[3]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[22].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net genblk1[22].u_lstm_unit/q1/type_state_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.335 | TNS=-1980.172 |
INFO: [Physopt 32-702] Processed net genblk1[31].u_lstm_unit/cell_state_reg[6]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[31].u_lstm_unit/q_di_lstm_state[5].  Re-placed instance genblk1[31].u_lstm_unit/q_di_lstm_state_reg[5]
INFO: [Physopt 32-735] Processed net genblk1[31].u_lstm_unit/q_di_lstm_state[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.334 | TNS=-1979.980 |
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/cell_state_reg[2]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[16].u_lstm_unit/q_di_lstm_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net genblk1[16].u_lstm_unit/q1/type_state_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.333 | TNS=-1979.473 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.333 | TNS=-1979.473 |
Phase 4 Critical Path Optimization | Checksum: 21a205fdd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 728 ; free virtual = 4968
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 728 ; free virtual = 4968
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.333 | TNS=-1979.473 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.253  |         40.044  |           14  |              0  |                    58  |           0  |           2  |  00:00:07  |
|  Total          |          0.253  |         40.044  |           14  |              0  |                    58  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 728 ; free virtual = 4968
Ending Physical Synthesis Task | Checksum: 17e3eab0b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 732 ; free virtual = 4973
INFO: [Common 17-83] Releasing license: Implementation
298 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 731 ; free virtual = 4972
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 636 ; free virtual = 4966
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.625 ; gain = 0.000 ; free physical = 702 ; free virtual = 4959
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 709bd870 ConstDB: 0 ShapeSum: 750efff5 RouteDB: 0
Post Restoration Checksum: NetGraph: 8eeec606 | NumContArr: 2f7193b1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: d76aaf64

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3361.566 ; gain = 0.000 ; free physical = 692 ; free virtual = 4940

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d76aaf64

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3361.566 ; gain = 0.000 ; free physical = 691 ; free virtual = 4938

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d76aaf64

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3361.566 ; gain = 0.000 ; free physical = 691 ; free virtual = 4938
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12885310f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 3398.438 ; gain = 36.871 ; free physical = 629 ; free virtual = 4885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.461 | TNS=-1946.422| WHS=-0.166 | THS=-292.588|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.293518 %
  Global Horizontal Routing Utilization  = 0.427654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 77727
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 76191
  Number of Partially Routed Nets     = 1536
  Number of Node Overlaps             = 2470

Phase 2 Router Initialization | Checksum: 125b96f14

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 3401.438 ; gain = 39.871 ; free physical = 618 ; free virtual = 4882

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 125b96f14

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 3401.438 ; gain = 39.871 ; free physical = 618 ; free virtual = 4882
Phase 3 Initial Routing | Checksum: 27bcda97b

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3436.875 ; gain = 75.309 ; free physical = 610 ; free virtual = 4858
INFO: [Route 35-580] Design has 843 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                           |
+====================+===================+===============================================+
| clk                | clk               | genblk1[8].u_lstm_unit/cell_state_reg[0]_C/D  |
| clk                | clk               | genblk1[16].u_lstm_unit/cell_state_reg[4]_C/D |
| clk                | clk               | genblk1[11].u_lstm_unit/cell_state_reg[6]_C/D |
| clk                | clk               | genblk1[2].u_lstm_unit/cell_state_reg[5]_C/D  |
| clk                | clk               | genblk1[12].u_lstm_unit/cell_state_reg[2]_C/D |
+--------------------+-------------------+-----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15552
 Number of Nodes with overlaps = 3274
 Number of Nodes with overlaps = 1272
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.316 | TNS=-3440.450| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d0588eda

Time (s): cpu = 00:03:08 ; elapsed = 00:01:25 . Memory (MB): peak = 3436.875 ; gain = 75.309 ; free physical = 648 ; free virtual = 4859

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.250 | TNS=-3445.687| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 179f5dd8c

Time (s): cpu = 00:03:23 ; elapsed = 00:01:35 . Memory (MB): peak = 3436.875 ; gain = 75.309 ; free physical = 646 ; free virtual = 4852

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.288 | TNS=-3446.603| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 204a3c8e7

Time (s): cpu = 00:03:26 ; elapsed = 00:01:37 . Memory (MB): peak = 3436.875 ; gain = 75.309 ; free physical = 646 ; free virtual = 4852
Phase 4 Rip-up And Reroute | Checksum: 204a3c8e7

Time (s): cpu = 00:03:26 ; elapsed = 00:01:37 . Memory (MB): peak = 3436.875 ; gain = 75.309 ; free physical = 646 ; free virtual = 4852

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a54e9614

Time (s): cpu = 00:03:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3436.875 ; gain = 75.309 ; free physical = 775 ; free virtual = 4847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.135 | TNS=-3162.309| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19449f1ac

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 737 ; free virtual = 4809

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19449f1ac

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 736 ; free virtual = 4808
Phase 5 Delay and Skew Optimization | Checksum: 19449f1ac

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 738 ; free virtual = 4810

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aae12550

Time (s): cpu = 00:03:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 755 ; free virtual = 4802
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.135 | TNS=-3150.029| WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1adddb05a

Time (s): cpu = 00:03:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 757 ; free virtual = 4803
Phase 6 Post Hold Fix | Checksum: 1adddb05a

Time (s): cpu = 00:03:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 758 ; free virtual = 4805

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 26.2483 %
  Global Horizontal Routing Utilization  = 29.8016 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X55Y90 -> INT_R_X55Y90
   INT_R_X53Y83 -> INT_R_X53Y83
   INT_L_X40Y63 -> INT_L_X40Y63
   INT_L_X42Y62 -> INT_L_X42Y62
   INT_L_X40Y60 -> INT_L_X40Y60
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y119 -> INT_L_X62Y119
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y56 -> INT_R_X51Y56
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y136 -> INT_L_X40Y136
   INT_R_X43Y133 -> INT_R_X43Y133
   INT_L_X18Y48 -> INT_L_X18Y48
   INT_R_X19Y33 -> INT_R_X19Y33

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1e413bcda

Time (s): cpu = 00:03:46 ; elapsed = 00:01:42 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 758 ; free virtual = 4805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e413bcda

Time (s): cpu = 00:03:46 ; elapsed = 00:01:43 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 756 ; free virtual = 4803

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 171468693

Time (s): cpu = 00:03:51 ; elapsed = 00:01:45 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 644 ; free virtual = 4802

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.135 | TNS=-3150.029| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 171468693

Time (s): cpu = 00:03:57 ; elapsed = 00:01:47 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 671 ; free virtual = 4802
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 161934f10

Time (s): cpu = 00:03:58 ; elapsed = 00:01:48 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 685 ; free virtual = 4802

Time (s): cpu = 00:03:58 ; elapsed = 00:01:48 . Memory (MB): peak = 3482.875 ; gain = 121.309 ; free physical = 685 ; free virtual = 4802

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
318 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:02 ; elapsed = 00:01:50 . Memory (MB): peak = 3482.875 ; gain = 135.250 ; free physical = 685 ; free virtual = 4802
INFO: [runtcl-4] Executing : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
Command: report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
Command: report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:45 ; elapsed = 00:00:10 . Memory (MB): peak = 3562.914 ; gain = 0.000 ; free physical = 588 ; free virtual = 4759
INFO: [runtcl-4] Executing : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
Command: report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
328 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3649.715 ; gain = 86.801 ; free physical = 530 ; free virtual = 4729
INFO: [runtcl-4] Executing : report_route_status -file controller_route_status.rpt -pb controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_bus_skew_routed.rpt -pb controller_bus_skew_routed.pb -rpx controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3649.715 ; gain = 0.000 ; free physical = 475 ; free virtual = 4743
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun May  5 02:56:15 2024...
