<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Jul 22 13:42:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  113.084MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            355 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            13 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[30]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:               8.617ns  (23.5% logic, 76.5% route), 8 logic levels.

 Constraint Details:

      8.617ns physical path delay Streamer1/SLICE_130 to Streamer1/SLICE_330 meets
     20.000ns delay constraint less
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.157ns

 Physical Path Details:

      Data path Streamer1/SLICE_130 to Streamer1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_130.CLK to */SLICE_130.Q1 Streamer1/SLICE_130 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_130.Q1 to *SLICE_1557.D0 Streamer1/txClkCount[30]
CTOF_DEL    ---     0.238 *SLICE_1557.D0 to *SLICE_1557.F0 Streamer1/SLICE_1557
ROUTE         2   e 0.908 *SLICE_1557.F0 to *SLICE_1522.B1 Streamer1/REc_11
CTOF_DEL    ---     0.238 *SLICE_1522.B1 to *SLICE_1522.F1 Streamer1/SLICE_1522
ROUTE         2   e 0.908 *SLICE_1522.F1 to *SLICE_1516.C1 Streamer1/opQAMBlock_2_sqmuxa_1_i_a2_3_5
CTOF_DEL    ---     0.238 *SLICE_1516.C1 to *SLICE_1516.F1 Streamer1/SLICE_1516
ROUTE         5   e 0.908 *SLICE_1516.F1 to *SLICE_1562.A0 Streamer1/N_143
CTOF_DEL    ---     0.238 *SLICE_1562.A0 to *SLICE_1562.F0 Streamer1/SLICE_1562
ROUTE         1   e 0.908 *SLICE_1562.F0 to *SLICE_1518.C1 Streamer1/N_163
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Streamer1/SLICE_1518
ROUTE         3   e 0.232 *SLICE_1518.F1 to *SLICE_1518.A0 Streamer1/N_232
CTOF_DEL    ---     0.238 *SLICE_1518.A0 to *SLICE_1518.F0 Streamer1/SLICE_1518
ROUTE         1   e 0.908 *SLICE_1518.F0 to *SLICE_1517.A0 Streamer1/N_233
CTOF_DEL    ---     0.238 *SLICE_1517.A0 to *SLICE_1517.F0 Streamer1/SLICE_1517
ROUTE         2   e 0.908 *SLICE_1517.F0 to */SLICE_330.CE Streamer1/N_5 (to ipClk_c)
                  --------
                    8.617   (23.5% logic, 76.5% route), 8 logic levels.

Report:  113.084MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            355 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.584ns delay ipReset to Packetiser/SLICE_389 (5.159ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1535.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1535.D1 to *SLICE_1535.F1 Packetiser/SLICE_1535
ROUTE         2   e 0.908 *SLICE_1535.F1 to *SLICE_1511.A0 Packetiser/N_307
CTOF_DEL    ---     0.238 *SLICE_1511.A0 to *SLICE_1511.F0 Packetiser/SLICE_1511
ROUTE         1   e 0.908 *SLICE_1511.F0 to *SLICE_1599.A0 Packetiser/opTxReady_2_sqmuxa_i_0
CTOF_DEL    ---     0.238 *SLICE_1599.A0 to *SLICE_1599.F0 Packetiser/SLICE_1599
ROUTE         1   e 0.908 *SLICE_1599.F0 to *SLICE_389.LSR Packetiser/fb_0 (to ipClk_c)
                  --------
                    5.159   (29.6% logic, 70.4% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.799ns delay ipReset to Streamer1/SLICE_331 (4.722ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1520.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1520.B1 to *SLICE_1520.F1 Streamer1/SLICE_1520
ROUTE         4   e 0.908 *SLICE_1520.F1 to *SLICE_1519.B1 Streamer1/opQAMBlock_0_sqmuxa_1_1
CTOF_DEL    ---     0.238 *SLICE_1519.B1 to *SLICE_1519.F1 Streamer1/SLICE_1519
ROUTE         1   e 0.232 *SLICE_1519.F1 to *SLICE_1519.B0 Streamer1/opQAMBlock_9_iv_0[3]
CTOF_DEL    ---     0.238 *SLICE_1519.B0 to *SLICE_1519.F0 Streamer1/SLICE_1519
ROUTE         1   e 0.908 *SLICE_1519.F0 to */SLICE_331.C1 Streamer1/opQAMBlock_9_iv_1[3]
CTOF_DEL    ---     0.238 */SLICE_331.C1 to */SLICE_331.F1 Streamer1/SLICE_331
ROUTE         1   e 0.001 */SLICE_331.F1 to *SLICE_331.DI1 Streamer1/opQAMBlock_9[3] (to ipClk_c)
                  --------
                    4.722   (37.4% logic, 62.6% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.438ns delay ipReset to Streamer1/SLICE_388 (4.013ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1509.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1509.B0 to *SLICE_1509.F0 Streamer1/SLICE_1509
ROUTE         1   e 0.908 *SLICE_1509.F0 to   SLICE_207.B1 Streamer1/wUpper_1_sqmuxa_i
CTOF_DEL    ---     0.238   SLICE_207.B1 to   SLICE_207.F1 SLICE_207
ROUTE         1   e 0.908   SLICE_207.F1 to *SLICE_388.LSR Streamer1/fb (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_297 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1545.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1545.D1 to *SLICE_1545.F1 Packetiser/SLICE_1545
ROUTE         8   e 0.908 *SLICE_1545.F1 to *SLICE_1563.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1563.A0 to *SLICE_1563.F0 Packetiser/SLICE_1563
ROUTE         1   e 0.908 *SLICE_1563.F0 to */SLICE_297.B0 Packetiser/UART_TxData_13_0_iv_1[2]
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 Packetiser/SLICE_297
ROUTE         1   e 0.001 */SLICE_297.F0 to *SLICE_297.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_297 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1545.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1545.D1 to *SLICE_1545.F1 Packetiser/SLICE_1545
ROUTE         8   e 0.908 *SLICE_1545.F1 to *SLICE_1563.A1 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1563.A1 to *SLICE_1563.F1 Packetiser/SLICE_1563
ROUTE         1   e 0.908 *SLICE_1563.F1 to */SLICE_297.B1 Packetiser/UART_TxData_13_0_iv_0[3]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 Packetiser/SLICE_297
ROUTE         1   e 0.001 */SLICE_297.F1 to *SLICE_297.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_299 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1547.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1547.D1 to *SLICE_1547.F1 Packetiser/SLICE_1547
ROUTE         8   e 0.908 *SLICE_1547.F1 to *SLICE_1564.A1 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1564.A1 to *SLICE_1564.F1 Packetiser/SLICE_1564
ROUTE         1   e 0.908 *SLICE_1564.F1 to */SLICE_299.C0 Packetiser/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_299.C0 to */SLICE_299.F0 Packetiser/SLICE_299
ROUTE         1   e 0.001 */SLICE_299.F0 to *SLICE_299.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_298 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1547.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1547.D1 to *SLICE_1547.F1 Packetiser/SLICE_1547
ROUTE         8   e 0.908 *SLICE_1547.F1 to *SLICE_1564.A0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1564.A0 to *SLICE_1564.F0 Packetiser/SLICE_1564
ROUTE         1   e 0.908 *SLICE_1564.F0 to */SLICE_298.C0 Packetiser/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 Packetiser/SLICE_298
ROUTE         1   e 0.001 */SLICE_298.F0 to *SLICE_298.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_330 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1520.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1520.B1 to *SLICE_1520.F1 Streamer1/SLICE_1520
ROUTE         4   e 0.908 *SLICE_1520.F1 to   SLICE_307.A1 Streamer1/opQAMBlock_0_sqmuxa_1_1
CTOF_DEL    ---     0.238   SLICE_307.A1 to   SLICE_307.F1 SLICE_307
ROUTE         1   e 0.908   SLICE_307.F1 to */SLICE_330.C0 Streamer1/opQAMBlock_9_iv_0[0]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 Streamer1/SLICE_330
ROUTE         1   e 0.001 */SLICE_330.F0 to *SLICE_330.DI0 Streamer1/opQAMBlock_9[0] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_299 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1545.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1545.D1 to *SLICE_1545.F1 Packetiser/SLICE_1545
ROUTE         8   e 0.908 *SLICE_1545.F1 to *SLICE_1565.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1565.A0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         1   e 0.908 *SLICE_1565.F0 to */SLICE_299.B1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 Packetiser/SLICE_299
ROUTE         1   e 0.001 */SLICE_299.F1 to *SLICE_299.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_296 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1545.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1545.D1 to *SLICE_1545.F1 Packetiser/SLICE_1545
ROUTE         8   e 0.908 *SLICE_1545.F1 to *SLICE_1547.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1547.A0 to *SLICE_1547.F0 Packetiser/SLICE_1547
ROUTE         1   e 0.908 *SLICE_1547.F0 to */SLICE_296.B0 Packetiser/UART_TxData_13_0_iv_1[0]
CTOF_DEL    ---     0.238 */SLICE_296.B0 to */SLICE_296.F0 Packetiser/SLICE_296
ROUTE         1   e 0.001 */SLICE_296.F0 to *SLICE_296.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_331 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1520.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1520.B1 to *SLICE_1520.F1 Streamer1/SLICE_1520
ROUTE         4   e 0.908 *SLICE_1520.F1 to *SLICE_1521.B0 Streamer1/opQAMBlock_0_sqmuxa_1_1
CTOF_DEL    ---     0.238 *SLICE_1521.B0 to *SLICE_1521.F0 Streamer1/SLICE_1521
ROUTE         1   e 0.908 *SLICE_1521.F0 to */SLICE_331.C0 Streamer1/opQAMBlock_9_iv_0[2]
CTOF_DEL    ---     0.238 */SLICE_331.C0 to */SLICE_331.F0 Streamer1/SLICE_331
ROUTE         1   e 0.001 */SLICE_331.F0 to *SLICE_331.DI0 Streamer1/opQAMBlock_9[2] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_296 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1546.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1546.D1 to *SLICE_1546.F1 Packetiser/SLICE_1546
ROUTE         8   e 0.908 *SLICE_1546.F1 to *SLICE_1545.B0 Packetiser/UART_TxData_5_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1545.B0 to *SLICE_1545.F0 Packetiser/SLICE_1545
ROUTE         1   e 0.908 *SLICE_1545.F0 to */SLICE_296.B1 Packetiser/UART_TxData_13_0_iv_0[1]
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 Packetiser/SLICE_296
ROUTE         1   e 0.001 */SLICE_296.F1 to *SLICE_296.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_298 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1545.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1545.D1 to *SLICE_1545.F1 Packetiser/SLICE_1545
ROUTE         8   e 0.908 *SLICE_1545.F1 to *SLICE_1546.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1546.A0 to *SLICE_1546.F0 Packetiser/SLICE_1546
ROUTE         1   e 0.908 *SLICE_1546.F0 to */SLICE_298.B1 Packetiser/UART_TxData_13_0_iv_0[5]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 Packetiser/SLICE_298
ROUTE         1   e 0.001 */SLICE_298.F1 to *SLICE_298.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_330 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1515.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.B1 to *SLICE_1515.F1 Streamer1/SLICE_1515
ROUTE         3   e 0.908 *SLICE_1515.F1 to *SLICE_1516.B0 Streamer1/opQAMBlock_1_sqmuxa_1_1
CTOF_DEL    ---     0.238 *SLICE_1516.B0 to *SLICE_1516.F0 Streamer1/SLICE_1516
ROUTE         1   e 0.908 *SLICE_1516.F0 to */SLICE_330.D1 Streamer1/opStream_m[5]
CTOF_DEL    ---     0.238 */SLICE_330.D1 to */SLICE_330.F1 Streamer1/SLICE_330
ROUTE         1   e 0.001 */SLICE_330.F1 to *SLICE_330.DI1 Streamer1/opQAMBlock_9[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Streamer1/SLICE_330 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1514.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.C0 to *SLICE_1514.F0 Streamer1/SLICE_1514
ROUTE         2   e 0.908 *SLICE_1514.F0 to *SLICE_1517.C0 Streamer1/opQAMBlock_1_sqmuxa_1_4
CTOF_DEL    ---     0.238 *SLICE_1517.C0 to *SLICE_1517.F0 Streamer1/SLICE_1517
ROUTE         2   e 0.908 *SLICE_1517.F0 to */SLICE_330.CE Streamer1/N_5 (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Streamer1/SLICE_331 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1514.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.C0 to *SLICE_1514.F0 Streamer1/SLICE_1514
ROUTE         2   e 0.908 *SLICE_1514.F0 to *SLICE_1517.C0 Streamer1/opQAMBlock_1_sqmuxa_1_4
CTOF_DEL    ---     0.238 *SLICE_1517.C0 to *SLICE_1517.F0 Streamer1/SLICE_1517
ROUTE         2   e 0.908 *SLICE_1517.F0 to */SLICE_331.CE Streamer1/N_5 (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_284 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_160.FCI to *SLICE_160.FCO Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 *SLICE_160.FCO to *SLICE_159.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_159.FCI to *SLICE_159.FCO Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.001 *SLICE_159.FCO to *SLICE_158.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *SLICE_158.FCI to */SLICE_158.F1 Packetiser/UART_Inst/SLICE_158
ROUTE         1   e 0.908 */SLICE_158.F1 to */SLICE_284.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 Packetiser/UART_Inst/SLICE_284
ROUTE         1   e 0.001 */SLICE_284.F0 to *SLICE_284.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_284 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_160.FCI to *SLICE_160.FCO Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 *SLICE_160.FCO to *SLICE_159.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_159.FCI to *SLICE_159.FCO Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.001 *SLICE_159.FCO to *SLICE_158.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *SLICE_158.FCI to *SLICE_158.FCO Packetiser/UART_Inst/SLICE_158
ROUTE         1   e 0.001 *SLICE_158.FCO to *SLICE_157.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *SLICE_157.FCI to */SLICE_157.F0 Packetiser/UART_Inst/SLICE_157
ROUTE         1   e 0.908 */SLICE_157.F0 to */SLICE_284.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_284.A1 to */SLICE_284.F1 Packetiser/UART_Inst/SLICE_284
ROUTE         1   e 0.001 */SLICE_284.F1 to *SLICE_284.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_283 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_160.FCI to *SLICE_160.FCO Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 *SLICE_160.FCO to *SLICE_159.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *SLICE_159.FCI to */SLICE_159.F1 Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.908 */SLICE_159.F1 to */SLICE_283.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 Packetiser/UART_Inst/SLICE_283
ROUTE         1   e 0.001 */SLICE_283.F0 to *SLICE_283.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_283 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_160.FCI to *SLICE_160.FCO Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 *SLICE_160.FCO to *SLICE_159.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_159.FCI to *SLICE_159.FCO Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.001 *SLICE_159.FCO to *SLICE_158.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *SLICE_158.FCI to */SLICE_158.F0 Packetiser/UART_Inst/SLICE_158
ROUTE         1   e 0.908 */SLICE_158.F0 to */SLICE_283.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 Packetiser/UART_Inst/SLICE_283
ROUTE         1   e 0.001 */SLICE_283.F1 to *SLICE_283.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_282 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 *SLICE_160.FCI to */SLICE_160.F1 Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.908 */SLICE_160.F1 to */SLICE_282.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 Packetiser/UART_Inst/SLICE_282
ROUTE         1   e 0.001 */SLICE_282.F0 to *SLICE_282.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_282 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_160.FCI to *SLICE_160.FCO Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.001 *SLICE_160.FCO to *SLICE_159.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *SLICE_159.FCI to */SLICE_159.F0 Packetiser/UART_Inst/SLICE_159
ROUTE         1   e 0.908 */SLICE_159.F0 to */SLICE_282.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Packetiser/UART_Inst/SLICE_282
ROUTE         1   e 0.001 */SLICE_282.F1 to *SLICE_282.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_281 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 *SLICE_161.FCI to */SLICE_161.F1 Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.908 */SLICE_161.F1 to */SLICE_281.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_281.A0 to */SLICE_281.F0 Packetiser/UART_Inst/SLICE_281
ROUTE         1   e 0.001 */SLICE_281.F0 to *SLICE_281.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_281 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_161.FCI to *SLICE_161.FCO Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.001 *SLICE_161.FCO to *SLICE_160.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 *SLICE_160.FCI to */SLICE_160.F0 Packetiser/UART_Inst/SLICE_160
ROUTE         1   e 0.908 */SLICE_160.F0 to */SLICE_281.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_281.A1 to */SLICE_281.F1 Packetiser/UART_Inst/SLICE_281
ROUTE         1   e 0.001 */SLICE_281.F1 to *SLICE_281.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_280 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_162.B0 to *SLICE_162.FCO Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 *SLICE_162.FCO to *SLICE_161.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 *SLICE_161.FCI to */SLICE_161.F0 Packetiser/UART_Inst/SLICE_161
ROUTE         1   e 0.908 */SLICE_161.F0 to */SLICE_280.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_280.A1 to */SLICE_280.F1 Packetiser/UART_Inst/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F1 to *SLICE_280.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_301 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         4   e 0.232 */SLICE_247.F0 to */SLICE_247.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_247.B1 to */SLICE_247.F1 Packetiser/SLICE_247
ROUTE         2   e 0.908 */SLICE_247.F1 to */SLICE_301.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_301.B0 to */SLICE_301.F0 Packetiser/SLICE_301
ROUTE         1   e 0.001 */SLICE_301.F0 to *SLICE_301.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_300 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1543.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1543.D0 to *SLICE_1543.F0 Packetiser/SLICE_1543
ROUTE         5   e 0.908 *SLICE_1543.F0 to */SLICE_300.B1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o2
CTOF_DEL    ---     0.238 */SLICE_300.B1 to */SLICE_300.F1 Packetiser/SLICE_300
ROUTE         1   e 0.232 */SLICE_300.F1 to */SLICE_300.A0 Packetiser/UART_TxSend_0_sqmuxa_1_i_0
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 Packetiser/SLICE_300
ROUTE         1   e 0.001 */SLICE_300.F0 to *SLICE_300.DI0 Packetiser/fb (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_301 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         4   e 0.232 */SLICE_247.F0 to */SLICE_247.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_247.B1 to */SLICE_247.F1 Packetiser/SLICE_247
ROUTE         2   e 0.908 */SLICE_247.F1 to */SLICE_301.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 Packetiser/SLICE_301
ROUTE         1   e 0.001 */SLICE_301.F1 to *SLICE_301.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_380 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1510.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.B1 to *SLICE_1510.F1 Streamer1/SLICE_1510
ROUTE         1   e 0.232 *SLICE_1510.F1 to *SLICE_1510.A0 Streamer1/un1_ipReset_1_i
CTOF_DEL    ---     0.238 *SLICE_1510.A0 to *SLICE_1510.F0 Streamer1/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_380.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_378 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1510.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.B1 to *SLICE_1510.F1 Streamer1/SLICE_1510
ROUTE         1   e 0.232 *SLICE_1510.F1 to *SLICE_1510.A0 Streamer1/un1_ipReset_1_i
CTOF_DEL    ---     0.238 *SLICE_1510.A0 to *SLICE_1510.F0 Streamer1/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_378.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_379 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1510.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.B1 to *SLICE_1510.F1 Streamer1/SLICE_1510
ROUTE         1   e 0.232 *SLICE_1510.F1 to *SLICE_1510.A0 Streamer1/un1_ipReset_1_i
CTOF_DEL    ---     0.238 *SLICE_1510.A0 to *SLICE_1510.F0 Streamer1/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_379.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_381 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1510.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.B1 to *SLICE_1510.F1 Streamer1/SLICE_1510
ROUTE         1   e 0.232 *SLICE_1510.F1 to *SLICE_1510.A0 Streamer1/un1_ipReset_1_i
CTOF_DEL    ---     0.238 *SLICE_1510.A0 to *SLICE_1510.F0 Streamer1/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_381.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_280 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_162.B0 ipReset_c
CTOF1_DEL   ---     0.367 */SLICE_162.B0 to */SLICE_162.F1 Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.908 */SLICE_162.F1 to */SLICE_280.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 Packetiser/UART_Inst/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F0 to *SLICE_280.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_267 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1555.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1555.A1 to *SLICE_1555.F1 Packetiser/UART_Inst/SLICE_1555
ROUTE         2   e 0.908 *SLICE_1555.F1 to *SLICE_267.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_131 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_131.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_135 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_135.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_139 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_139.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_129 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_129.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_133 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_133.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_137 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_137.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_141 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_141.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_143 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_143.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_147 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1591.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1591.A0 to *SLICE_1591.F0 Control/SLICE_1591
ROUTE         5   e 0.908 *SLICE_1591.F0 to *SLICE_147.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_149 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1591.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1591.A0 to *SLICE_1591.F0 Control/SLICE_1591
ROUTE         5   e 0.908 *SLICE_1591.F0 to *SLICE_149.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_169 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1598.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1598.A0 to *SLICE_1598.F0 Packetiser/SLICE_1598
ROUTE         4   e 0.908 *SLICE_1598.F0 to *SLICE_169.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_136 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_136.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_140 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_140.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_144 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_144.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_148 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1591.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1591.A0 to *SLICE_1591.F0 Control/SLICE_1591
ROUTE         5   e 0.908 *SLICE_1591.F0 to *SLICE_148.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_247 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1606.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1606.B0 to *SLICE_1606.F0 Packetiser/SLICE_1606
ROUTE         1   e 0.908 *SLICE_1606.F0 to *SLICE_247.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_404 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         4   e 0.908 */SLICE_247.F0 to *SLICE_404.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1539.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C0 to *SLICE_1539.F0 Packetiser/UART_Inst/SLICE_1539
ROUTE         2   e 0.908 *SLICE_1539.F0 to *SLICE_269.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_167 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1598.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1598.A0 to *SLICE_1598.F0 Packetiser/SLICE_1598
ROUTE         4   e 0.908 *SLICE_1598.F0 to *SLICE_167.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_266 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1555.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1555.A1 to *SLICE_1555.F1 Packetiser/UART_Inst/SLICE_1555
ROUTE         2   e 0.908 *SLICE_1555.F1 to *SLICE_266.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_168 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1598.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1598.A0 to *SLICE_1598.F0 Packetiser/SLICE_1598
ROUTE         4   e 0.908 *SLICE_1598.F0 to *SLICE_168.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_387 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_387.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_294 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1540.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1540.C0 to *SLICE_1540.F0 Packetiser/UART_Inst/SLICE_1540
ROUTE         1   e 0.908 *SLICE_1540.F0 to *SLICE_294.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_132 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_132.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_134 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_134.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_146 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1591.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1591.A0 to *SLICE_1591.F0 Control/SLICE_1591
ROUTE         5   e 0.908 *SLICE_1591.F0 to *SLICE_146.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_138 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_138.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_142 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_142.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1539.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C0 to *SLICE_1539.F0 Packetiser/UART_Inst/SLICE_1539
ROUTE         2   e 0.908 *SLICE_1539.F0 to *SLICE_268.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_166 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1598.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1598.A0 to *SLICE_1598.F0 Packetiser/SLICE_1598
ROUTE         4   e 0.908 *SLICE_1598.F0 to *SLICE_166.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_150 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1591.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1591.A0 to *SLICE_1591.F0 Control/SLICE_1591
ROUTE         5   e 0.908 *SLICE_1591.F0 to *SLICE_150.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_130 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1562.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.B1 to *SLICE_1562.F1 Streamer1/SLICE_1562
ROUTE        17   e 0.908 *SLICE_1562.F1 to *SLICE_130.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_306 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1541.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1541.A0 to *SLICE_1541.F0 Packetiser/SLICE_1541
ROUTE         1   e 0.908 *SLICE_1541.F0 to */SLICE_306.D1 Packetiser/txState_srsts_i_0_1[5]
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Packetiser/SLICE_306
ROUTE         1   e 0.001 */SLICE_306.F1 to *SLICE_306.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_304 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1535.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1535.D1 to *SLICE_1535.F1 Packetiser/SLICE_1535
ROUTE         2   e 0.908 *SLICE_1535.F1 to */SLICE_304.A0 Packetiser/N_307
CTOF_DEL    ---     0.238 */SLICE_304.A0 to */SLICE_304.F0 Packetiser/SLICE_304
ROUTE         1   e 0.001 */SLICE_304.F0 to *SLICE_304.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to   SLICE_207.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_288 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1553.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1553.C1 to *SLICE_1553.F1 Packetiser/UART_Inst/SLICE_1553
ROUTE         4   e 0.908 *SLICE_1553.F1 to */SLICE_288.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_382 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_377.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_377.D1 to */SLICE_377.F1 Streamer1/SLICE_377
ROUTE         4   e 0.908 */SLICE_377.F1 to */SLICE_382.CE Streamer1/wUpper_RNIU87N1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_397 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1602.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1602.C0 to *SLICE_1602.F0 Packetiser/SLICE_1602
ROUTE         4   e 0.908 *SLICE_1602.F0 to */SLICE_397.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_411 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_411.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_209.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_213 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_213.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_215 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_215.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_384 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_377.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_377.D1 to */SLICE_377.F1 Streamer1/SLICE_377
ROUTE         4   e 0.908 */SLICE_377.F1 to */SLICE_384.CE Streamer1/wUpper_RNIU87N1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_211.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_219 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_219.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_385 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_377.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_377.D1 to */SLICE_377.F1 Streamer1/SLICE_377
ROUTE         4   e 0.908 */SLICE_377.F1 to */SLICE_385.CE Streamer1/wUpper_RNIU87N1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_216 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_216.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_220 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_220.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_407 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_407.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_413 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_413.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_392 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_392.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_212.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_393 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_393.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_217 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_217.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_416 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1532.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1532.D0 to *SLICE_1532.F0 Control/SLICE_1532
ROUTE         4   e 0.908 *SLICE_1532.F0 to */SLICE_416.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_187 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1533.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1533.B0 to *SLICE_1533.F0 Control/SLICE_1533
ROUTE         4   e 0.908 *SLICE_1533.F0 to */SLICE_187.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_189 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1533.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1533.B0 to *SLICE_1533.F0 Control/SLICE_1533
ROUTE         4   e 0.908 *SLICE_1533.F0 to */SLICE_189.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_193 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_193.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_197 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_197.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_201.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_191 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_191.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_195 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_195.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_199 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_199.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_203 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_203.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_420 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1601.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1601.C0 to *SLICE_1601.F0 Packetiser/SLICE_1601
ROUTE         4   e 0.908 *SLICE_1601.F0 to */SLICE_420.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_296 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1543.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1543.D0 to *SLICE_1543.F0 Packetiser/SLICE_1543
ROUTE         5   e 0.908 *SLICE_1543.F0 to */SLICE_296.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_205 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_205.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_298 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1543.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1543.D0 to *SLICE_1543.F0 Packetiser/SLICE_1543
ROUTE         5   e 0.908 *SLICE_1543.F0 to */SLICE_298.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1537.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1537.B0 to *SLICE_1537.F0 Packetiser/UART_Inst/SLICE_1537
ROUTE         4   e 0.908 *SLICE_1537.F0 to */SLICE_277.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1537.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1537.B0 to *SLICE_1537.F0 Packetiser/UART_Inst/SLICE_1537
ROUTE         4   e 0.908 *SLICE_1537.F0 to */SLICE_278.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_290 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_294.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_294.D0 to */SLICE_294.F0 Packetiser/UART_Inst/SLICE_294
ROUTE         5   e 0.908 */SLICE_294.F0 to */SLICE_290.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_408 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_408.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_249 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_249.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_250 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_250.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_418 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1532.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1532.D0 to *SLICE_1532.F0 Control/SLICE_1532
ROUTE         4   e 0.908 *SLICE_1532.F0 to */SLICE_418.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_422 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1601.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1601.C0 to *SLICE_1601.F0 Packetiser/SLICE_1601
ROUTE         4   e 0.908 *SLICE_1601.F0 to */SLICE_422.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_276 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1537.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1537.B0 to *SLICE_1537.F0 Packetiser/UART_Inst/SLICE_1537
ROUTE         4   e 0.908 *SLICE_1537.F0 to */SLICE_276.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_248 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_248.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_252 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_252.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_419 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1532.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1532.D0 to *SLICE_1532.F0 Control/SLICE_1532
ROUTE         4   e 0.908 *SLICE_1532.F0 to */SLICE_419.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_190 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1533.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1533.B0 to *SLICE_1533.F0 Control/SLICE_1533
ROUTE         4   e 0.908 *SLICE_1533.F0 to */SLICE_190.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_194 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_194.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_198 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_198.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_202.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_206 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_206.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_423 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1601.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1601.C0 to *SLICE_1601.F0 Packetiser/SLICE_1601
ROUTE         4   e 0.908 *SLICE_1601.F0 to */SLICE_423.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_299 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1543.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1543.D0 to *SLICE_1543.F0 Packetiser/SLICE_1543
ROUTE         5   e 0.908 *SLICE_1543.F0 to */SLICE_299.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_253 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_253.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_262 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_262.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_254 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_254.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_263 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_263.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_399 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1600.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1600.B0 to *SLICE_1600.F0 Packetiser/SLICE_1600
ROUTE         2   e 0.908 *SLICE_1600.F0 to */SLICE_399.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_286 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1553.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1553.C1 to *SLICE_1553.F1 Packetiser/UART_Inst/SLICE_1553
ROUTE         4   e 0.908 *SLICE_1553.F1 to */SLICE_286.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_400 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1551.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1551.C1 to *SLICE_1551.F1 Packetiser/SLICE_1551
ROUTE         4   e 0.908 *SLICE_1551.F1 to */SLICE_400.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_257 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1603.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1603.C0 to *SLICE_1603.F0 Packetiser/SLICE_1603
ROUTE         4   e 0.908 *SLICE_1603.F0 to */SLICE_257.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_414 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_414.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1535 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to *SLICE_1535.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_401 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1551.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1551.C1 to *SLICE_1551.F1 Packetiser/SLICE_1551
ROUTE         4   e 0.908 *SLICE_1551.F1 to */SLICE_401.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_258 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1603.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1603.C0 to *SLICE_1603.F0 Packetiser/SLICE_1603
ROUTE         4   e 0.908 *SLICE_1603.F0 to */SLICE_258.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_261 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_261.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_265 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_265.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_294 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1536.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1536.A0 to *SLICE_1536.F0 Packetiser/UART_Inst/SLICE_1536
ROUTE         1   e 0.908 *SLICE_1536.F0 to */SLICE_294.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_292 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_294.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_294.D0 to */SLICE_294.F0 Packetiser/UART_Inst/SLICE_294
ROUTE         5   e 0.908 */SLICE_294.F0 to */SLICE_292.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_402 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1551.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1551.C1 to *SLICE_1551.F1 Packetiser/SLICE_1551
ROUTE         4   e 0.908 *SLICE_1551.F1 to */SLICE_402.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_259 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1603.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1603.C0 to *SLICE_1603.F0 Packetiser/SLICE_1603
ROUTE         4   e 0.908 *SLICE_1603.F0 to */SLICE_259.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_395 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1602.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1602.C0 to *SLICE_1602.F0 Packetiser/SLICE_1602
ROUTE         4   e 0.908 *SLICE_1602.F0 to */SLICE_395.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_287 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1553.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1553.C1 to *SLICE_1553.F1 Packetiser/UART_Inst/SLICE_1553
ROUTE         4   e 0.908 *SLICE_1553.F1 to */SLICE_287.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_396 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1602.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1602.C0 to *SLICE_1602.F0 Packetiser/SLICE_1602
ROUTE         4   e 0.908 *SLICE_1602.F0 to */SLICE_396.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_291 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_294.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_294.D0 to */SLICE_294.F0 Packetiser/UART_Inst/SLICE_294
ROUTE         5   e 0.908 */SLICE_294.F0 to */SLICE_291.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_405 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_405.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_390 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_390.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_188 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1533.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1533.B0 to *SLICE_1533.F0 Control/SLICE_1533
ROUTE         4   e 0.908 *SLICE_1533.F0 to */SLICE_188.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_406 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_406.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_214 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_214.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_383 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_377.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_377.D1 to */SLICE_377.F1 Streamer1/SLICE_377
ROUTE         4   e 0.908 */SLICE_377.F1 to */SLICE_383.CE Streamer1/wUpper_RNIU87N1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_192 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_192.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_196 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_196.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_285 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1553.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1553.C1 to *SLICE_1553.F1 Packetiser/UART_Inst/SLICE_1553
ROUTE         4   e 0.908 *SLICE_1553.F1 to */SLICE_285.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_255 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_255.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_200 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_200.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_204 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1566.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.D1 to *SLICE_1566.F1 Control/SLICE_1566
ROUTE        17   e 0.908 *SLICE_1566.F1 to */SLICE_204.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_421 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1601.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1601.C0 to *SLICE_1601.F0 Packetiser/SLICE_1601
ROUTE         4   e 0.908 *SLICE_1601.F0 to */SLICE_421.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_297 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1543.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1543.D0 to *SLICE_1543.F0 Packetiser/SLICE_1543
ROUTE         5   e 0.908 *SLICE_1543.F0 to */SLICE_297.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_275 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1537.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1537.B0 to *SLICE_1537.F0 Packetiser/UART_Inst/SLICE_1537
ROUTE         4   e 0.908 *SLICE_1537.F0 to */SLICE_275.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1541 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1554.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1554.C1 to *SLICE_1554.F1 Packetiser/UART_Inst/SLICE_1554
ROUTE         1   e 0.908 *SLICE_1554.F1 to *SLICE_1541.CE Packetiser/UART_Inst/opTxBusy_1_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_293 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_294.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_294.D0 to */SLICE_294.F0 Packetiser/UART_Inst/SLICE_294
ROUTE         5   e 0.908 */SLICE_294.F0 to */SLICE_293.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_251 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_251.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_404 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1600.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1600.B0 to *SLICE_1600.F0 Packetiser/SLICE_1600
ROUTE         2   e 0.908 *SLICE_1600.F0 to */SLICE_404.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_403 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1551.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1551.C1 to *SLICE_1551.F1 Packetiser/SLICE_1551
ROUTE         4   e 0.908 *SLICE_1551.F1 to */SLICE_403.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_260 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1603.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1603.C0 to *SLICE_1603.F0 Packetiser/SLICE_1603
ROUTE         4   e 0.908 *SLICE_1603.F0 to */SLICE_260.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_218 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_218.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_412 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1549.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1549.C1 to *SLICE_1549.F1 Control/SLICE_1549
ROUTE         8   e 0.908 *SLICE_1549.F1 to */SLICE_412.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_210 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_210.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_391 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_1560.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1560.B1 to  SLICE_1560.F1 SLICE_1560
ROUTE        16   e 0.908  SLICE_1560.F1 to */SLICE_391.CE Control/N_237_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_417 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1532.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1532.D0 to *SLICE_1532.F0 Control/SLICE_1532
ROUTE         4   e 0.908 *SLICE_1532.F0 to */SLICE_417.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_398 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1602.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1602.C0 to *SLICE_1602.F0 Packetiser/SLICE_1602
ROUTE         4   e 0.908 *SLICE_1602.F0 to */SLICE_398.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_264 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1544.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1544.C0 to *SLICE_1544.F0 Packetiser/SLICE_1544
ROUTE        14   e 0.908 *SLICE_1544.F0 to */SLICE_264.CE Packetiser/N_289_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1538.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1538.C0 to *SLICE_1538.F0 Packetiser/UART_Inst/SLICE_1538
ROUTE         1   e 0.908 *SLICE_1538.F0 to *_Tx_MGIOL.LSR N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         4   e 0.908 */SLICE_247.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.018ns delay ipReset to Register/SLICE_373 (2.867ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to   SLICE_307.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_307.A0 to   SLICE_307.F0 SLICE_307
ROUTE         2   e 0.908   SLICE_307.F0 to */SLICE_373.M0 ipReset_c_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1595.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.C0 to *SLICE_1595.F0 Packetiser/UART_Inst/SLICE_1595
ROUTE         1   e 0.908 *SLICE_1595.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1594.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1594.B0 to *SLICE_1594.F0 Packetiser/UART_Inst/SLICE_1594
ROUTE         1   e 0.908 *SLICE_1594.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_1542.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1542.A0 to *SLICE_1542.F0 Packetiser/SLICE_1542
ROUTE         1   e 0.908 *SLICE_1542.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_303 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_303.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Packetiser/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F1 to */SLICE_303.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 Packetiser/SLICE_303
ROUTE         1   e 0.001 */SLICE_303.F0 to *SLICE_303.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[0] to Register/SLICE_349 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_349.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_349.C0 to *LICE_349.OFX0 Register/SLICE_349
ROUTE         1   e 0.001 *LICE_349.OFX0 to *SLICE_349.DI0 Register/opRdData_6[0] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[1] to Register/SLICE_350 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_350.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_350.C0 to *LICE_350.OFX0 Register/SLICE_350
ROUTE         1   e 0.001 *LICE_350.OFX0 to *SLICE_350.DI0 Register/opRdData_6[1] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[2] to Register/SLICE_351 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_351.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_351.C0 to *LICE_351.OFX0 Register/SLICE_351
ROUTE         1   e 0.001 *LICE_351.OFX0 to *SLICE_351.DI0 Register/opRdData_6[2] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[3] to Register/SLICE_352 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_352.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_352.C0 to *LICE_352.OFX0 Register/SLICE_352
ROUTE         1   e 0.001 *LICE_352.OFX0 to *SLICE_352.DI0 Register/opRdData_6[3] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_171 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_171.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_172 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_172.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_173 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_173.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_174 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_174.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_175 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_175.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_176 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_176.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_177 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_177.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_178 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_178.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_179 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_179.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_180 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_180.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_181 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_181.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_182 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_182.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_183 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_183.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_184 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_184.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_185 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_185.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_186 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_186.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_368 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to  SLICE_368.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_14 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_14.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_57 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_57.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_61 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_61.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_86 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_195 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_195.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_246 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_246.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_18 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_18.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_196 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_196.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_257 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_257.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_259 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_259.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_300 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_300.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_310 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_310.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_309 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_309.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_53 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_53.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_376 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_376.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_323 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_323.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_398 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_398.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_397 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_397.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_403 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_403.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_422 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_422.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_423 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_423.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_54 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_54.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_62 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_62.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_17 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_17.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_329 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_329.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_396 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_396.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_87 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_12 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_12.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_313 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_313.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_319 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_319.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_260 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_260.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_327 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_327.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_314 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_314.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_401 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_401.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_311 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_311.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_402 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_402.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_315 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_315.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_421 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_421.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_317 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_317.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_377 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_377.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_318 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_318.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_56 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_56.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_20 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_20.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_58 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_58.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_60 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_60.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_85 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_194 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_194.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_239 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_239.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_13 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_13.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_326 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_326.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_321 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_321.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_16 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_16.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_322 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_322.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_325 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_325.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_420 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_420.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_15 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_15.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_19 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_19.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_193 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_193.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_197 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_197.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_324 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_324.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_258 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_258.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_55 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_55.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_1541 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *LICE_1541.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_328 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_328.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_84 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_395 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_395.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_400 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_400.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_308 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_308.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_312 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_312.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_316 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_316.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_320 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *SLICE_320.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_59 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_59.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_207 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to   SLICE_207.C0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_207.C0 to   SLICE_207.F0 SLICE_207
ROUTE         1   e 0.001   SLICE_207.F0 to  SLICE_207.DI0 Control/N_614 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_307 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to   SLICE_307.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_307.A0 to   SLICE_307.F0 SLICE_307
ROUTE         2   e 0.001   SLICE_307.F0 to  SLICE_307.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_404 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_404.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_404.C0 to */SLICE_404.F0 Packetiser/SLICE_404
ROUTE         1   e 0.001 */SLICE_404.F0 to *SLICE_404.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_198 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_198.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 Control/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Control/N_445_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_200.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D0 to */SLICE_200.F0 Control/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Control/N_489_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_198 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_198.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D1 to */SLICE_198.F1 Control/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F1 to *SLICE_198.DI1 Control/N_456_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_200.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Control/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 Control/N_500_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_377 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_377.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_377.C0 to */SLICE_377.F0 Streamer1/SLICE_377
ROUTE         1   e 0.001 */SLICE_377.F0 to *SLICE_377.DI0 Streamer1/WE_0_sqmuxa_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_208 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_208.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 Control/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 Control/N_234_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_192 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_192.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.D1 to */SLICE_192.F1 Control/SLICE_192
ROUTE         1   e 0.001 */SLICE_192.F1 to *SLICE_192.DI1 Control/N_335_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_199 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_199.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.D1 to */SLICE_199.F1 Control/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 Control/N_478_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_201.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D1 to */SLICE_201.F1 Control/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F1 to *SLICE_201.DI1 Control/N_522_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_203.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.C1 to */SLICE_203.F1 Control/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F1 to *SLICE_203.DI1 Control/N_565 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_205 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_205.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_205.C1 to */SLICE_205.F1 Control/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F1 to *SLICE_205.DI1 Control/N_593 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_206 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_206.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 Control/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 Control/N_607 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_286 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_286.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.D1 to */SLICE_286.F1 Packetiser/UART_Inst/SLICE_286
ROUTE         1   e 0.001 */SLICE_286.F1 to *SLICE_286.DI1 Packetiser/UART_Inst/N_293_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_221 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_221.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D0 to */SLICE_221.F0 Control/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F0 to *SLICE_221.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Control/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 Control/N_533_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_204.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.C0 to */SLICE_204.F0 Control/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F0 to *SLICE_204.DI0 Control/N_572 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_206 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_206.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 Control/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 Control/N_600 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_285 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_285.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_285.D0 to */SLICE_285.F0 Packetiser/UART_Inst/SLICE_285
ROUTE         1   e 0.001 */SLICE_285.F0 to *SLICE_285.DI0 Packetiser/UART_Inst/N_296_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_191 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_191.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.D0 to */SLICE_191.F0 Control/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F0 to *SLICE_191.DI0 Control/N_302_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_276 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_276.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.C1 to */SLICE_276.F1 Packetiser/UART_Inst/SLICE_276
ROUTE         1   e 0.001 */SLICE_276.F1 to *SLICE_276.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_388 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_388.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Streamer1/SLICE_388
ROUTE         1   e 0.001 */SLICE_388.F0 to *SLICE_388.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_221 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_221.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D1 to */SLICE_221.F1 Control/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F1 to *SLICE_221.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_202.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D1 to */SLICE_202.F1 Control/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 Control/N_544_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_204.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.C1 to */SLICE_204.F1 Control/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F1 to *SLICE_204.DI1 Control/N_579 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_285 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_285.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 Packetiser/UART_Inst/SLICE_285
ROUTE         1   e 0.001 */SLICE_285.F1 to *SLICE_285.DI1 Packetiser/UART_Inst/N_295_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_287 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_287.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D1 to */SLICE_287.F1 Packetiser/UART_Inst/SLICE_287
ROUTE         1   e 0.001 */SLICE_287.F1 to *SLICE_287.DI1 Packetiser/UART_Inst/N_291_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_275 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_275.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 Packetiser/UART_Inst/SLICE_275
ROUTE         1   e 0.001 */SLICE_275.F0 to *SLICE_275.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_277.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         1   e 0.001 */SLICE_277.F0 to *SLICE_277.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_191 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_191.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.D1 to */SLICE_191.F1 Control/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F1 to *SLICE_191.DI1 Control/N_313_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_289 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Packetiser/UART_Inst/SLICE_289
ROUTE         1   e 0.001 */SLICE_289.F0 to *SLICE_289.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_288 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_288.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_288.C1 to */SLICE_288.F1 Packetiser/UART_Inst/SLICE_288
ROUTE         1   e 0.001 */SLICE_288.F1 to *SLICE_288.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_276 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_276.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.C0 to */SLICE_276.F0 Packetiser/UART_Inst/SLICE_276
ROUTE         1   e 0.001 */SLICE_276.F0 to *SLICE_276.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_278.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 Packetiser/UART_Inst/SLICE_278
ROUTE         1   e 0.001 */SLICE_278.F0 to *SLICE_278.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_305 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_305.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_305.D0 to */SLICE_305.F0 Packetiser/SLICE_305
ROUTE         1   e 0.001 */SLICE_305.F0 to *SLICE_305.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_302 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_302.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 Packetiser/SLICE_302
ROUTE         1   e 0.001 */SLICE_302.F1 to *SLICE_302.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_278.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.C1 to */SLICE_278.F1 Packetiser/UART_Inst/SLICE_278
ROUTE         1   e 0.001 */SLICE_278.F1 to *SLICE_278.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_294 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_294.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_294.D0 to */SLICE_294.F0 Packetiser/UART_Inst/SLICE_294
ROUTE         5   e 0.001 */SLICE_294.F0 to *SLICE_294.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_306 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_306.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_306.D0 to */SLICE_306.F0 Packetiser/SLICE_306
ROUTE         1   e 0.001 */SLICE_306.F0 to *SLICE_306.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_279 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/UART_Inst/SLICE_279
ROUTE         1   e 0.001 */SLICE_279.F0 to *SLICE_279.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_305 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_305.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Packetiser/SLICE_305
ROUTE         1   e 0.001 */SLICE_305.F1 to *SLICE_305.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_389 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_389.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Packetiser/SLICE_389
ROUTE         1   e 0.001 */SLICE_389.F0 to *SLICE_389.DI0 Packetiser/N_290_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_287 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_287.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D0 to */SLICE_287.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         1   e 0.001 */SLICE_287.F0 to *SLICE_287.DI0 Packetiser/UART_Inst/N_292_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_208 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_208.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_192 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_192.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.D0 to */SLICE_192.F0 Control/SLICE_192
ROUTE         1   e 0.001 */SLICE_192.F0 to *SLICE_192.DI0 Control/N_324_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_199 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_199.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.D0 to */SLICE_199.F0 Control/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 Control/N_467_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_201.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 Control/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 Control/N_511_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_203.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 Control/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 Control/N_555_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_205 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_205.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_205.C0 to */SLICE_205.F0 Control/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F0 to *SLICE_205.DI0 Control/N_586 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_275 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/UART_Inst/SLICE_275
ROUTE         1   e 0.001 */SLICE_275.F1 to *SLICE_275.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_288 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_288.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_288.D0 to */SLICE_288.F0 Packetiser/UART_Inst/SLICE_288
ROUTE         1   e 0.001 */SLICE_288.F0 to *SLICE_288.DI0 Packetiser/UART_Inst/N_44_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_286 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_286.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 Packetiser/UART_Inst/SLICE_286
ROUTE         1   e 0.001 */SLICE_286.F0 to *SLICE_286.DI0 Packetiser/UART_Inst/N_294_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_304 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_304.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_304.D1 to */SLICE_304.F1 Packetiser/SLICE_304
ROUTE         1   e 0.001 */SLICE_304.F1 to *SLICE_304.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_302 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_302.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_302.D0 to */SLICE_302.F0 Packetiser/SLICE_302
ROUTE         1   e 0.001 */SLICE_302.F0 to *SLICE_302.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_386 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_386.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 Streamer1/SLICE_386
ROUTE         1   e 0.001 */SLICE_386.F0 to *SLICE_386.DI0 Streamer1/N_22s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_399 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_399.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_399.D0 to */SLICE_399.F0 Packetiser/SLICE_399
ROUTE         1   e 0.001 */SLICE_399.F0 to *SLICE_399.DI0 Packetiser/N_132_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_247 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         4   e 0.001 */SLICE_247.F0 to *SLICE_247.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_277.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.C1 to */SLICE_277.F1 Packetiser/UART_Inst/SLICE_277
ROUTE         1   e 0.001 */SLICE_277.F1 to *SLICE_277.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_0_3.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_0_3.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_1_2.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_1_2.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_274 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_274.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_273 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_273.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_410 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_410.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_270.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_415 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_415.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_271.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_394 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_394.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_272 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_272.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_409 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to */SLICE_409.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMModulated_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *ated_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       242   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            13 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_369 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_369.CLK to */SLICE_369.Q1 Register/SLICE_369 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_369.Q1 to *SLICE_1584.A0 Register/LEDs_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1584.A0 to *SLICE_1584.F0 Register/SLICE_1584
ROUTE         1   e 0.908 *SLICE_1584.F0 to       45.PADDO un1_Register_i[33]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_370 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_370.CLK to */SLICE_370.Q0 Register/SLICE_370 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_370.Q0 to *SLICE_1585.A0 Register/LEDs_Q[2]
CTOF_DEL    ---     0.238 *SLICE_1585.A0 to *SLICE_1585.F0 Register/SLICE_1585
ROUTE         1   e 0.908 *SLICE_1585.F0 to       44.PADDO un1_Register_i[34]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_371 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_371.CLK to */SLICE_371.Q1 Register/SLICE_371 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_371.Q1 to *SLICE_1588.A0 Register/LEDs_Q[5]
CTOF_DEL    ---     0.238 *SLICE_1588.A0 to *SLICE_1588.F0 Register/SLICE_1588
ROUTE         1   e 0.908 *SLICE_1588.F0 to       39.PADDO un1_Register_i[37]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_372 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_372.CLK to */SLICE_372.Q0 Register/SLICE_372 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_372.Q0 to *SLICE_1589.A0 Register/LEDs_Q[6]
CTOF_DEL    ---     0.238 *SLICE_1589.A0 to *SLICE_1589.F0 Register/SLICE_1589
ROUTE         1   e 0.908 *SLICE_1589.F0 to       38.PADDO un1_Register_i[38]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_369 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_369.CLK to */SLICE_369.Q0 Register/SLICE_369 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_369.Q0 to *SLICE_1583.A0 Register/LEDs_Q[0]
CTOF_DEL    ---     0.238 *SLICE_1583.A0 to *SLICE_1583.F0 Register/SLICE_1583
ROUTE         1   e 0.908 *SLICE_1583.F0 to       46.PADDO un1_Register_i[32]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_370 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_370.CLK to */SLICE_370.Q1 Register/SLICE_370 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_370.Q1 to *SLICE_1586.A0 Register/LEDs_Q[3]
CTOF_DEL    ---     0.238 *SLICE_1586.A0 to *SLICE_1586.F0 Register/SLICE_1586
ROUTE         1   e 0.908 *SLICE_1586.F0 to       43.PADDO un1_Register_i[35]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_371 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_371.CLK to */SLICE_371.Q0 Register/SLICE_371 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_371.Q0 to *SLICE_1587.A0 Register/LEDs_Q[4]
CTOF_DEL    ---     0.238 *SLICE_1587.A0 to *SLICE_1587.F0 Register/SLICE_1587
ROUTE         1   e 0.908 *SLICE_1587.F0 to       40.PADDO un1_Register_i[36]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_372 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_372.CLK to */SLICE_372.Q1 Register/SLICE_372 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_372.Q1 to *SLICE_1590.A0 Register/LEDs_Q[7]
CTOF_DEL    ---     0.238 *SLICE_1590.A0 to *SLICE_1590.F0 Register/SLICE_1590
ROUTE         1   e 0.908 *SLICE_1590.F0 to       37.PADDO un1_Register_i[39]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  113.084 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 343
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_53.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_54.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_55.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_56.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_57.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_58.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_59.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_60.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_61.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_62.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_84.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_85.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_86.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_87.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_89.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_90.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_95.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_96.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_97.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_98.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_99.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_100.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_107.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_108.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_109.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_110.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_111.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_114.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_115.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_116.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_146.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_147.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_148.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_149.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_150.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_166.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_167.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_168.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_169.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_171.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_172.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_173.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_174.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_175.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_176.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_177.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_178.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_180.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_181.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_182.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_183.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_184.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_185.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_186.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_187.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_188.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_189.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_190.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_191.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_192.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_193.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_194.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_195.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_196.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_198.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_199.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_200.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_201.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_202.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_203.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_204.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_205.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_206.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_207.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_208.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_209.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_210.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_211.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_212.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_213.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_214.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_215.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_216.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_217.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_218.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_219.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_220.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_221.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_222.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_225.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_226.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_227.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_228.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_229.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_230.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_231.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_232.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_233.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_234.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_235.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_236.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_237.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWM1/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_249.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_250.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_251.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_252.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_253.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_254.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_255.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_257.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_258.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_259.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_260.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_261.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_262.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_263.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_264.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_265.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_266.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_275.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_276.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_278.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_279.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_280.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_281.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_282.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_283.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_284.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_289.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_290.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_291.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_292.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_293.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_299.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_300.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_301.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_302.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_303.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_304.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_305.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_306.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_318.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_319.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_320.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_321.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_322.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_323.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_324.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_325.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_326.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_327.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_328.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_332.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_333.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_335.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_336.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_337.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_338.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_339.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_340.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_341.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_342.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_343.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_344.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_345.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_346.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_347.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_348.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_349.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_350.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_351.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_352.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_353.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_354.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_355.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_356.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_357.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_358.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_359.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_360.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_361.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_362.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_363.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_365.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_366.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_367.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_368.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_369.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_370.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_371.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_372.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_373.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_375.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_376.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_377.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_378.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_379.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_380.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_381.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_382.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_383.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_384.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_385.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_386.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_389.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_390.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_391.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_392.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_393.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_394.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_396.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_398.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_399.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_400.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_401.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_402.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_403.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_404.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_405.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_406.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_407.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_408.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_409.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_410.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_411.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_412.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_413.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_414.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_415.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_416.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_417.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_418.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_419.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_420.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_421.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_422.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_423.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1535.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1541.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to  ipUART_Rx_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    ipReset_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_307.F0 to        SLICE_307.DI0 ipReset_c_i
  e 0.908ns         SLICE_307.F0 to egister/SLICE_373.M0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_12.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_13.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_14.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_15.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_16.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_17.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_18.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_19.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_20.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_53.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_54.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_55.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_56.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_57.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_58.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_59.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_60.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_61.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_62.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_157.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_158.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_158.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_159.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_159.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_160.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_160.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_161.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_161.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_162.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_162.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_171.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_172.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_173.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_174.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_175.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_176.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_191.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_191.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_192.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_192.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_193.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_194.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_195.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_196.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_197.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_198.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_198.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_199.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_199.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_200.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_200.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_201.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_201.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_202.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_202.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_203.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_203.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_204.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_204.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_205.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_205.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_206.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_206.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_207.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_208.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_208.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_221.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_221.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_239.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_246.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_247.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_257.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_258.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_259.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_260.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_270.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_271.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_272.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_273.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_274.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_275.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_275.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_276.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_276.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_277.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_277.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_278.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_278.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_279.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_280.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_280.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_281.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_281.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_282.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_282.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_283.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_283.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_284.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_284.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_285.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_285.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_286.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_286.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_287.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_287.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_288.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_288.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_289.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_294.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_296.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_297.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_300.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_301.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_302.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_302.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_303.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_304.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_305.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_305.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_306.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_307.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_308.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_309.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_310.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_311.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_312.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_313.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_314.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_315.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_316.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_317.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_318.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_319.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_320.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_321.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_322.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_323.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_324.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_325.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_326.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_327.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_328.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_329.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_368.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_376.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_377.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_377.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_377.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_386.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_388.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_389.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_394.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_395.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_396.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_397.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_398.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_399.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_400.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_401.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_402.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_403.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_404.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_404.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_409.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_410.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_415.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_420.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_421.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_422.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_423.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1509.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1510.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1513.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1514.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1515.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1517.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1520.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1521.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1532.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1533.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1535.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1536.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1537.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1538.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1539.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1540.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1541.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to tiser/SLICE_1541.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1542.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1543.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1544.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1545.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1546.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1547.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1549.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1551.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1553.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1554.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1555.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1560.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1562.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1565.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1566.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1575.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1591.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1594.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1595.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1598.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1600.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1601.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1602.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1603.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1606.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns egister/SLICE_369.Q0 to gister/SLICE_1583.A0 Register/LEDs_Q[0]
  e 0.908ns egister/SLICE_369.Q1 to gister/SLICE_1584.A0 Register/LEDs_Q[1]
  e 0.908ns egister/SLICE_370.Q0 to gister/SLICE_1585.A0 Register/LEDs_Q[2]
  e 0.908ns egister/SLICE_370.Q1 to gister/SLICE_1586.A0 Register/LEDs_Q[3]
  e 0.908ns egister/SLICE_371.Q0 to gister/SLICE_1587.A0 Register/LEDs_Q[4]
  e 0.908ns egister/SLICE_371.Q1 to gister/SLICE_1588.A0 Register/LEDs_Q[5]
  e 0.908ns egister/SLICE_372.Q0 to gister/SLICE_1589.A0 Register/LEDs_Q[6]
  e 0.908ns egister/SLICE_372.Q1 to gister/SLICE_1590.A0 Register/LEDs_Q[7]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_352.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_351.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_350.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_349.C0 ipBtn_c[0]
  e 0.908ns gister/SLICE_1583.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.908ns gister/SLICE_1584.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.908ns gister/SLICE_1585.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.908ns gister/SLICE_1586.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.908ns gister/SLICE_1587.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.908ns gister/SLICE_1588.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.908ns gister/SLICE_1589.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.908ns gister/SLICE_1590.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19200 paths, 1 nets, and 13984 connections (96.19% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Jul 22 13:42:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_267 to Packetiser/UART_Inst/SLICE_267 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_267 to Packetiser/UART_Inst/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_267.CLK to */SLICE_267.Q0 Packetiser/UART_Inst/SLICE_267 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_267.Q0 to */SLICE_267.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_267.B1 to */SLICE_267.F1 Packetiser/UART_Inst/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 343
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_307.F0 to        SLICE_307.DI0 ipReset_c_i
  e 0.450ns         SLICE_307.F0 to egister/SLICE_373.M0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_12.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_13.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_14.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_15.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_16.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_17.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_18.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_19.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_20.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_53.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_54.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_55.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_56.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_57.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_58.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_59.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_60.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_61.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_62.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_157.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_158.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_158.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_159.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_159.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_160.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_160.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_161.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_161.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_162.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_162.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_171.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_172.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_173.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_174.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_175.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_176.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_191.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_191.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_192.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_192.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_193.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_194.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_195.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_196.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_197.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_198.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_198.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_199.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_199.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_200.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_200.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_201.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_201.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_202.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_202.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_203.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_203.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_204.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_204.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_205.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_205.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_206.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_206.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_207.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_208.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_208.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_221.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_221.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_239.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_246.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_247.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_257.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_258.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_259.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_260.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_270.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_271.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_272.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_273.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_274.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_275.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_275.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_276.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_276.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_277.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_277.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_278.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_278.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_279.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_280.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_280.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_281.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_281.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_282.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_282.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_283.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_283.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_284.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_284.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_285.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_285.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_286.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_286.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_287.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_287.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_288.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_288.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_289.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_294.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_296.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_297.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_300.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_301.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_302.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_302.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_303.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_304.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_305.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_305.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_306.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_307.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_308.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_309.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_310.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_311.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_312.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_313.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_314.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_315.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_316.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_317.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_318.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_319.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_320.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_321.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_322.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_323.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_324.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_325.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_326.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_327.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_328.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_329.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_368.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_376.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_377.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_377.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_377.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_386.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_388.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_389.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_394.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_395.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_396.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_397.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_398.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_399.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_400.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_401.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_402.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_403.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_404.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_404.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_409.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_410.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_415.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_420.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_421.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_422.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_423.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1509.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1510.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1513.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1514.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1515.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1517.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1520.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1521.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1532.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1533.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1535.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1536.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1537.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1538.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1539.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1540.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1541.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to tiser/SLICE_1541.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1542.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1543.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1544.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1545.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1546.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1547.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1549.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1551.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1553.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1554.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1555.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1560.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1562.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1565.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1566.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1575.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1591.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1594.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1595.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1598.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1600.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1601.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1602.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1603.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1606.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns egister/SLICE_369.Q0 to gister/SLICE_1583.A0 Register/LEDs_Q[0]
  e 0.450ns egister/SLICE_369.Q1 to gister/SLICE_1584.A0 Register/LEDs_Q[1]
  e 0.450ns egister/SLICE_370.Q0 to gister/SLICE_1585.A0 Register/LEDs_Q[2]
  e 0.450ns egister/SLICE_370.Q1 to gister/SLICE_1586.A0 Register/LEDs_Q[3]
  e 0.450ns egister/SLICE_371.Q0 to gister/SLICE_1587.A0 Register/LEDs_Q[4]
  e 0.450ns egister/SLICE_371.Q1 to gister/SLICE_1588.A0 Register/LEDs_Q[5]
  e 0.450ns egister/SLICE_372.Q0 to gister/SLICE_1589.A0 Register/LEDs_Q[6]
  e 0.450ns egister/SLICE_372.Q1 to gister/SLICE_1590.A0 Register/LEDs_Q[7]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_352.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_351.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_350.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_349.C0 ipBtn_c[0]
  e 0.450ns gister/SLICE_1583.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.450ns gister/SLICE_1584.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.450ns gister/SLICE_1585.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.450ns gister/SLICE_1586.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.450ns gister/SLICE_1587.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.450ns gister/SLICE_1588.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.450ns gister/SLICE_1589.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.450ns gister/SLICE_1590.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19200 paths, 1 nets, and 14265 connections (98.12% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
