
#ifndef AXI_SHA256_H
#define AXI_SHA256_H

 
/****************** Include Files ********************/
#include <stdint.h>
#include <stdbool.h>
#include "xstatus.h"
#include "xparameters.h"

#if defined (__GNUC__) || defined (__ICCARM__) || defined (__MICROBLAZE__)
#define INLINE inline
#else
#define INLINE __inline
#endif

#define AXI_SHA256_CON_OFFSET 0
#define AXI_SHA256_MSG_SIZE_L_OFFSET 4
#define AXI_SHA256_MSG_SIZE_H_OFFSET 8
#define AXI_SHA256_CUR_BLOCK_L_OFFSET 12
#define AXI_SHA256_CUR_BLOCK_H_OFFSET 16
#define AXI_SHA256_MSG0_OFFSET 20
#define AXI_SHA256_MSG1_OFFSET 24
#define AXI_SHA256_MSG2_OFFSET 28
#define AXI_SHA256_MSG3_OFFSET 32
#define AXI_SHA256_MSG4_OFFSET 36
#define AXI_SHA256_MSG5_OFFSET 40
#define AXI_SHA256_MSG6_OFFSET 44
#define AXI_SHA256_MSG7_OFFSET 48
#define AXI_SHA256_MSG8_OFFSET 52
#define AXI_SHA256_MSG9_OFFSET 56
#define AXI_SHA256_MSG10_OFFSET 60
#define AXI_SHA256_MSG11_OFFSET 64
#define AXI_SHA256_MSG12_OFFSET 68
#define AXI_SHA256_MSG13_OFFSET 72
#define AXI_SHA256_MSG14_OFFSET 76
#define AXI_SHA256_MSG15_OFFSET 80
#define AXI_SHA256_HASH0_OFFSET 84
#define AXI_SHA256_HASH1_OFFSET 88
#define AXI_SHA256_HASH2_OFFSET 92
#define AXI_SHA256_HASH3_OFFSET 96
#define AXI_SHA256_HASH4_OFFSET 100
#define AXI_SHA256_HASH5_OFFSET 104
#define AXI_SHA256_HASH6_OFFSET 108
#define AXI_SHA256_HASH7_OFFSET 
#define AXI_SHA256_S00_AXI_SLV_REG29_OFFSET 116


#define SHA256_CON_EN_BIT 				0x00000000u
#define SHA256_CON_RESET_BIT  			0x00000001u
#define SHA256_CON_BIG_ENDIAN_MSG_BIT 	0x00000002u
#define SHA256_CON_UPDATE_BIT			0x00000004u
#define SHA256_CON_BLOCK_DONE_BIT 		0x00000008u
#define SHA256_CON_HASH_DONE_BIT 		0x0000000Cu

// registers
extern volatile uint32_t * const SHA256_CON = (volatile uint32_t *)XPAR_AXI_SHA256_0_S00_AXI_BASEADDR;
extern volatile uint32_t * const SHA256_MSG_SIZE_L = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG_SIZE_L_OFFSET);
extern volatile uint32_t * const SHA256_MSG_SIZE_H = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG_SIZE_H_OFFSET);
extern volatile uint32_t * const SHA256_CUR_BLOCK_L = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_CUR_BLOCK_L_OFFSET);
extern volatile uint32_t * const SHA256_CUR_BLOCK_H = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_CUR_BLOCK_H_OFFSET);
extern volatile uint32_t * const SHA256_MSG0 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG0_OFFSET);
extern volatile uint32_t * const SHA256_MSG1 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG1_OFFSET);
extern volatile uint32_t * const SHA256_MSG2 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG2_OFFSET);
extern volatile uint32_t * const SHA256_MSG3 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG3_OFFSET);
extern volatile uint32_t * const SHA256_MSG4 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG4_OFFSET);
extern volatile uint32_t * const SHA256_MSG5 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG5_OFFSET);
extern volatile uint32_t * const SHA256_MSG6 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG6_OFFSET);
extern volatile uint32_t * const SHA256_MSG7 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG7_OFFSET);
extern volatile uint32_t * const SHA256_MSG8 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG8_OFFSET);
extern volatile uint32_t * const SHA256_MSG9 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG9_OFFSET);
extern volatile uint32_t * const SHA256_MSG10 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG10_OFFSET);
extern volatile uint32_t * const SHA256_MSG11 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG11_OFFSET);
extern volatile uint32_t * const SHA256_MSG12 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG12_OFFSET);
extern volatile uint32_t * const SHA256_MSG13 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG13_OFFSET);
extern volatile uint32_t * const SHA256_MSG14 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG14_OFFSET);
extern volatile uint32_t * const SHA256_MSG15 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_MSG15_OFFSET);
extern volatile uint32_t * const SHA256_HASH0 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH1 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH2 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH3 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH4 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH5 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH6 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);
extern volatile uint32_t * const SHA256_HASH7 = (volatile uint32_t *)(XPAR_AXI_SHA256_0_S00_AXI_BASEADDR + AXI_SHA256_HASH0_OFFSET);

static INLINE void sha256_update() {
    *SHA256_CON |= SHA256_CON_UPDATE_BIT ;
}

static INLINE void sha256_enable() {
    *SHA256_CON |= SHA256_CON_EN_BIT;
}

static INLINE void sha256_disable() {
    *SHA256_CON &= ~SHA256_CON_EN_BIT;
}

static INLINE void sha256_hold_reset() {
    *SHA256_CON |= SHA256_CON_RESET_BIT;
}

static INLINE void sha256_release_reset() {
    *SHA256_CON &= ~SHA256_CON_RESET_BIT;
}

static INLINE void sha256_reset() {
    sha256_hold_reset();
    sha256_release_reset();
}

static INLINE bool sha256_is_block_done() {
    return (*SHA256_CON & SHA256_CON_BLOCK_DONE_BIT) > 0u;
}

static INLINE bool sha256_is_hash_done() {
    return (*SHA256_CON & SHA256_CON_HASH_DONE_BIT) > 0u;
}

static INLINE void sha256_msg_big_endian_mode() {
    *SHA256_CON |= SHA256_CON_BIG_ENDIAN_MSG_BIT;
}

static INLINE void sha256_msg_little_endian_mode() {
    *SHA256_CON &= ~SHA256_CON_BIG_ENDIAN_MSG_BIT;
}


typedef struct {
    uint32_t *msg_ptr;
    uint64_t msg_size;
    uint32_t hash[8];
} sha256_t;

//s32 construct_sha256_t(sha256_t* sha256_obj, u32 *msg_ptr, u64 msg_size);
s32 sha256(sha256_t *sha256_obj);

/**************************** Type Definitions *****************************/
/**
 *
 * Write a value to a AXI_SHA256 register. A 32 bit write is performed.
 * If the component is implemented in a smaller width, only the least
 * significant data is written.
 *
 * @param   BaseAddress is the base address of the AXI_SHA256device.
 * @param   RegOffset is the register offset from the base to write to.
 * @param   Data is the data written to the register.
 *
 * @return  None.
 *
 * @note
 * C-style signature:
 * 	void AXI_SHA256_mWriteReg(u32 BaseAddress, unsigned RegOffset, u32 Data)
 *
 */
#define AXI_SHA256_mWriteReg(BaseAddress, RegOffset, Data) \
  	Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))

/**
 *
 * Read a value from a AXI_SHA256 register. A 32 bit read is performed.
 * If the component is implemented in a smaller width, only the least
 * significant data is read from the register. The most significant data
 * will be read as 0.
 *
 * @param   BaseAddress is the base address of the AXI_SHA256 device.
 * @param   RegOffset is the register offset from the base to write to.
 *
 * @return  Data is the data from the register.
 *
 * @note
 * C-style signature:
 * 	u32 AXI_SHA256_mReadReg(u32 BaseAddress, unsigned RegOffset)
 *
 */
#define AXI_SHA256_mReadReg(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (RegOffset))

/************************** Function Prototypes ****************************/
/**
 *
 * Run a self-test on the driver/device. Note this may be a destructive test if
 * resets of the device are performed.
 *
 * If the hardware system is not built correctly, this function may never
 * return to the caller.
 *
 * @param   baseaddr_p is the base address of the AXI_SHA256 instance to be worked on.
 *
 * @return
 *
 *    - XST_SUCCESS   if all self-test code passed
 *    - XST_FAILURE   if any self-test code failed
 *
 * @note    Caching must be turned off for this function to work.
 * @note    Self test may fail if data memory and device are not on the same bus.
 *
 */
XStatus AXI_SHA256_Reg_SelfTest(void * baseaddr_p);

#endif // AXI_SHA256_H
