{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511293537162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511293537164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 20:45:37 2017 " "Processing started: Tue Nov 21 20:45:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511293537164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293537164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293537164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511293537322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511293537322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DomesdayDuplicator.v 1 1 " "Found 1 design units, including 1 entities, in source file DomesdayDuplicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DomesdayDuplicator " "Found entity 1: DomesdayDuplicator" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx3StateMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fx3StateMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 fx3StateMachine " "Found entity 1: fx3StateMachine" {  } { { "fx3StateMachine.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fx3StateMachine.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readAdcData.v 1 1 " "Found 1 design units, including 1 entities, in source file readAdcData.v" { { "Info" "ISGN_ENTITY_NAME" "1 readAdcData " "Found entity 1: readAdcData" {  } { { "readAdcData.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/readAdcData.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPpllGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file IPpllGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPpllGenerator " "Found entity 1: IPpllGenerator" {  } { { "IPpllGenerator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPpllGenerator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IPfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IPfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPfifo " "Found entity 1: IPfifo" {  } { { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcDataConvert.v 1 1 " "Found 1 design units, including 1 entities, in source file adcDataConvert.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcDataConvert " "Found entity 1: adcDataConvert" {  } { { "adcDataConvert.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/adcDataConvert.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293547939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293547939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fx3_databusbus DomesdayDuplicator.v(224) " "Verilog HDL Implicit Net warning at DomesdayDuplicator.v(224): created implicit net for \"fx3_databusbus\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293547939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DomesdayDuplicator " "Elaborating entity \"DomesdayDuplicator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511293547989 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fx3_databus DomesdayDuplicator.v(38) " "Verilog HDL warning at DomesdayDuplicator.v(38): object fx3_databus used but never assigned" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1511293547990 "|DomesdayDuplicator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fx3_databus 0 DomesdayDuplicator.v(38) " "Net \"fx3_databus\" at DomesdayDuplicator.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511293547990 "|DomesdayDuplicator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPpllGenerator IPpllGenerator:IPpllGenerator0 " "Elaborating entity \"IPpllGenerator\" for hierarchy \"IPpllGenerator:IPpllGenerator0\"" {  } { { "DomesdayDuplicator.v" "IPpllGenerator0" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293547997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll IPpllGenerator:IPpllGenerator0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\"" {  } { { "IPpllGenerator.v" "altpll_component" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPpllGenerator.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component " "Elaborated megafunction instantiation \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\"" {  } { { "IPpllGenerator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPpllGenerator.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component " "Instantiated megafunction \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=IPpllGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=IPpllGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548043 ""}  } { { "IPpllGenerator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPpllGenerator.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511293548043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/IPpllGenerator_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/IPpllGenerator_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPpllGenerator_altpll " "Found entity 1: IPpllGenerator_altpll" {  } { { "db/IPpllGenerator_altpll.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/IPpllGenerator_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPpllGenerator_altpll IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated " "Elaborating entity \"IPpllGenerator_altpll\" for hierarchy \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx3StateMachine fx3StateMachine:fx3StateMachine0 " "Elaborating entity \"fx3StateMachine\" for hierarchy \"fx3StateMachine:fx3StateMachine0\"" {  } { { "DomesdayDuplicator.v" "fx3StateMachine0" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readAdcData readAdcData:readAdcData0 " "Elaborating entity \"readAdcData\" for hierarchy \"readAdcData:readAdcData0\"" {  } { { "DomesdayDuplicator.v" "readAdcData0" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo0 " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo0\"" {  } { { "DomesdayDuplicator.v" "fifo0" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPfifo fifo:fifo0\|IPfifo:IPfifo0 " "Elaborating entity \"IPfifo\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\"" {  } { { "fifo.v" "IPfifo0" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\"" {  } { { "IPfifo.v" "dcfifo_component" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\"" {  } { { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511293548336 ""}  } { { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511293548336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m3n1 " "Found entity 1: dcfifo_m3n1" {  } { { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m3n1 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated " "Elaborating entity \"dcfifo_m3n1\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_cib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_cib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_cib " "Found entity 1: a_gray2bin_cib" {  } { { "db/a_gray2bin_cib.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_gray2bin_cib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_cib fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|a_gray2bin_cib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_cib\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|a_gray2bin_cib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m3n1.tdf" "rdptr_g_gray2bin" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_b77.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_b77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_b77 " "Found entity 1: a_graycounter_b77" {  } { { "db/a_graycounter_b77.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_graycounter_b77.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_b77 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|a_graycounter_b77:rdptr_g1p " "Elaborating entity \"a_graycounter_b77\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|a_graycounter_b77:rdptr_g1p\"" {  } { { "db/dcfifo_m3n1.tdf" "rdptr_g1p" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7lc " "Found entity 1: a_graycounter_7lc" {  } { { "db/a_graycounter_7lc.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_graycounter_7lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7lc fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|a_graycounter_7lc:wrptr_g1p " "Elaborating entity \"a_graycounter_7lc\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|a_graycounter_7lc:wrptr_g1p\"" {  } { { "db/dcfifo_m3n1.tdf" "wrptr_g1p" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq41 " "Found entity 1: altsyncram_tq41" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq41 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram " "Elaborating entity \"altsyncram_tq41\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\"" {  } { { "db/dcfifo_m3n1.tdf" "fifo_ram" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d87 " "Found entity 1: decode_d87" {  } { { "db/decode_d87.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/decode_d87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d87 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|decode_d87:decode12 " "Elaborating entity \"decode_d87\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|decode_d87:decode12\"" {  } { { "db/altsyncram_tq41.tdf" "decode12" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6k6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6k6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6k6 " "Found entity 1: decode_6k6" {  } { { "db/decode_6k6.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/decode_6k6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6k6 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|decode_6k6:rden_decode_b " "Elaborating entity \"decode_6k6\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|decode_6k6:rden_decode_b\"" {  } { { "db/altsyncram_tq41.tdf" "rden_decode_b" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_648.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_648.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_648 " "Found entity 1: mux_648" {  } { { "db/mux_648.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/mux_648.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_648 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|mux_648:mux13 " "Elaborating entity \"mux_648\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|mux_648:mux13\"" {  } { { "db/altsyncram_tq41.tdf" "mux13" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_m3n1.tdf" "rdaclr" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_m3n1.tdf" "rdfull_reg" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cf9 " "Found entity 1: dffpipe_cf9" {  } { { "db/dffpipe_cf9.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dffpipe_cf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cf9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|dffpipe_cf9:rs_brp " "Elaborating entity \"dffpipe_cf9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|dffpipe_cf9:rs_brp\"" {  } { { "db/dcfifo_m3n1.tdf" "rs_brp" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_opl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_opl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_opl " "Found entity 1: alt_synch_pipe_opl" {  } { { "db/alt_synch_pipe_opl.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/alt_synch_pipe_opl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_opl fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_opl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_opl\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_opl:rs_dgwp\"" {  } { { "db/dcfifo_m3n1.tdf" "rs_dgwp" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_df9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_df9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_df9 " "Found entity 1: dffpipe_df9" {  } { { "db/dffpipe_df9.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dffpipe_df9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_df9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_opl:rs_dgwp\|dffpipe_df9:dffpipe18 " "Elaborating entity \"dffpipe_df9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_opl:rs_dgwp\|dffpipe_df9:dffpipe18\"" {  } { { "db/alt_synch_pipe_opl.tdf" "dffpipe18" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/alt_synch_pipe_opl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ppl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ppl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ppl " "Found entity 1: alt_synch_pipe_ppl" {  } { { "db/alt_synch_pipe_ppl.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/alt_synch_pipe_ppl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ppl fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_ppl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ppl\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_ppl:ws_dgrp\"" {  } { { "db/dcfifo_m3n1.tdf" "ws_dgrp" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ef9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ef9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ef9 " "Found entity 1: dffpipe_ef9" {  } { { "db/dffpipe_ef9.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dffpipe_ef9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ef9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_ppl:ws_dgrp\|dffpipe_ef9:dffpipe21 " "Elaborating entity \"dffpipe_ef9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|alt_synch_pipe_ppl:ws_dgrp\|dffpipe_ef9:dffpipe21\"" {  } { { "db/alt_synch_pipe_ppl.tdf" "dffpipe21" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/alt_synch_pipe_ppl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t76 " "Found entity 1: cmpr_t76" {  } { { "db/cmpr_t76.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/cmpr_t76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511293548649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293548649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t76 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|cmpr_t76:rdempty_eq_comp " "Elaborating entity \"cmpr_t76\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|cmpr_t76:rdempty_eq_comp\"" {  } { { "db/dcfifo_m3n1.tdf" "rdempty_eq_comp" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcDataConvert adcDataConvert:adcDataConvert0 " "Elaborating entity \"adcDataConvert\" for hierarchy \"adcDataConvert:adcDataConvert0\"" {  } { { "DomesdayDuplicator.v" "adcDataConvert0" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293548652 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a0 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a0\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 53 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a1 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a1\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 83 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a2 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a2\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 113 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a3 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a3\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 143 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a4 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a4\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 173 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a5 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a5\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 203 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a6 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a6\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 233 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a7 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a7\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 263 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a8 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a8\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 293 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a9 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a9\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 323 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a10 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a10\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 353 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a11 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a11\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 383 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a12 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a12\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 413 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a13 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a13\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 443 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a14 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a14\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 473 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a15 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a15\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 503 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a16 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a16\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 533 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a17 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a17\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 563 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a18 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a18\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 593 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a19 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a19\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 623 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a20 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a20\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 653 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a21 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a21\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 683 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a22 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a22\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 713 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a23 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a23\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 743 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a24 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a24\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 773 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a25 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a25\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 803 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a26 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a26\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 833 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a27 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a27\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 863 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a28 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a28\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 893 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a29 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a29\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 923 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a30 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a30\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 953 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a31 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a31\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 983 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a32 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a32\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1013 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a33 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a33\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1043 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a34 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a34\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1073 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a35 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a35\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1103 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a36 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a36\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1133 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a37 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a37\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1163 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a38 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a38\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1193 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a39 " "Synthesized away node \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_m3n1:auto_generated\|altsyncram_tq41:fifo_ram\|ram_block11a39\"" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/altsyncram_tq41.tdf" 1223 2 0 } } { "db/dcfifo_m3n1.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/dcfifo_m3n1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "IPfifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPfifo.v" 92 0 0 } } { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 65 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293548736 "|DomesdayDuplicator|fifo:fifo0|IPfifo:IPfifo0|dcfifo:dcfifo_component|dcfifo_m3n1:auto_generated|altsyncram_tq41:fifo_ram|ram_block11a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511293548736 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511293548736 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511293549004 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[33\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[27\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[31\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511293549015 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1511293549015 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "bidirectional pin \"GPIO0\[23\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "bidirectional pin \"GPIO0\[24\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[25\] " "bidirectional pin \"GPIO0\[25\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "bidirectional pin \"GPIO0\[26\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[27\] " "bidirectional pin \"GPIO0\[27\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "bidirectional pin \"GPIO0\[28\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[29\] " "bidirectional pin \"GPIO0\[29\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "bidirectional pin \"GPIO0\[30\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[31\] " "bidirectional pin \"GPIO0\[31\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "bidirectional pin \"GPIO0\[32\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "bidirectional pin \"GPIO1\[7\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "bidirectional pin \"GPIO1\[21\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "bidirectional pin \"GPIO1\[23\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "bidirectional pin \"GPIO1\[25\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[0\] " "bidirectional pin \"GPIO0\[0\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[1\] " "bidirectional pin \"GPIO0\[1\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[2\] " "bidirectional pin \"GPIO0\[2\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[3\] " "bidirectional pin \"GPIO0\[3\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[4\] " "bidirectional pin \"GPIO0\[4\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[5\] " "bidirectional pin \"GPIO0\[5\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[6\] " "bidirectional pin \"GPIO0\[6\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[7\] " "bidirectional pin \"GPIO0\[7\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[8\] " "bidirectional pin \"GPIO0\[8\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[9\] " "bidirectional pin \"GPIO0\[9\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[10\] " "bidirectional pin \"GPIO0\[10\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[11\] " "bidirectional pin \"GPIO0\[11\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[12\] " "bidirectional pin \"GPIO0\[12\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[13\] " "bidirectional pin \"GPIO0\[13\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[14\] " "bidirectional pin \"GPIO0\[14\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[15\] " "bidirectional pin \"GPIO0\[15\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "bidirectional pin \"GPIO0\[16\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[17\] " "bidirectional pin \"GPIO0\[17\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "bidirectional pin \"GPIO0\[18\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "bidirectional pin \"GPIO0\[19\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "bidirectional pin \"GPIO0\[20\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "bidirectional pin \"GPIO0\[21\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "bidirectional pin \"GPIO0\[22\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "bidirectional pin \"GPIO1\[0\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "bidirectional pin \"GPIO1\[1\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "bidirectional pin \"GPIO1\[3\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "bidirectional pin \"GPIO1\[5\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "bidirectional pin \"GPIO1\[9\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "bidirectional pin \"GPIO1\[11\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "bidirectional pin \"GPIO1\[13\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "bidirectional pin \"GPIO1\[15\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "bidirectional pin \"GPIO1\[17\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "bidirectional pin \"GPIO1\[19\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "bidirectional pin \"GPIO1\[29\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "bidirectional pin \"GPIO1\[33\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511293549015 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1511293549015 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[2\] GND pin " "The pin \"GPIO1\[2\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[4\] GND pin " "The pin \"GPIO1\[4\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[6\] GND pin " "The pin \"GPIO1\[6\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[8\] GND pin " "The pin \"GPIO1\[8\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[10\] GND pin " "The pin \"GPIO1\[10\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[12\] GND pin " "The pin \"GPIO1\[12\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[14\] GND pin " "The pin \"GPIO1\[14\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[16\] GND pin " "The pin \"GPIO1\[16\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[18\] GND pin " "The pin \"GPIO1\[18\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[20\] GND pin " "The pin \"GPIO1\[20\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[22\] GND pin " "The pin \"GPIO1\[22\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[24\] GND pin " "The pin \"GPIO1\[24\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[26\] GND pin " "The pin \"GPIO1\[26\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[28\] GND pin " "The pin \"GPIO1\[28\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[30\] GND pin " "The pin \"GPIO1\[30\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[32\] GND pin " "The pin \"GPIO1\[32\]\" is fed by GND" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511293549016 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1511293549016 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fx3StateMachine.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fx3StateMachine.v" 60 -1 0 } } { "fx3StateMachine.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fx3StateMachine.v" 79 -1 0 } } { "db/a_graycounter_b77.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_graycounter_b77.tdf" 32 2 0 } } { "db/a_graycounter_b77.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_graycounter_b77.tdf" 51 2 0 } } { "db/a_graycounter_7lc.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_graycounter_7lc.tdf" 32 2 0 } } { "db/a_graycounter_7lc.tdf" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/a_graycounter_7lc.tdf" 51 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1511293549017 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1511293549018 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[33\]~synth " "Node \"GPIO0\[33\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549099 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[27\]~synth " "Node \"GPIO1\[27\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549099 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[31\]~synth " "Node \"GPIO1\[31\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549099 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511293549099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511293549157 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511293549445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511293549567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511293549567 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[0\] " "No output dependent on input pin \"GPIO0_IN\[0\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549629 "|DomesdayDuplicator|GPIO0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[1\] " "No output dependent on input pin \"GPIO0_IN\[1\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549629 "|DomesdayDuplicator|GPIO0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[0\] " "No output dependent on input pin \"GPIO1_IN\[0\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549629 "|DomesdayDuplicator|GPIO1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[1\] " "No output dependent on input pin \"GPIO1_IN\[1\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511293549629 "|DomesdayDuplicator|GPIO1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511293549629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511293549630 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511293549630 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511293549630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511293549630 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1511293549630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511293549630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511293549651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 20:45:49 2017 " "Processing ended: Tue Nov 21 20:45:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511293549651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511293549651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511293549651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511293549651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511293550424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511293550424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 20:45:50 2017 " "Processing started: Tue Nov 21 20:45:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511293550424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511293550424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511293550424 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1511293550454 ""}
{ "Info" "0" "" "Project  = DomesdayDuplicator" {  } {  } 0 0 "Project  = DomesdayDuplicator" 0 0 "Fitter" 0 0 1511293550455 ""}
{ "Info" "0" "" "Revision = DomesdayDuplicator" {  } {  } 0 0 "Revision = DomesdayDuplicator" 0 0 "Fitter" 0 0 1511293550455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511293550500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511293550500 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DomesdayDuplicator EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DomesdayDuplicator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511293550505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511293550539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511293550539 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/IPpllGenerator_altpll.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/IPpllGenerator_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511293550586 ""}  } { { "db/IPpllGenerator_altpll.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/IPpllGenerator_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511293550586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511293550686 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511293550692 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511293550750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511293550750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511293550750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511293550750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511293550755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511293550755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511293550755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511293550755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511293550755 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511293550755 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511293550758 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m3n1 " "Entity dcfifo_m3n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ef9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ef9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511293551196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_df9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_df9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511293551196 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1511293551196 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1511293551196 ""}
{ "Info" "ISTA_SDC_FOUND" "DomesdayDuplicator.SDC " "Reading SDC File: 'DomesdayDuplicator.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511293551199 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511293551200 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1511293551200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1511293551200 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1511293551204 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1511293551204 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511293551204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511293551204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511293551204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  31.250 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511293551204 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1511293551204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511293551247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO1\[31\]~output " "Destination node GPIO1\[31\]~output" {  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511293551247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511293551247 ""}  } { { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511293551247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511293551247 ""}  } { { "db/IPpllGenerator_altpll.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/IPpllGenerator_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511293551247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:fifo0\|aclr~0  " "Automatically promoted node fifo:fifo0\|aclr~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511293551247 ""}  } { { "fifo.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/fifo.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511293551247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511293551463 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511293551464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511293551464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511293551465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511293551467 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511293551469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511293551469 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511293551469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511293551489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511293551490 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511293551490 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|pll1 clk\[0\] GPIO0\[33\]~output " "PLL \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO0\[33\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/IPpllGenerator_altpll.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/db/IPpllGenerator_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/home/sdi/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPpllGenerator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/IPpllGenerator.v" 90 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 165 0 0 } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1511293551517 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511293551543 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511293551546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511293552253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511293552342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511293552360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511293552563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511293552563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511293552803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511293553692 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511293553692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511293553798 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511293553798 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511293553798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511293553799 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511293553910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511293553917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511293554106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511293554106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511293554474 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511293554839 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "73 Cyclone IV E " "73 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0_IN[0] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_IN\[0\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0_IN[1] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_IN\[1\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1_IN[0] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[0\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1_IN[1] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[1\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[0\] 3.3-V LVTTL D3 " "Pin GPIO0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[0] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[0\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[1\] 3.3-V LVTTL C3 " "Pin GPIO0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[1] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[1\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[2\] 3.3-V LVTTL A2 " "Pin GPIO0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[2] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[2\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[3\] 3.3-V LVTTL A3 " "Pin GPIO0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[3] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[3\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[4\] 3.3-V LVTTL B3 " "Pin GPIO0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[4] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[4\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[5\] 3.3-V LVTTL B4 " "Pin GPIO0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[5] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[5\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[6\] 3.3-V LVTTL A4 " "Pin GPIO0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[6] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[6\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[7\] 3.3-V LVTTL B5 " "Pin GPIO0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[7] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[7\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[8\] 3.3-V LVTTL A5 " "Pin GPIO0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[8] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[8\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[9\] 3.3-V LVTTL D5 " "Pin GPIO0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[9] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[9\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[10\] 3.3-V LVTTL B6 " "Pin GPIO0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[10] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[10\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[11\] 3.3-V LVTTL A6 " "Pin GPIO0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[11] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[11\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[12\] 3.3-V LVTTL B7 " "Pin GPIO0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[12] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[12\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[13\] 3.3-V LVTTL D6 " "Pin GPIO0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[13] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[13\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[14\] 3.3-V LVTTL A7 " "Pin GPIO0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[14] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[14\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[15\] 3.3-V LVTTL C6 " "Pin GPIO0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[15] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[15\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[16\] 3.3-V LVTTL C8 " "Pin GPIO0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[16] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[16\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[17\] 3.3-V LVTTL E6 " "Pin GPIO0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[17] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[17\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[18\] 3.3-V LVTTL E7 " "Pin GPIO0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[18] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[18\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[19\] 3.3-V LVTTL D8 " "Pin GPIO0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[19] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[19\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[20\] 3.3-V LVTTL E8 " "Pin GPIO0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[20] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[20\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[21\] 3.3-V LVTTL F8 " "Pin GPIO0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[21] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[21\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[22\] 3.3-V LVTTL F9 " "Pin GPIO0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[22] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[22\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[0\] 3.3-V LVTTL F13 " "Pin GPIO1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[0] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[1\] 3.3-V LVTTL T15 " "Pin GPIO1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[1] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[3\] 3.3-V LVTTL T13 " "Pin GPIO1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[3] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[5\] 3.3-V LVTTL T12 " "Pin GPIO1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[5] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[9\] 3.3-V LVTTL R11 " "Pin GPIO1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[9] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[11\] 3.3-V LVTTL R10 " "Pin GPIO1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[11] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[13\] 3.3-V LVTTL P9 " "Pin GPIO1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[13] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[15\] 3.3-V LVTTL N11 " "Pin GPIO1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[15] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[17\] 3.3-V LVTTL K16 " "Pin GPIO1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[17] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[19\] 3.3-V LVTTL L15 " "Pin GPIO1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[19] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[29\] 3.3-V LVTTL L13 " "Pin GPIO1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[29] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[33\] 3.3-V LVTTL J14 " "Pin GPIO1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[33] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[23\] 3.3-V LVTTL E9 " "Pin GPIO0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[23] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[23\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[24\] 3.3-V LVTTL C9 " "Pin GPIO0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[24] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[24\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[25\] 3.3-V LVTTL D9 " "Pin GPIO0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[25] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[25\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[26\] 3.3-V LVTTL E11 " "Pin GPIO0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[26] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[26\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[27\] 3.3-V LVTTL E10 " "Pin GPIO0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[27] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[27\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[28\] 3.3-V LVTTL C11 " "Pin GPIO0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[28] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[28\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[29\] 3.3-V LVTTL B11 " "Pin GPIO0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[29] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[29\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[30\] 3.3-V LVTTL A12 " "Pin GPIO0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[30] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[30\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[31\] 3.3-V LVTTL D11 " "Pin GPIO0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[31] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[31\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[32\] 3.3-V LVTTL D12 " "Pin GPIO0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[32] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[32\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0\[33\] 3.3-V LVTTL B12 " "Pin GPIO0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[33] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[33\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[2\] 3.3-V LVTTL T14 " "Pin GPIO1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[2] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[4\] 3.3-V LVTTL R13 " "Pin GPIO1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[4] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[6\] 3.3-V LVTTL R12 " "Pin GPIO1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[6] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[7\] 3.3-V LVTTL T11 " "Pin GPIO1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[7] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[8\] 3.3-V LVTTL T10 " "Pin GPIO1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[8] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[10\] 3.3-V LVTTL P11 " "Pin GPIO1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[10] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[12\] 3.3-V LVTTL N12 " "Pin GPIO1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[12] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[14\] 3.3-V LVTTL N9 " "Pin GPIO1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[14] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[16\] 3.3-V LVTTL L16 " "Pin GPIO1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[16] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[18\] 3.3-V LVTTL R16 " "Pin GPIO1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[18] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[20\] 3.3-V LVTTL P15 " "Pin GPIO1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[20] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[21\] 3.3-V LVTTL P16 " "Pin GPIO1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[21] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[22\] 3.3-V LVTTL R14 " "Pin GPIO1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[22] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[23\] 3.3-V LVTTL N16 " "Pin GPIO1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[23] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[24\] 3.3-V LVTTL N15 " "Pin GPIO1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[24] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[25\] 3.3-V LVTTL P14 " "Pin GPIO1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[25] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[26\] 3.3-V LVTTL L14 " "Pin GPIO1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[26] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[27\] 3.3-V LVTTL N14 " "Pin GPIO1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[27] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[28\] 3.3-V LVTTL M10 " "Pin GPIO1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[28] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[30\] 3.3-V LVTTL J16 " "Pin GPIO1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[30] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[31\] 3.3-V LVTTL K15 " "Pin GPIO1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[31] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[32\] 3.3-V LVTTL J13 " "Pin GPIO1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[32] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511293554983 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1511293554983 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "68 " "Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[0\] a permanently disabled " "Pin GPIO0\[0\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[0] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[0\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[1\] a permanently disabled " "Pin GPIO0\[1\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[1] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[1\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[2\] a permanently disabled " "Pin GPIO0\[2\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[2] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[2\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[3\] a permanently disabled " "Pin GPIO0\[3\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[3] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[3\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[4\] a permanently disabled " "Pin GPIO0\[4\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[4] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[4\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[5\] a permanently disabled " "Pin GPIO0\[5\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[5] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[5\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[6\] a permanently disabled " "Pin GPIO0\[6\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[6] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[6\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[7\] a permanently disabled " "Pin GPIO0\[7\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[7] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[7\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[8\] a permanently disabled " "Pin GPIO0\[8\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[8] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[8\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[9\] a permanently disabled " "Pin GPIO0\[9\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[9] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[9\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[10\] a permanently disabled " "Pin GPIO0\[10\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[10] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[10\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[11\] a permanently disabled " "Pin GPIO0\[11\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[11] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[11\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[12\] a permanently disabled " "Pin GPIO0\[12\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[12] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[12\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[13\] a permanently disabled " "Pin GPIO0\[13\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[13] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[13\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[14\] a permanently disabled " "Pin GPIO0\[14\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[14] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[14\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[15\] a permanently disabled " "Pin GPIO0\[15\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[15] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[15\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[16\] a permanently disabled " "Pin GPIO0\[16\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[16] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[16\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[17\] a permanently disabled " "Pin GPIO0\[17\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[17] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[17\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[18\] a permanently disabled " "Pin GPIO0\[18\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[18] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[18\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[19\] a permanently disabled " "Pin GPIO0\[19\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[19] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[19\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[20\] a permanently disabled " "Pin GPIO0\[20\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[20] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[20\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[21\] a permanently disabled " "Pin GPIO0\[21\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[21] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[21\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[22\] a permanently disabled " "Pin GPIO0\[22\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[22] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[22\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[0\] a permanently disabled " "Pin GPIO1\[0\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[0] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[1\] a permanently disabled " "Pin GPIO1\[1\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[1] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[3\] a permanently disabled " "Pin GPIO1\[3\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[3] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[5\] a permanently disabled " "Pin GPIO1\[5\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[5] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[9\] a permanently disabled " "Pin GPIO1\[9\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[9] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[11\] a permanently disabled " "Pin GPIO1\[11\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[11] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[13\] a permanently disabled " "Pin GPIO1\[13\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[13] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[15\] a permanently disabled " "Pin GPIO1\[15\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[15] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[17\] a permanently disabled " "Pin GPIO1\[17\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[17] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[19\] a permanently disabled " "Pin GPIO1\[19\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[19] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[29\] a permanently disabled " "Pin GPIO1\[29\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[29] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[33\] a permanently disabled " "Pin GPIO1\[33\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[33] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[23\] a permanently disabled " "Pin GPIO0\[23\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[23] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[23\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[24\] a permanently disabled " "Pin GPIO0\[24\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[24] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[24\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[25\] a permanently disabled " "Pin GPIO0\[25\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[25] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[25\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[26\] a permanently disabled " "Pin GPIO0\[26\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[26] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[26\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[27\] a permanently disabled " "Pin GPIO0\[27\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[27] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[27\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[28\] a permanently disabled " "Pin GPIO0\[28\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[28] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[28\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[29\] a permanently disabled " "Pin GPIO0\[29\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[29] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[29\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[30\] a permanently disabled " "Pin GPIO0\[30\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[30] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[30\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[31\] a permanently disabled " "Pin GPIO0\[31\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[31] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[31\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[32\] a permanently disabled " "Pin GPIO0\[32\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[32] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[32\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0\[33\] a permanently enabled " "Pin GPIO0\[33\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO0[33] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0\[33\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[2\] a permanently enabled " "Pin GPIO1\[2\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[2] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[4\] a permanently enabled " "Pin GPIO1\[4\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[4] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[6\] a permanently enabled " "Pin GPIO1\[6\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[6] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[7\] a permanently disabled " "Pin GPIO1\[7\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[7] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[8\] a permanently enabled " "Pin GPIO1\[8\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[8] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[10\] a permanently enabled " "Pin GPIO1\[10\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[10] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[12\] a permanently enabled " "Pin GPIO1\[12\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[12] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[14\] a permanently enabled " "Pin GPIO1\[14\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[14] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[16\] a permanently enabled " "Pin GPIO1\[16\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[16] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[18\] a permanently enabled " "Pin GPIO1\[18\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[18] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[20\] a permanently enabled " "Pin GPIO1\[20\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[20] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[21\] a permanently disabled " "Pin GPIO1\[21\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[21] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[22\] a permanently enabled " "Pin GPIO1\[22\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[22] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[23\] a permanently disabled " "Pin GPIO1\[23\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[23] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[24\] a permanently enabled " "Pin GPIO1\[24\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[24] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[25\] a permanently disabled " "Pin GPIO1\[25\] has a permanently disabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[25] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[26\] a permanently enabled " "Pin GPIO1\[26\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[26] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[27\] a permanently enabled " "Pin GPIO1\[27\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[27] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[28\] a permanently enabled " "Pin GPIO1\[28\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[28] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[30\] a permanently enabled " "Pin GPIO1\[30\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[30] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[31\] a permanently enabled " "Pin GPIO1\[31\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[31] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[32\] a permanently enabled " "Pin GPIO1\[32\] has a permanently enabled output enable" {  } { { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO1[32] } } } { "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sdi/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "DomesdayDuplicator.v" "" { Text "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511293554986 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1511293554986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.fit.smsg " "Generated suppressed messages file /home/sdi/Development/DomesdayDuplicator/DE0-NANO/DomesdayDuplicator/DomesdayDuplicator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511293555061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1279 " "Peak virtual memory: 1279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511293555272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 20:45:55 2017 " "Processing ended: Tue Nov 21 20:45:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511293555272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511293555272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511293555272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511293555272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511293556113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511293556114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 20:45:55 2017 " "Processing started: Tue Nov 21 20:45:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511293556114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511293556114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511293556114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511293556264 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511293556821 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511293556848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511293556946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 20:45:56 2017 " "Processing ended: Tue Nov 21 20:45:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511293556946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511293556946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511293556946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511293556946 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511293557059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511293557676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511293557677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 20:45:57 2017 " "Processing started: Tue Nov 21 20:45:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511293557677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293557677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DomesdayDuplicator -c DomesdayDuplicator " "Command: quartus_sta DomesdayDuplicator -c DomesdayDuplicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293557677 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1511293557709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293557798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293557798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293557832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293557832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m3n1 " "Entity dcfifo_m3n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ef9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ef9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511293558013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_df9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_df9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511293558013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1511293558013 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558013 ""}
{ "Info" "ISTA_SDC_FOUND" "DomesdayDuplicator.SDC " "Reading SDC File: 'DomesdayDuplicator.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558016 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511293558017 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558022 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511293558024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511293558032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.679 " "Worst-case setup slack is 13.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.679               0.000 CLOCK_50  " "   13.679               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.722               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.722               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.718 " "Worst-case recovery slack is 17.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.718               0.000 CLOCK_50  " "   17.718               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 CLOCK_50  " "    1.095               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.592 " "Worst-case minimum pulse width slack is 9.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 CLOCK_50  " "    9.592               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.372               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.372               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558052 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.495 ns " "Worst Case Available Settling Time: 33.495 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558078 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558078 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511293558082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.319 " "Worst-case setup slack is 14.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.319               0.000 CLOCK_50  " "   14.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.415               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.415               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.957 " "Worst-case recovery slack is 17.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.957               0.000 CLOCK_50  " "   17.957               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.999 " "Worst-case removal slack is 0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 CLOCK_50  " "    0.999               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.593 " "Worst-case minimum pulse width slack is 9.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.593               0.000 CLOCK_50  " "    9.593               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.368               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.368               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.143 ns " "Worst Case Available Settling Time: 34.143 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558556 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558556 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511293558562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.434 " "Worst-case setup slack is 16.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.434               0.000 CLOCK_50  " "   16.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.474               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.474               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.632 " "Worst-case recovery slack is 18.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.632               0.000 CLOCK_50  " "   18.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.591 " "Worst-case removal slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 CLOCK_50  " "    0.591               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.271 " "Worst-case minimum pulse width slack is 9.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271               0.000 CLOCK_50  " "    9.271               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.407               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.407               0.000 IPpllGenerator0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511293558650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558650 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.341 ns " "Worst Case Available Settling Time: 36.341 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511293558688 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293558688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293559056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293559057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511293559118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 20:45:59 2017 " "Processing ended: Tue Nov 21 20:45:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511293559118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511293559118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511293559118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293559118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511293559272 ""}
