# SystemSynthesis-ModelingFinalProject
My final project for my System Synthesis and Modeling Class.
All code is my own
Program is in verilog, and was made with modelsim.
Was synthesized in Design Vision(Synthesized files not included)
For any questions email: williamtaylor@ieee.org or wjtaylor@uark.edu
