{
  "module_name": "tas2552.h",
  "hash_id": "21941f95491b51185757f6d1683b8b9d966e049c04307c6e9a2fe22638429c75",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tas2552.h",
  "human_readable_source": " \n \n\n#ifndef __TAS2552_H__\n#define __TAS2552_H__\n\n \n#define TAS2552_DEVICE_STATUS\t\t0x00\n#define TAS2552_CFG_1\t\t\t0x01\n#define TAS2552_CFG_2\t\t\t0x02\n#define TAS2552_CFG_3\t\t\t0x03\n#define TAS2552_DOUT\t\t\t0x04\n#define TAS2552_SER_CTRL_1\t\t0x05\n#define TAS2552_SER_CTRL_2\t\t0x06\n#define TAS2552_OUTPUT_DATA\t\t0x07\n#define TAS2552_PLL_CTRL_1\t\t0x08\n#define TAS2552_PLL_CTRL_2\t\t0x09\n#define TAS2552_PLL_CTRL_3\t\t0x0a\n#define TAS2552_BTIP\t\t\t0x0b\n#define TAS2552_BTS_CTRL\t\t0x0c\n#define TAS2552_RESERVED_0D\t\t0x0d\n#define TAS2552_LIMIT_RATE_HYS\t\t0x0e\n#define TAS2552_LIMIT_RELEASE\t\t0x0f\n#define TAS2552_LIMIT_INT_COUNT\t\t0x10\n#define TAS2552_PDM_CFG\t\t\t0x11\n#define TAS2552_PGA_GAIN\t\t0x12\n#define TAS2552_EDGE_RATE_CTRL\t\t0x13\n#define TAS2552_BOOST_APT_CTRL\t\t0x14\n#define TAS2552_VER_NUM\t\t\t0x16\n#define TAS2552_VBAT_DATA\t\t0x19\n#define TAS2552_MAX_REG\t\t\tTAS2552_VBAT_DATA\n\n \n#define TAS2552_DEV_RESET\t\t(1 << 0)\n#define TAS2552_SWS\t\t\t(1 << 1)\n#define TAS2552_MUTE\t\t\t(1 << 2)\n#define TAS2552_PLL_SRC_MCLK\t\t(0x0 << 4)\n#define TAS2552_PLL_SRC_BCLK\t\t(0x1 << 4)\n#define TAS2552_PLL_SRC_IVCLKIN\t\t(0x2 << 4)\n#define TAS2552_PLL_SRC_1_8_FIXED \t(0x3 << 4)\n#define TAS2552_PLL_SRC_MASK\t \tTAS2552_PLL_SRC_1_8_FIXED\n\n \n#define TAS2552_CLASSD_EN\t\t(1 << 7)\n#define TAS2552_BOOST_EN\t\t(1 << 6)\n#define TAS2552_APT_EN\t\t\t(1 << 5)\n#define TAS2552_PLL_ENABLE\t\t(1 << 3)\n#define TAS2552_LIM_EN\t\t\t(1 << 2)\n#define TAS2552_IVSENSE_EN\t\t(1 << 1)\n\n \n#define TAS2552_WCLK_FREQ_8KHZ\t\t(0x0 << 0)\n#define TAS2552_WCLK_FREQ_11_12KHZ\t(0x1 << 0)\n#define TAS2552_WCLK_FREQ_16KHZ\t\t(0x2 << 0)\n#define TAS2552_WCLK_FREQ_22_24KHZ\t(0x3 << 0)\n#define TAS2552_WCLK_FREQ_32KHZ\t\t(0x4 << 0)\n#define TAS2552_WCLK_FREQ_44_48KHZ\t(0x5 << 0)\n#define TAS2552_WCLK_FREQ_88_96KHZ\t(0x6 << 0)\n#define TAS2552_WCLK_FREQ_176_192KHZ\t(0x7 << 0)\n#define TAS2552_WCLK_FREQ_MASK\t\tTAS2552_WCLK_FREQ_176_192KHZ\n#define TAS2552_DIN_SRC_SEL_MUTED\t(0x0 << 3)\n#define TAS2552_DIN_SRC_SEL_LEFT\t(0x1 << 3)\n#define TAS2552_DIN_SRC_SEL_RIGHT\t(0x2 << 3)\n#define TAS2552_DIN_SRC_SEL_AVG_L_R\t(0x3 << 3)\n#define TAS2552_PDM_IN_SEL\t\t(1 << 5)\n#define TAS2552_I2S_OUT_SEL\t\t(1 << 6)\n#define TAS2552_ANALOG_IN_SEL\t\t(1 << 7)\n\n \n#define TAS2552_SDOUT_TRISTATE\t\t(1 << 2)\n\n \n#define TAS2552_WORDLENGTH_16BIT\t(0x0 << 0)\n#define TAS2552_WORDLENGTH_20BIT\t(0x1 << 0)\n#define TAS2552_WORDLENGTH_24BIT\t(0x2 << 0)\n#define TAS2552_WORDLENGTH_32BIT\t(0x3 << 0)\n#define TAS2552_WORDLENGTH_MASK\t\tTAS2552_WORDLENGTH_32BIT\n#define TAS2552_DATAFORMAT_I2S\t\t(0x0 << 2)\n#define TAS2552_DATAFORMAT_DSP\t\t(0x1 << 2)\n#define TAS2552_DATAFORMAT_RIGHT_J\t(0x2 << 2)\n#define TAS2552_DATAFORMAT_LEFT_J\t(0x3 << 2)\n#define TAS2552_DATAFORMAT_MASK\t\tTAS2552_DATAFORMAT_LEFT_J\n#define TAS2552_CLKSPERFRAME_32\t\t(0x0 << 4)\n#define TAS2552_CLKSPERFRAME_64\t\t(0x1 << 4)\n#define TAS2552_CLKSPERFRAME_128\t(0x2 << 4)\n#define TAS2552_CLKSPERFRAME_256\t(0x3 << 4)\n#define TAS2552_CLKSPERFRAME_MASK\tTAS2552_CLKSPERFRAME_256\n#define TAS2552_BCLKDIR\t\t\t(1 << 6)\n#define TAS2552_WCLKDIR\t\t\t(1 << 7)\n\n \n#define TAS2552_DATA_OUT_I_DATA\t\t(0x0)\n#define TAS2552_DATA_OUT_V_DATA\t\t(0x1)\n#define TAS2552_DATA_OUT_VBAT_DATA\t(0x2)\n#define TAS2552_DATA_OUT_VBOOST_DATA\t(0x3)\n#define TAS2552_DATA_OUT_PGA_GAIN\t(0x4)\n#define TAS2552_DATA_OUT_IV_DATA\t(0x5)\n#define TAS2552_DATA_OUT_VBAT_VBOOST_GAIN\t(0x6)\n#define TAS2552_DATA_OUT_DISABLED\t(0x7)\n#define TAS2552_L_DATA_OUT(x)\t\t((x) << 0)\n#define TAS2552_R_DATA_OUT(x)\t\t((x) << 3)\n#define TAS2552_PDM_DATA_SEL_I\t\t(0x0 << 6)\n#define TAS2552_PDM_DATA_SEL_V\t\t(0x1 << 6)\n#define TAS2552_PDM_DATA_SEL_I_V\t(0x2 << 6)\n#define TAS2552_PDM_DATA_SEL_V_I\t(0x3 << 6)\n#define TAS2552_PDM_DATA_SEL_MASK\tTAS2552_PDM_DATA_SEL_V_I\n\n \n#define TAS2552_PDM_CLK_SEL_PLL\t\t(0x0 << 0)\n#define TAS2552_PDM_CLK_SEL_IVCLKIN\t(0x1 << 0)\n#define TAS2552_PDM_CLK_SEL_BCLK\t(0x2 << 0)\n#define TAS2552_PDM_CLK_SEL_MCLK\t(0x3 << 0)\n#define TAS2552_PDM_CLK_SEL_MASK\tTAS2552_PDM_CLK_SEL_MCLK\n#define TAS2552_PDM_DATA_ES\t \t(1 << 2)\n\n \n#define TAS2552_APT_DELAY_50\t\t(0x0 << 0)\n#define TAS2552_APT_DELAY_75\t\t(0x1 << 0)\n#define TAS2552_APT_DELAY_125\t\t(0x2 << 0)\n#define TAS2552_APT_DELAY_200\t\t(0x3 << 0)\n#define TAS2552_APT_THRESH_05_02\t(0x0 << 2)\n#define TAS2552_APT_THRESH_10_07\t(0x1 << 2)\n#define TAS2552_APT_THRESH_14_11\t(0x2 << 2)\n#define TAS2552_APT_THRESH_20_17\t(0x3 << 2)\n\n \n#define TAS2552_PLL_J_MASK\t\t0x7f\n#define TAS2552_PLL_D_UPPER(x)\t\t(((x) >> 8) & 0x3f)\n#define TAS2552_PLL_D_LOWER(x)\t\t((x) & 0xff)\n#define TAS2552_PLL_BYPASS\t\t(1 << 7)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}