{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668964761032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668964761039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 01:19:20 2022 " "Processing started: Mon Nov 21 01:19:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668964761039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668964761039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bfloat16_adder -c bfloat16_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bfloat16_adder -c bfloat16_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668964761039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668964761436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668964761437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_code/mark_course/test_bfloat16_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_code/mark_course/test_bfloat16_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_bfloat16_adder " "Found entity 1: test_bfloat16_adder" {  } { { "../../mark_course/test_bfloat16_adder.sv" "" { Text "F:/VLSI_code/mark_course/test_bfloat16_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668964771573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668964771573 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bfloat16_adder.sv(17) " "Verilog HDL information at bfloat16_adder.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "../../mark_course/bfloat16_adder.sv" "" { Text "F:/VLSI_code/mark_course/bfloat16_adder.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668964771574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_code/mark_course/bfloat16_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_code/mark_course/bfloat16_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bfloat16_adder " "Found entity 1: bfloat16_adder" {  } { { "../../mark_course/bfloat16_adder.sv" "" { Text "F:/VLSI_code/mark_course/bfloat16_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668964771575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668964771575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bfloat16_adder_test.sv(17) " "Verilog HDL information at bfloat16_adder_test.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "bfloat16_adder_test.sv" "" { Text "F:/VLSI_code/bfloat16_adder_behav/rtl/bfloat16_adder_test.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668964771614 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "bfloat16_adder bfloat16_adder_test.sv(1) " "Verilog HDL error at bfloat16_adder_test.sv(1): module \"bfloat16_adder\" cannot be declared more than once" {  } { { "bfloat16_adder_test.sv" "" { Text "F:/VLSI_code/bfloat16_adder_behav/rtl/bfloat16_adder_test.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1668964771615 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "bfloat16_adder bfloat16_adder.sv(1) " "HDL info at bfloat16_adder.sv(1): see declaration for object \"bfloat16_adder\"" {  } { { "../../mark_course/bfloat16_adder.sv" "" { Text "F:/VLSI_code/mark_course/bfloat16_adder.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668964771615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VLSI_code/bfloat16_adder_behav/rtl/output_files/bfloat16_adder.map.smsg " "Generated suppressed messages file F:/VLSI_code/bfloat16_adder_behav/rtl/output_files/bfloat16_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668964771633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668964771670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 21 01:19:31 2022 " "Processing ended: Mon Nov 21 01:19:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668964771670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668964771670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668964771670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668964771670 ""}
