{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754306117234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754306117234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug  4 14:15:17 2025 " "Processing started: Mon Aug  4 14:15:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754306117234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306117234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_top -c uart_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306117234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754306117515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754306117515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_clk " "Found entity 1: custom_clk" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754306125159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306125159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "uart_rx_fsm.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754306125160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306125160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754306125161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306125161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754306125163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306125163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt uart_top.sv(178) " "Verilog HDL Implicit Net warning at uart_top.sv(178): created implicit net for \"rt\"" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754306125163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top " "Elaborating entity \"uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754306125184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_mem uart_top.sv(38) " "Verilog HDL or VHDL warning at uart_top.sv(38): object \"rx_mem\" assigned a value but never read" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754306125193 "|uart_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i uart_top.sv(137) " "Verilog HDL Always Construct warning at uart_top.sv(137): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1754306125197 "|uart_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_top.sv(161) " "Verilog HDL assignment warning at uart_top.sv(161): truncated value with size 32 to match size of target (24)" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754306125198 "|uart_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_clk custom_clk:sclk " "Elaborating entity \"custom_clk\" for hierarchy \"custom_clk:sclk\"" {  } { { "uart_top.sv" "sclk" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754306125211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_tx_fsm:fsm_inst " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_tx_fsm:fsm_inst\"" {  } { { "uart_top.sv" "fsm_inst" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754306125214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_fsm uart_rx_fsm:rx_fsm " "Elaborating entity \"uart_rx_fsm\" for hierarchy \"uart_rx_fsm:rx_fsm\"" {  } { { "uart_top.sv" "rx_fsm" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754306125216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 uart_rx_fsm.sv(158) " "Verilog HDL assignment warning at uart_rx_fsm.sv(158): truncated value with size 32 to match size of target (2)" {  } { { "uart_rx_fsm.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_rx_fsm.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754306125217 "|uart_top|uart_rx_fsm:rx_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 uart_rx_fsm.sv(159) " "Verilog HDL assignment warning at uart_rx_fsm.sv(159): truncated value with size 32 to match size of target (2)" {  } { { "uart_rx_fsm.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_rx_fsm.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754306125217 "|uart_top|uart_rx_fsm:rx_fsm"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1754306125564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754306125590 "|uart_top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754306125590 "|uart_top|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754306125590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754306125653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754306126176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754306126176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754306126215 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754306126215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754306126215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754306126215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754306126230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug  4 14:15:26 2025 " "Processing ended: Mon Aug  4 14:15:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754306126230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754306126230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754306126230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754306126230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1754306127415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754306127415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug  4 14:15:27 2025 " "Processing started: Mon Aug  4 14:15:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754306127415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1754306127415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_top -c uart_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1754306127415 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1754306127491 ""}
{ "Info" "0" "" "Project  = uart_top" {  } {  } 0 0 "Project  = uart_top" 0 0 "Fitter" 0 0 1754306127491 ""}
{ "Info" "0" "" "Revision = uart_top" {  } {  } 0 0 "Revision = uart_top" 0 0 "Fitter" 0 0 1754306127491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1754306127537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1754306127538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"uart_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1754306127546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1754306127586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1754306127586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1754306127668 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1754306127673 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754306127770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754306127770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754306127770 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1754306127770 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754306127773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754306127773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754306127773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754306127773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754306127773 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1754306127773 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1754306127775 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_top.sdc " "Synopsys Design Constraints File file not found: 'uart_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1754306128150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1754306128150 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1754306128152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1754306128153 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1754306128153 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[1\] " "Destination node custom_clk:sclk\|cnt\[1\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[2\] " "Destination node custom_clk:sclk\|cnt\[2\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[3\] " "Destination node custom_clk:sclk\|cnt\[3\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[4\] " "Destination node custom_clk:sclk\|cnt\[4\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[5\] " "Destination node custom_clk:sclk\|cnt\[5\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[6\] " "Destination node custom_clk:sclk\|cnt\[6\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[7\] " "Destination node custom_clk:sclk\|cnt\[7\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[8\] " "Destination node custom_clk:sclk\|cnt\[8\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[9\] " "Destination node custom_clk:sclk\|cnt\[9\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[10\] " "Destination node custom_clk:sclk\|cnt\[10\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1754306128169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1754306128169 ""}  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754306128169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "custom_clk:sclk\|Equal0  " "Automatically promoted node custom_clk:sclk\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[0\] " "Destination node custom_clk:sclk\|cnt\[0\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[1\] " "Destination node custom_clk:sclk\|cnt\[1\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[2\] " "Destination node custom_clk:sclk\|cnt\[2\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[3\] " "Destination node custom_clk:sclk\|cnt\[3\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[4\] " "Destination node custom_clk:sclk\|cnt\[4\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[5\] " "Destination node custom_clk:sclk\|cnt\[5\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[6\] " "Destination node custom_clk:sclk\|cnt\[6\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[7\] " "Destination node custom_clk:sclk\|cnt\[7\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[8\] " "Destination node custom_clk:sclk\|cnt\[8\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_clk:sclk\|cnt\[9\] " "Destination node custom_clk:sclk\|cnt\[9\]" {  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1754306128169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1754306128169 ""}  } { { "custom_clk.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/custom_clk.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754306128169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_rx_fsm:rx_fsm\|Equal0  " "Automatically promoted node uart_rx_fsm:rx_fsm\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754306128170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx_fsm:rx_fsm\|div_cnt\[7\]~22 " "Destination node uart_rx_fsm:rx_fsm\|div_cnt\[7\]~22" {  } { { "uart_rx_fsm.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_rx_fsm.sv" 56 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754306128170 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1754306128170 ""}  } { { "uart_rx_fsm.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_rx_fsm.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754306128170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754306128170 ""}  } { { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754306128170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1754306128320 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754306128320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754306128320 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754306128321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754306128321 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1754306128322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1754306128322 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1754306128322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1754306128339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1754306128339 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1754306128339 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754306128349 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1754306128351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1754306128711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754306128757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1754306128767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1754306129239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754306129239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1754306129400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1754306129799 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1754306129799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1754306130130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1754306130130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754306130134 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1754306130234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754306130240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754306130350 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754306130350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754306130465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754306130767 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1754306130977 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { rst_n } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1754306130979 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1754306130979 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL 64 " "Pin rx uses I/O standard 3.3-V LVTTL at 64" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { rx } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "uart_top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/uart_top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1754306130979 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1754306130979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/output_files/uart_top.fit.smsg " "Generated suppressed messages file E:/ALTERA/Learn FPGA from 0/Project 4.0 - Test UART FSM/output_files/uart_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1754306131015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5484 " "Peak virtual memory: 5484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754306131267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug  4 14:15:31 2025 " "Processing ended: Mon Aug  4 14:15:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754306131267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754306131267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754306131267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1754306131267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1754306132347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754306132347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug  4 14:15:32 2025 " "Processing started: Mon Aug  4 14:15:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754306132347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1754306132347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_top -c uart_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1754306132347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1754306132541 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1754306132754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1754306132766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754306132882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug  4 14:15:32 2025 " "Processing ended: Mon Aug  4 14:15:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754306132882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754306132882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754306132882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1754306132882 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1754306133521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1754306134002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754306134003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug  4 14:15:33 2025 " "Processing started: Mon Aug  4 14:15:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754306134003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_top -c uart_top " "Command: quartus_sta uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134003 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1754306134082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1754306134198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1754306134198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_top.sdc " "Synopsys Design Constraints File file not found: 'uart_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1754306134358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134358 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754306134359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_rx_fsm:rx_fsm\|div_cnt\[0\] uart_rx_fsm:rx_fsm\|div_cnt\[0\] " "create_clock -period 1.000 -name uart_rx_fsm:rx_fsm\|div_cnt\[0\] uart_rx_fsm:rx_fsm\|div_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754306134359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name custom_clk:sclk\|cnt\[0\] custom_clk:sclk\|cnt\[0\] " "create_clock -period 1.000 -name custom_clk:sclk\|cnt\[0\] custom_clk:sclk\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754306134359 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134361 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1754306134362 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1754306134367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1754306134394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1754306134394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.668 " "Worst-case setup slack is -4.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.668            -209.707 clk  " "   -4.668            -209.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405              -7.907 custom_clk:sclk\|cnt\[0\]  " "   -1.405              -7.907 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -2.262 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -0.842              -2.262 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.696 " "Worst-case hold slack is -0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -1.650 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -0.696              -1.650 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 custom_clk:sclk\|cnt\[0\]  " "    0.454               0.000 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 clk  " "    0.717               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754306134411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754306134414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.785 clk  " "   -3.000             -84.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 custom_clk:sclk\|cnt\[0\]  " "   -1.487             -20.818 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -1.487              -5.948 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1754306134475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1754306134493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1754306134649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1754306134701 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1754306134701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.329 " "Worst-case setup slack is -4.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.329            -195.040 clk  " "   -4.329            -195.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172              -6.004 custom_clk:sclk\|cnt\[0\]  " "   -1.172              -6.004 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -1.708 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -0.706              -1.708 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.685 " "Worst-case hold slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -1.646 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -0.685              -1.646 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 custom_clk:sclk\|cnt\[0\]  " "    0.402               0.000 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 clk  " "    0.648               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754306134734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754306134738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.850 clk  " "   -3.000             -84.850 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.092 custom_clk:sclk\|cnt\[0\]  " "   -1.487             -22.092 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.204 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -1.487              -6.204 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134755 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1754306134811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754306134905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1754306134908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1754306134908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.529 " "Worst-case setup slack is -1.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529             -58.436 clk  " "   -1.529             -58.436 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 custom_clk:sclk\|cnt\[0\]  " "   -0.051              -0.051 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "    0.259               0.000 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -0.042              -0.042 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 custom_clk:sclk\|cnt\[0\]  " "    0.187               0.000 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clk  " "    0.278               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754306134921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754306134930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.745 clk  " "   -3.000             -70.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 custom_clk:sclk\|cnt\[0\]  " "   -1.000             -14.000 custom_clk:sclk\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 uart_rx_fsm:rx_fsm\|div_cnt\[0\]  " "   -1.000              -4.000 uart_rx_fsm:rx_fsm\|div_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754306134934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754306134934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1754306135277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1754306135277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754306135337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug  4 14:15:35 2025 " "Processing ended: Mon Aug  4 14:15:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754306135337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754306135337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754306135337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1754306135337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1754306135998 ""}
