Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 16:47:44 2023
| Host         : CDH-UNIT-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tetris_VGA_Top_timing_summary_routed.rpt -pb Tetris_VGA_Top_timing_summary_routed.pb -rpx Tetris_VGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Tetris_VGA_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    115         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1525)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1525)
---------------------------------------------------
 There are 1525 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.940        0.000                      0                    2        0.307        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.940        0.000                      0                    2        0.307        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.903ns (22.094%)  route 3.184ns (77.906%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.647     5.250    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.456     5.706 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.391     7.097    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.193 r  U1/out[0]_BUFG_inst/O
                         net (fo=201, routed)         1.793     8.986    U1/out_BUFG[0]
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     9.337 r  U1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.337    U1/q_reg[0]_i_1_n_6
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.527    14.950    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y96         FDCE (Setup_fdce_C_D)        0.062    15.276    U1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.827ns (62.647%)  route 0.493ns (37.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.647     5.250    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.456     5.706 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.493     6.199    U1/q_reg_n_0_[0]
    SLICE_X11Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.323 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     6.323    U1/q[0]_i_2_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.570 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.570    U1/q_reg[0]_i_1_n_7
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.527    14.950    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y96         FDCE (Setup_fdce_C_D)        0.062    15.276    U1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  8.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.575     1.494    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.141     1.635 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.156     1.791    U1/q_reg_n_0_[0]
    SLICE_X11Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.836    U1/q[0]_i_2_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.906 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    U1/q_reg[0]_i_1_n_7
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.846     2.011    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.105     1.599    U1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.292ns (65.163%)  route 0.156ns (34.837%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.575     1.494    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDCE (Prop_fdce_C_Q)         0.141     1.635 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.156     1.791    U1/q_reg_n_0_[0]
    SLICE_X11Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.836    U1/q[0]_i_2_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.942 r  U1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    U1/q_reg[0]_i_1_n_6
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.846     2.011    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.105     1.599    U1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y96    U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y96    U1/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    U1/q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1535 Endpoints
Min Delay          1535 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.192ns  (logic 5.633ns (37.076%)  route 9.559ns (62.924%))
  Logic Levels:           6  (LUT3=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1                     0.000     0.000 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.271     4.789    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2][0]
    SLICE_X42Y105        LUT3 (Prop_lut3_I1_O)        0.124     4.913 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.913    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     5.127 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.519     7.647    U2/red[3][2]
    SLICE_X15Y141        LUT5 (Prop_lut5_I4_O)        0.297     7.944 r  U2/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.704    11.647    green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    15.192 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.192    green[1]
    A5                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.955ns  (logic 5.623ns (37.600%)  route 9.332ns (62.400%))
  Logic Levels:           6  (LUT3=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1                     0.000     0.000 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.111     4.629    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6][0]
    SLICE_X62Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.753 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.753    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X62Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     4.967 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.841     7.808    U2/red[3][6]
    SLICE_X15Y141        LUT5 (Prop_lut5_I4_O)        0.297     8.105 r  U2/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.315    11.420    red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    14.955 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.955    red[2]
    C5                                                                r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.889ns  (logic 5.634ns (37.842%)  route 9.255ns (62.158%))
  Logic Levels:           6  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1                     0.000     0.000 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.654     4.172    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_2[0]
    SLICE_X72Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.296 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.296    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X72Y136        MUXF7 (Prop_muxf7_I0_O)      0.212     4.508 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.640     7.148    U2/red[3][4]
    SLICE_X15Y141        LUT5 (Prop_lut5_I4_O)        0.299     7.447 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.896    11.343    green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.889 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.889    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.666ns  (logic 1.976ns (13.473%)  route 12.690ns (86.527%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDCE                         0.000     0.000 r  U2/hcs_reg[5]/C
    SLICE_X4Y137         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/hcs_reg[5]/Q
                         net (fo=17, routed)          1.550     1.969    U2/hc[5]
    SLICE_X8Y137         LUT6 (Prop_lut6_I5_O)        0.299     2.268 r  U2/i___0_carry_i_8/O
                         net (fo=6, routed)           0.948     3.216    U2/i___0_carry_i_8_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.124     3.340 r  U2/i___0_carry_i_1/O
                         net (fo=1, routed)           0.522     3.861    U3/TEST[2]
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.246 r  U3/plusOp_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.246    U3/plusOp_inferred__2/i___0_carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  U3/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.360    U3/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.689 r  U3/plusOp_inferred__2/i___0_carry__1/O[3]
                         net (fo=6, routed)           0.891     5.580    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I2_O)        0.306     5.886 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena/O
                         net (fo=16, routed)          8.780    14.666    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/ENA
    RAMB36_X2Y12         RAMB36E1                                     r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.467ns  (logic 1.976ns (13.659%)  route 12.491ns (86.341%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDCE                         0.000     0.000 r  U2/hcs_reg[5]/C
    SLICE_X4Y137         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/hcs_reg[5]/Q
                         net (fo=17, routed)          1.550     1.969    U2/hc[5]
    SLICE_X8Y137         LUT6 (Prop_lut6_I5_O)        0.299     2.268 r  U2/i___0_carry_i_8/O
                         net (fo=6, routed)           0.948     3.216    U2/i___0_carry_i_8_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.124     3.340 r  U2/i___0_carry_i_1/O
                         net (fo=1, routed)           0.522     3.861    U3/TEST[2]
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.246 r  U3/plusOp_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.246    U3/plusOp_inferred__2/i___0_carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  U3/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.360    U3/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.689 r  U3/plusOp_inferred__2/i___0_carry__1/O[3]
                         net (fo=6, routed)           0.891     5.580    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I2_O)        0.306     5.886 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena/O
                         net (fo=16, routed)          8.580    14.467    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/ENA
    RAMB36_X2Y13         RAMB36E1                                     r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.463ns  (logic 1.976ns (13.662%)  route 12.487ns (86.338%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDCE                         0.000     0.000 r  U2/hcs_reg[5]/C
    SLICE_X4Y137         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/hcs_reg[5]/Q
                         net (fo=17, routed)          1.550     1.969    U2/hc[5]
    SLICE_X8Y137         LUT6 (Prop_lut6_I5_O)        0.299     2.268 r  U2/i___0_carry_i_8/O
                         net (fo=6, routed)           0.948     3.216    U2/i___0_carry_i_8_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.124     3.340 r  U2/i___0_carry_i_1/O
                         net (fo=1, routed)           0.522     3.861    U3/TEST[2]
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.246 r  U3/plusOp_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.246    U3/plusOp_inferred__2/i___0_carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  U3/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.360    U3/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.689 r  U3/plusOp_inferred__2/i___0_carry__1/O[3]
                         net (fo=6, routed)           0.891     5.580    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I2_O)        0.306     5.886 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena/O
                         net (fo=16, routed)          8.577    14.463    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ENA
    RAMB36_X3Y17         RAMB36E1                                     r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.424ns  (logic 5.629ns (39.026%)  route 8.795ns (60.974%))
  Logic Levels:           6  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1                     0.000     0.000 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.455     3.974    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_0[0]
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.124     4.098 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.098    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     4.307 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.678     6.985    U2/red[3][3]
    SLICE_X15Y141        LUT5 (Prop_lut5_I4_O)        0.297     7.282 r  U2/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.596    10.878    green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.424 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.424    green[2]
    B6                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.183ns  (logic 1.976ns (13.932%)  route 12.207ns (86.068%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDCE                         0.000     0.000 r  U2/hcs_reg[5]/C
    SLICE_X4Y137         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U2/hcs_reg[5]/Q
                         net (fo=17, routed)          1.550     1.969    U2/hc[5]
    SLICE_X8Y137         LUT6 (Prop_lut6_I5_O)        0.299     2.268 r  U2/i___0_carry_i_8/O
                         net (fo=6, routed)           0.948     3.216    U2/i___0_carry_i_8_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.124     3.340 r  U2/i___0_carry_i_1/O
                         net (fo=1, routed)           0.522     3.861    U3/TEST[2]
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.246 r  U3/plusOp_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.246    U3/plusOp_inferred__2/i___0_carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  U3/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.360    U3/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.689 r  U3/plusOp_inferred__2/i___0_carry__1/O[3]
                         net (fo=6, routed)           0.891     5.580    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I2_O)        0.306     5.886 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena/O
                         net (fo=16, routed)          8.297    14.183    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ENA
    RAMB36_X3Y16         RAMB36E1                                     r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.182ns  (logic 5.640ns (39.764%)  route 8.543ns (60.236%))
  Logic Levels:           6  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1                     0.000     0.000 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.776     3.294    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X72Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.418    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X72Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     3.630 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.998     6.628    U2/red[3][1]
    SLICE_X15Y140        LUT5 (Prop_lut5_I4_O)        0.299     6.927 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.704    10.631    blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.182 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.182    blue[3]
    D8                                                                r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 5.640ns (39.794%)  route 8.532ns (60.206%))
  Logic Levels:           6  (LUT3=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1                     0.000     0.000 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.835     4.353    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][0]
    SLICE_X62Y129        LUT3 (Prop_lut3_I1_O)        0.124     4.477 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.477    TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     4.691 r  TEST/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.896     6.587    U2/red[3][7]
    SLICE_X15Y138        LUT5 (Prop_lut5_I4_O)        0.297     6.884 r  U2/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.736    10.620    red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.172 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.172    red[3]
    A4                                                                r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vcs_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.480%)  route 0.144ns (50.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=11, routed)          0.144     0.285    U2/vsenable
    SLICE_X11Y136        FDCE                                         r  U2/vcs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vcs_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.480%)  route 0.144ns (50.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=11, routed)          0.144     0.285    U2/vsenable
    SLICE_X11Y136        FDCE                                         r  U2/vcs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vcs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/vcs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y136        FDCE                         0.000     0.000 r  U2/vcs_reg[2]/C
    SLICE_X11Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/vcs_reg[2]/Q
                         net (fo=33, routed)          0.115     0.256    U2/vc[2]
    SLICE_X10Y136        LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  U2/vcs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    U2/p_0_in__0[4]
    SLICE_X10Y136        FDCE                                         r  U2/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/hcs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.299%)  route 0.133ns (41.701%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDCE                         0.000     0.000 r  U2/hcs_reg[0]/C
    SLICE_X4Y137         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/hcs_reg[0]/Q
                         net (fo=20, routed)          0.133     0.274    U2/hc[0]
    SLICE_X5Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.319 r  U2/hcs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    U2/p_0_in[1]
    SLICE_X5Y137         FDCE                                         r  U2/hcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/vcs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDCE                         0.000     0.000 r  U2/vcs_reg[0]/C
    SLICE_X10Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/vcs_reg[0]/Q
                         net (fo=43, routed)          0.129     0.293    U2/vc[0]
    SLICE_X11Y136        LUT4 (Prop_lut4_I2_O)        0.045     0.338 r  U2/vcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    U2/p_0_in__0[2]
    SLICE_X11Y136        FDCE                                         r  U2/vcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/vcs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.212ns (62.235%)  route 0.129ns (37.765%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDCE                         0.000     0.000 r  U2/vcs_reg[0]/C
    SLICE_X10Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/vcs_reg[0]/Q
                         net (fo=43, routed)          0.129     0.293    U2/vc[0]
    SLICE_X11Y136        LUT5 (Prop_lut5_I2_O)        0.048     0.341 r  U2/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    U2/p_0_in__0[3]
    SLICE_X11Y136        FDCE                                         r  U2/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vcs_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/vcs_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.227ns (66.415%)  route 0.115ns (33.585%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDCE                         0.000     0.000 r  U2/vcs_reg[8]/C
    SLICE_X11Y139        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U2/vcs_reg[8]/Q
                         net (fo=19, routed)          0.115     0.243    U2/vc[8]
    SLICE_X11Y139        LUT6 (Prop_lut6_I0_O)        0.099     0.342 r  U2/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.342    U2/p_0_in__0[9]
    SLICE_X11Y139        FDCE                                         r  U2/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vcs_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.842%)  route 0.204ns (59.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=11, routed)          0.204     0.345    U2/vsenable
    SLICE_X10Y136        FDCE                                         r  U2/vcs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vcs_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.842%)  route 0.204ns (59.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=11, routed)          0.204     0.345    U2/vsenable
    SLICE_X10Y136        FDCE                                         r  U2/vcs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vcs_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=11, routed)          0.209     0.350    U2/vsenable
    SLICE_X11Y137        FDCE                                         r  U2/vcs_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.480ns (44.538%)  route 1.843ns (55.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[3]_inst/O
                         net (fo=23, routed)          1.843     3.323    U1/btn[0]
    SLICE_X11Y96         FDCE                                         f  U1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.527     4.950    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.480ns (44.538%)  route 1.843ns (55.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[3]_inst/O
                         net (fo=23, routed)          1.843     3.323    U1/btn[0]
    SLICE_X11Y96         FDCE                                         f  U1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.527     4.950    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.248ns (23.766%)  route 0.795ns (76.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  btn_IBUF[3]_inst/O
                         net (fo=23, routed)          0.795     1.043    U1/btn[0]
    SLICE_X11Y96         FDCE                                         f  U1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.846     2.011    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.248ns (23.766%)  route 0.795ns (76.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  btn_IBUF[3]_inst/O
                         net (fo=23, routed)          0.795     1.043    U1/btn[0]
    SLICE_X11Y96         FDCE                                         f  U1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.846     2.011    U1/mclk
    SLICE_X11Y96         FDCE                                         r  U1/q_reg[1]/C





