
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version G-2012.06-SP2 for RHEL64 -- Aug 31, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
set design johnson_counter
johnson_counter
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
1
analyze -library work -format verilog ../rtl/${design}.v
Running PRESTO HDLC
Compiling source file ../rtl/johnson_counter.v
Presto compilation completed successfully.
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
1
elaborate $design -lib work
Loading db file '/usr/synopsys/Design_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/Design_Compiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine johnson_counter line 18 in file
		'../rtl/johnson_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Count_temp_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'johnson_counter'.
1
current_design 
Current design is 'johnson_counter'.
{johnson_counter}
check_design
1
source ./cons/cons.tcl
Error: Required argument 'object_list' was not found (CMD-007)
Error: Required argument 'object_list' was not found (CMD-007)
1
link

  Linking design 'johnson_counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  johnson_counter             /home/ahesham/Desktop/PnR and synthesis/syn/johnson_counter.db
  NangateOpenCellLibrary_ss0p95vn40c (library)
                              /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

1
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'johnson_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'

  Optimization Complete
  ---------------------
1
report_area > ./report/synth_area.rpt
report_power > ./report/synth_power.rpt
report_cell > ./report/synth_cells.rpt
report_qor  > ./report/synth_qor.rpt
report_resources > ./report/synth_resources.rpt
report_timing -max_paths 20 > ./report/synth_timing.rpt 
write_sdc  output/${design}.sdc 
1
define_name_rules  no_case -case_insensitive
1
change_names -rule no_case -hierarchy
1
change_names -rule verilog -hierarchy
1
set verilogout_no_tri	 true
true
set verilogout_equation  false
false
write -hierarchy -format verilog -output output/${design}.v 
Writing verilog file '/home/ahesham/Desktop/PnR and synthesis/syn/output/johnson_counter.v'.
1
write -f ddc -hierarchy -output output/${design}.ddc   
Writing ddc file 'output/johnson_counter.ddc'.
1
exit

Memory usage for main task 174 Mbytes.
Memory usage for this session 174 Mbytes.
CPU usage for this session 4 seconds ( 0.00 hours ).

Thank you...
