Verilator Tree Dump (format 0x3900) from <e1131> to <e1282>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561b2b50 <e799> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x5555561aa740 <e1132#> {c1ai}  AddMinusALU_32 -> AddMinusALU_32 [scopep=0]
    1:2: VAR 0x5555561b2f10 <e803> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3650 <e814> {c4as} @dt=0x55555619ae40@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b39f0 <e820> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3d90 <e826> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b4130 <e832> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561bef20 <e1141#> {c2al} @dt=0x5555561a8a20@(G/w1)
    1:2:1: VARREF 0x5555561bee00 <e1138#> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [RV] <- VAR 0x5555561b2f10 <e803> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bece0 <e1139#> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [LV] => VAR 0x5555561ba9f0 <e1197#> {c2al} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__sub_add [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561bf220 <e1150#> {c3as} @dt=0x55555619ae40@(G/w32)
    1:2:1: VARREF 0x5555561bf100 <e1147#> {c3as} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561befe0 <e1148#> {c3as} @dt=0x55555619ae40@(G/w32)  a [LV] => VAR 0x5555561bab70 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561bf520 <e1159#> {c4as} @dt=0x55555619ae40@(G/w32)
    1:2:1: VARREF 0x5555561bf400 <e1156#> {c4as} @dt=0x55555619ae40@(G/w32)  b [RV] <- VAR 0x5555561b3650 <e814> {c4as} @dt=0x55555619ae40@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bf2e0 <e1157#> {c4as} @dt=0x55555619ae40@(G/w32)  b [LV] => VAR 0x5555561bacf0 <e716> {c4as} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561bf820 <e1168#> {c5am} @dt=0x5555561a8a20@(G/w1)
    1:2:1: VARREF 0x5555561bf700 <e1165#> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [RV] <- VAR 0x5555561b39f0 <e820> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bf5e0 <e1166#> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [LV] => VAR 0x5555561bae70 <e430> {c5am} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__carry [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561bfb20 <e1177#> {c5at} @dt=0x5555561a8a20@(G/w1)
    1:2:1: VARREF 0x5555561bfa00 <e1174#> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [RV] <- VAR 0x5555561b3d90 <e826> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bf8e0 <e1175#> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [LV] => VAR 0x5555561baff0 <e438> {c5at} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__zero [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561bfe20 <e1186#> {c5az} @dt=0x5555561a8a20@(G/w1)
    1:2:1: VARREF 0x5555561bfd00 <e1183#> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [RV] <- VAR 0x5555561b4130 <e832> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bfbe0 <e1184#> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [LV] => VAR 0x5555561bb170 <e446> {c5az} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__overflow [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561c0120 <e1195#> {c6at} @dt=0x55555619ae40@(G/w32)
    1:2:1: VARREF 0x5555561c0000 <e1192#> {c6at} @dt=0x55555619ae40@(G/w32)  result [RV] <- VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bfee0 <e1193#> {c6at} @dt=0x55555619ae40@(G/w32)  result [LV] => VAR 0x5555561bb2f0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__result [VSTATIC]  PORT
    1:2: VAR 0x5555561ba9f0 <e1197#> {c2al} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__sub_add [VSTATIC]  PORT
    1:2: VAR 0x5555561bab70 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x5555561bacf0 <e716> {c4as} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x5555561bae70 <e430> {c5am} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__carry [VSTATIC]  PORT
    1:2: VAR 0x5555561baff0 <e438> {c5at} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__zero [VSTATIC]  PORT
    1:2: VAR 0x5555561bb170 <e446> {c5az} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__overflow [VSTATIC]  PORT
    1:2: VAR 0x5555561bb2f0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__result [VSTATIC]  PORT
    1:2: VAR 0x5555561bb470 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2: VAR 0x5555561bb5f0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561bb770 <e721> {c11aq} @dt=0x5555561a8a20@(G/w1)
    1:2:1: VARREF 0x5555561bb830 <e468> {c11as} @dt=0x5555561a8a20@(G/w1)  sub_add [RV] <- VAR 0x5555561b2f10 <e803> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bb950 <e720> {c11am} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [LV] => VAR 0x5555561bb470 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561bba70 <e739> {c12av} @dt=0x55555619ae40@(G/w32)
    1:2:1: XOR 0x5555561bbb30 <e737> {c12bi} @dt=0x55555619ae40@(G/w32)
    1:2:1:1: REPLICATE 0x5555561bbbf0 <e732> {c12ba} @dt=0x55555619ae40@(G/w32)
    1:2:1:1:1: VARREF 0x5555561bbcb0 <e722> {c12bc} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [RV] <- VAR 0x5555561bb470 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:1:1:2: CONST 0x5555561bbdd0 <e731> {c12ay} @dt=0x5555561b1af0@(G/sw32)  32'sh20
    1:2:1:2: ADD 0x5555561bbf10 <e736> {c12bl} @dt=0x55555619ae40@(G/w32)
    1:2:1:2:1: VARREF 0x5555561bbfd0 <e733> {c12bj} @dt=0x55555619ae40@(G/w32)  b [RV] <- VAR 0x5555561b3650 <e814> {c4as} @dt=0x55555619ae40@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2:2: EXTEND 0x5555561bc0f0 <e735> {c12bn} @dt=0x55555619ae40@(G/w32)
    1:2:1:2:2:1: VARREF 0x5555561bc1b0 <e734> {c12bn} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [RV] <- VAR 0x5555561bb470 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  AddMinusALU_32__DOT__Cin [VSTATIC]  WIRE
    1:2:2: VARREF 0x5555561bc2d0 <e738> {c12am} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [LV] => VAR 0x5555561bb5f0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561bc3f0 <e899> {c13bb} @dt=0x5555561a8a20@(G/w1)
    1:2:1: SEL 0x5555561bc4b0 <e891> {c13as} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1: ADD 0x5555561bc580 <e861> {c13bf} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:1: EXTEND 0x5555561bc640 <e520> {c13bd} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:1:1: VARREF 0x5555561bc700 <e518> {c13bd} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1:2: EXTEND 0x5555561bc820 <e526> {c13bh} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:2:1: VARREF 0x5555561bc8e0 <e740> {c13bh} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bb5f0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:1:2: CONST 0x5555561bca00 <e862> {c13as} @dt=0x55555619ae40@(G/w32)  32'h20
    1:2:1:3: CONST 0x5555561bcb40 <e863> {c13as} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:2: VARREF 0x5555561bcc80 <e892> {c13an} @dt=0x5555561a8a20@(G/w1)  carry [LV] => VAR 0x5555561b39f0 <e820> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561bcda0 <e898> {c13bb} @dt=0x55555619ae40@(G/w32)
    1:2:1: ADD 0x5555561bce60 <e954> {c13bf} @dt=0x55555619ae40@(G/w32)
    1:2:1:1: VARREF 0x5555561bcf20 <e961> {c13bd} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2: VARREF 0x5555561bd040 <e969> {c13bh} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bb5f0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:2: VARREF 0x5555561bd160 <e896> {c13at} @dt=0x55555619ae40@(G/w32)  result [LV] => VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561bd280 <e528> {c14av} @dt=0x5555561a8a20@(G/w1)
    1:2:1: AND 0x5555561bd340 <e982> {c14bv} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1: EQ 0x5555561bd400 <e978> {c14be} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1:1: SEL 0x5555561bd4c0 <e752> {c14az} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5555561bd590 <e539> {c14ay} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555561bd6b0 <e562> {c14ba} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5555561bd7f0 <e751> {c14az} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:1:1:2: SEL 0x5555561bd930 <e764> {c14bp} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5555561bda00 <e753> {c14bh} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [RV] <- VAR 0x5555561bb5f0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  AddMinusALU_32__DOT__t_no_Cin [VSTATIC]  WIRE
    1:2:1:1:2:2: CONST 0x5555561bdb20 <e604> {c14bq} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:1:2:3: CONST 0x5555561bdc60 <e763> {c14bp} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:1:2: NEQ 0x5555561bdda0 <e979> {c14cl} @dt=0x5555561a8a20@(G/w1)
    1:2:1:2:1: SEL 0x5555561bde60 <e776> {c14cg} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:2:1:1: VARREF 0x5555561bdf30 <e765> {c14bz} @dt=0x55555619ae40@(G/w32)  result [RV] <- VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1:2:1:2: CONST 0x5555561be050 <e654> {c14ch} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:2:1:3: CONST 0x5555561be190 <e775> {c14cg} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:1:2:2: SEL 0x5555561be2d0 <e787> {c14cp} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:2:2:1: VARREF 0x5555561be3a0 <e670> {c14co} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:2:2:2: CONST 0x5555561be4c0 <e696> {c14cq} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:2:2:3: CONST 0x5555561be600 <e786> {c14cp} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:2: VARREF 0x5555561be740 <e527> {c14am} @dt=0x5555561a8a20@(G/w1)  overflow [LV] => VAR 0x5555561b4130 <e832> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561be860 <e706> {c15ar} @dt=0x5555561a8a20@(G/w1)
    1:2:1: NOT 0x5555561be920 <e271> {c15at} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1: REDOR 0x5555561be9e0 <e269> {c15av} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1:1: VARREF 0x5555561beaa0 <e788> {c15ax} @dt=0x55555619ae40@(G/w32)  result [RV] <- VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561bebc0 <e705> {c15am} @dt=0x5555561a8a20@(G/w1)  zero [LV] => VAR 0x5555561b3d90 <e826> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x5555561b91f0 <e996> {c13as} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b91f0 <e996> {c13as} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b80f0 <e1020> {c14az} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5555561acd10 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55555619ae40 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b1af0 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561ac5f0 <e500> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x55555619a600 <e27> {c3am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619a9a0 <e32> {c3ap} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a65a0 <e165> {c12ay} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a69e0 <e173> {c12ba} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a170 <e400> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555619ae40 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619be40 <e421> {c4al} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2fc0 <e424> {c5am} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a32c0 <e432> {c5at} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a35c0 <e440> {c5az} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a4280 <e453> {c6am} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a4a70 <e456> {c7ak} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a5680 <e464> {c8ak} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561abf80 <e474> {c12ba} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561ac5f0 <e500> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x5555561acb50 <e536> {c14az} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561acc30 <e544> {c14az} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561acd10 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561acf30 <e558> {c14ba} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561b1af0 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b91f0 <e996> {c13as} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561b80f0 <e1020> {c14az} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
