;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @0, @2
	ADD @0, @2
	ADD 10, 9
	ADD 5, -1
	CMP @121, 103
	SLT 105, 3
	SLT 105, 3
	SUB <0, <800
	SUB <0, <800
	SUB 12, @10
	SUB 501, <100
	ADD 10, 9
	ADD @0, @2
	DJN -1, @-20
	SUB -7, <-420
	SUB -7, <-420
	SUB -7, <-20
	SUB -7, <-420
	SPL <-127, 100
	SUB #72, @200
	SPL 0, <-1
	SLT 130, 9
	SUB @121, 103
	SUB #72, @200
	SUB @127, 100
	SUB @127, 100
	SUB 100, 600
	SUB @127, 100
	SPL 130, 9
	CMP @127, 100
	SUB 0, -0
	SPL 130, 9
	SLT 0, @42
	SUB 0, -0
	MOV -1, -20
	ADD 270, 1
	SUB @127, 100
	SUB @127, 100
	ADD 270, 1
	SUB -7, <-20
	SPL 0, #2
	CMP -7, <-420
	ADD 270, 1
	SUB @127, 100
	SUB @127, 100
	ADD 270, 0
	MOV -7, <-20
