// Seed: 2897434650
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3
);
  assign id_1 = 1;
  assign id_1.id_3 = id_3;
  assign id_1 = 1;
  logic id_5;
  assign module_1._id_14 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd87
) (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5
    , id_19,
    input tri id_6,
    input tri1 id_7,
    output wand id_8,
    output wand id_9,
    output uwire id_10
    , id_20,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    input tri1 _id_14,
    output wand id_15,
    input wire id_16,
    output uwire id_17
);
  wire id_21[id_14 : ""];
  assign id_1 = 1;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_6,
      id_4
  );
endmodule
