# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2 {C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:04 on Dec 14,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2" C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 16:41:05 on Dec 14,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2 {C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:05 on Dec 14,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2" C:/git/alteralabs/ptsuits/lab2/semafor_lab2/semafor.v 
# -- Compiling module semafor
# 
# Top level modules:
# 	semafor
# End time: 16:41:05 on Dec 14,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2 {C:/git/alteralabs/ptsuits/lab2/semafor_lab2/periodrom.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:05 on Dec 14,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2" C:/git/alteralabs/ptsuits/lab2/semafor_lab2/periodrom.v 
# -- Compiling module periodrom
# 
# Top level modules:
# 	periodrom
# End time: 16:41:05 on Dec 14,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2 {C:/git/alteralabs/ptsuits/lab2/semafor_lab2/lab2.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:05 on Dec 14,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2" C:/git/alteralabs/ptsuits/lab2/semafor_lab2/lab2.v 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 16:41:05 on Dec 14,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2 {C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart_tb.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:05 on Dec 14,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/alteralabs/ptsuits/lab2/semafor_lab2" C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart_tb.v 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 16:41:05 on Dec 14,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_tb
# vsim -gui "+altera" -l msim_transcript -do "semafor_run_msim_rtl_verilog.do" 
# Start time: 16:41:05 on Dec 14,2015
# Loading work.uart_tb
# Loading work.uart
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Администратор  Hostname: ADMIN-0MRH32G8P  ProcessID: 1544
# 
#           Attempting to use alternate WLF file "./wlft3f07sm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3f07sm
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart_tb.v(59)
#    Time: 17120 ns  Iteration: 0  Instance: /uart_tb
# Break in Module uart_tb at C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart_tb.v line 59
# Simulation Breakpoint: Break in Module uart_tb at C:/git/alteralabs/ptsuits/lab2/semafor_lab2/uart_tb.v line 59
# MACRO ./semafor_run_msim_rtl_verilog.do PAUSED at line 20
# End time: 16:41:45 on Dec 14,2015, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
