Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 10:28:57 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             144 |           43 |
| Yes          | No                    | No                     |             276 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             326 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|  led_enable_reg_i_2_n_1           |                                  |                                      |                1 |              1 |         1.00 |
|  seq_timer_enable_reg_i_2_n_1     |                                  |                                      |                1 |              1 |         1.00 |
|  rand_reset_reg_i_2_n_1           |                                  |                                      |                1 |              1 |         1.00 |
|  seq_count_enable_reg_i_2_n_1     |                                  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    | LCDstringer/lcd1/lcd_enable1_out |                                      |                1 |              1 |         1.00 |
|  seq_ct/c_state_reg[2]_0          |                                  |                                      |                1 |              1 |         1.00 |
|  deb_s0/bt_deb_reg_3              |                                  |                                      |                1 |              1 |         1.00 |
|  deb_s0/seq_timer_reset__0        |                                  |                                      |                1 |              1 |         1.00 |
|  simon_rand/u1/c_state_reg[3]     |                                  |                                      |                1 |              1 |         1.00 |
|  non_seq_b_reg_i_1_n_1            |                                  |                                      |                1 |              1 |         1.00 |
|  randomize_reg_i_2_n_1            |                                  |                                      |                1 |              1 |         1.00 |
|  stored_color_reg[1]_i_1_n_1      |                                  |                                      |                1 |              2 |         2.00 |
|  seq_ct/E[0]                      |                                  |                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                    |                                  | btnC_IBUF                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                    | LCDstringer/lcd1/state_reg[3]    |                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | LCDstringer/lcd1/state_reg[0]    |                                      |                2 |              4 |         2.00 |
|  player_score_reg[5]_i_2_n_1      |                                  |                                      |                2 |              6 |         3.00 |
|  new_round_counter_reg[5]_i_2_n_1 |                                  |                                      |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                    | LCDstringer/address[7]_i_1_n_1   |                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                    | seq_ct/count[7]_i_2_n_1          | seq_ct/count[7]_i_1_n_1              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                    | LCDstringer/lcd1/lcd_regsel0     |                                      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                    | nolabel_line37/p_0_in            |                                      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                    |                                  | nolabel_line37/p_0_in                |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                    | LCDstringer/lcd1/p_0_in          |                                      |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG                    |                                  | simon_color_ctrl/timer[0]_i_1__0_n_1 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG                    |                                  | deb_s1/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                    |                                  | deb_s2/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                    |                                  | deb_s3/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                    |                                  | st_pulse/bt_samp                     |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                    |                                  | deb_s0/bt_samp                       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                    | seq_timer_enable                 | seq_t/counter                        |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                    |                                  |                                      |               20 |             43 |         2.15 |
|  n_0_883_BUFG                     |                                  |                                      |               35 |            101 |         2.89 |
|  clk_IBUF_BUFG                    | LCDstringer/line1[126]_i_1_n_1   |                                      |               20 |            111 |         5.55 |
|  clk_IBUF_BUFG                    | LCDstringer/line2[126]_i_1_n_1   |                                      |               18 |            112 |         6.22 |
|  clk_IBUF_BUFG                    | simon_rand/u1/E[0]               | rand_reset                           |               33 |            144 |         4.36 |
|  clk_IBUF_BUFG                    | simon_rand/u10/E[0]              | rand_reset                           |               29 |            144 |         4.97 |
+-----------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+


