
*** Running ngdbuild
    with args -intstyle ise -p xc7z020clg484-1 -dd _ngo -uc "module_1_stub.ucf" "module_1_stub.edf"


Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -p xc7z020clg484-1 -dd _ngo -uc module_1_stub.ucf
module_1_stub.edf

Executing edif2ngd -quiet "module_1_stub.edf" "_ngo\module_1_stub.ngo"
Release 14.5 - edif2ngd P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.r
uns/impl_1/_ngo/module_1_stub.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "module_1_stub.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source =   FFS  PADS  CPUS;>
   [module_1_stub.ucf(594)]: CPUS "*" does not match any design objects.

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "module_1_stub.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "module_1_stub.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w "module_1_stub.ngd"

Using target part "7z020clg484-1".
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal FCLK[0] connected to top level port FCLK(0) has been
   removed.
WARNING:MapLib:701 - Signal FCLK[1] connected to top level port FCLK(1) has been
   removed.
Running directed packing...
WARNING:Pack:2949 - The I/O component ADC_Data0[1] uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ADC_Data0[0] uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ADC_Data1[1] uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ADC_Data1[0] uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component DCLK[0] uses an DQS_BIAS attribute with
   I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component DCLK[1] uses an DQS_BIAS attribute with
   I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:cffd5d6a) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:cffd5d6a) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cffd5d6a) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

...........................


There are 6 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   0 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   0 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y2>
  key resource utilizations (used/available): edge-bufios - 1/4; bufrs - 0/0; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  90  |  0  |  0 |   50   |   50   | 20800 |  6800 | 14000 |  40  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  90  |  0  |  0 |   50   |   50   | 20800 |  6800 | 14000 |  40  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 6  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 2 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "clk_Div" driven by "BUFR_X1Y8"
INST "SelIO/clkout_buf_inst" LOC = "BUFR_X1Y8" ;
NET "clk_Div" TNM_NET = "TN_clk_Div" ;
TIMEGRP "TN_clk_Div" AREA_GROUP = "CLKAG_clk_Div" ;
AREA_GROUP "CLKAG_clk_Div" RANGE = CLOCKREGION_X1Y2;


# IO-Clock "SelIO/clk_in_int_buf" driven by "BUFIO_X1Y9"
INST "SelIO/bufio_inst" LOC = "BUFIO_X1Y9" ;
NET "SelIO/clk_in_int_buf" TNM_NET = "TN_SelIO/clk_in_int_buf" ;
TIMEGRP "TN_SelIO/clk_in_int_buf" AREA_GROUP = "CLKAG_SelIO/clk_in_int_buf" ;
AREA_GROUP "CLKAG_SelIO/clk_in_int_buf" RANGE = CLOCKREGION_X1Y2;


Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:35dbe5d3) REAL time: 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:35dbe5d3) REAL time: 22 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:35dbe5d3) REAL time: 22 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:35dbe5d3) REAL time: 22 secs 

Phase 8.8  Global Placement
............
............................
..................................................................................................................................
...................................................................................................................
Phase 8.8  Global Placement (Checksum:ce788577) REAL time: 39 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:ce788577) REAL time: 39 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:9ea8b0d0) REAL time: 41 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:9ea8b0d0) REAL time: 41 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:9ea8b0d0) REAL time: 41 secs 

Total REAL time to Placer completion: 41 secs 
Total CPU  time to Placer completion: 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                   479 out of 106,400    1%
    Number used as Flip Flops:                 446
    Number used as Latches:                     33
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        669 out of  53,200    1%
    Number used as logic:                      616 out of  53,200    1%
      Number using O6 output only:             457
      Number using O5 output only:              90
      Number using O5 and O6:                   69
      Number used as ROM:                        0
    Number used as Memory:                      50 out of  17,400    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            50
        Number using O6 output only:            34
        Number using O5 output only:             0
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:      3
      Number with same-slice register load:      0
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   218 out of  13,300    1%
  Number of LUT Flip Flop pairs used:          712
    Number with an unused Flip Flop:           258 out of     712   36%
    Number with an unused LUT:                  43 out of     712    6%
    Number of fully used LUT-FF pairs:         411 out of     712   57%
    Number of unique control sets:              24
    Number of slice register sites lost
      to control set restrictions:             103 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        16 out of     200    8%
    Number of LOCed IOBs:                       16 out of      16  100%
  Number of bonded IOPAD:                      130 out of     130  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0%
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1%
    Number using RAMB18E1 only:                  0
    Number using FIFO18E1 only:                  1
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     200    1%
    Number used as ILOGICE2s:                    0
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   2
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               1 out of      16    6%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.90

Peak Memory Usage:  823 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "module_1_stub.mrp" for details.

*** Running par
    with args -intstyle pa "module_1_stub.ncd" -w "module_1_stub_routed.ncd"




Constraints file: module_1_stub.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
   "module_1_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.06 2013-03-26".



Device Utilization Summary:

   Number of BUFGs                           3 out of 32      9%
   Number of BUFIOs                          1 out of 16      6%
   Number of BUFRs                           1 out of 16      6%
   Number of FIFO18E1s                       1 out of 140     1%
   Number of External IOBs                   1 out of 200     1%
      Number of LOCed IOBs                   1 out of 1     100%

   Number of External IOB33s                15 out of 200     7%
      Number of LOCed IOB33s                15 out of 15    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of ISERDESE2s                      2 out of 200     1%
   Number of PS7s                            1 out of 1     100%
   Number of Slices                        218 out of 13300   1%
   Number of Slice Registers               479 out of 106400  1%
      Number used as Flip Flops            446
      Number used as Latches                33
      Number used as LatchThrus              0

   Number of Slice LUTS                    669 out of 53200   1%
   Number of Slice LUT-Flip Flop pairs     705 out of 53200   1%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

Starting Router


Phase  1  : 5131 unrouted;      REAL time: 11 secs 

Phase  2  : 2725 unrouted;      REAL time: 12 secs 

Phase  3  : 843 unrouted;      REAL time: 12 secs 

Phase  4  : 843 unrouted; (Setup:0, Hold:4367, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: module_1_stub_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:3157, Component Switching Limit:0)     REAL time: 16 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:3157, Component Switching Limit:0)     REAL time: 16 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:3157, Component Switching Limit:0)     REAL time: 16 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:3157, Component Switching Limit:0)     REAL time: 16 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 
Total REAL time to Router completion: 16 secs 
Total CPU time to Router completion: 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|sprocessing_system7_ |              |      |      |            |             |
|     0_FCLK_CLK0_pin |BUFGCTRL_X0Y31| No   |  136 |  0.277     |  1.913      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_Div |  Regional Clk| No   |    4 |  0.120     |  0.933      |
+---------------------+--------------+------+------+------------+-------------+
|BitSlipCtrl1/currSta |              |      |      |            |             |
|           te_0_BUFG | BUFGCTRL_X0Y0| No   |    9 |  0.007     |  1.979      |
+---------------------+--------------+------+------+------------+-------------+
|SelIO/clk_in_int_buf |              |      |      |            |             |
|                     |        IO Clk| No   |    4 |  0.001     |  0.341      |
+---------------------+--------------+------+------+------------+-------------+
| sfifoControlPins[1] |         Local|      |    2 |  0.092     |  2.125      |
+---------------------+--------------+------+------+------------+-------------+
|BitSlipCtrl1/Mram__n |              |      |      |            |             |
|               01626 |         Local|      |    1 |  0.000     |  0.604      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |    13.167ns|     6.833ns|       0|           0
  0" 50 MHz HIGH 50%                        | HOLD        |     0.020ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | N/A         |         N/A|         N/A|     N/A|         N/A
  1" 5 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 17 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  671 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file module_1_stub_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "module_1_stub.twr" -v 30 -l 30 "module_1_stub_routed.ncd" "module_1_stub.pcf"

Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
   "module_1_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed
-1

Analysis completed Thu Oct 17 16:31:16 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 11 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "module_1_stub_routed.ncd" "module_1_stub_routed.xdl"

Release 14.5 - xdl P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
   "module_1_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Successfully converted design 'module_1_stub_routed.ncd' to 'module_1_stub_routed.xdl'.

*** Running bitgen
    with args "module_1_stub_routed.ncd" "module_1_stub.bit" "module_1_stub.pcf" -w -intstyle pa

WARNING:PhysDesignRules:372 - Gated clock. Clock net BitSlipCtrl1/Mram__n01626
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
