# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:36 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs_valid \
 index[0] index[1] index_valid

.latch       n126 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n131 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n136 control.tehb.dataReg[0]  0
.latch       n141 control.tehb.dataReg[1]  0
.latch       n146 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n79
01 1
.names control.tehb.control.fullReg new_n79 ins_ready[1]
01 1
.names ins_valid[0] new_n79 new_n81
00 1
.names ins_valid[2] new_n81 new_n82
11 1
.names control.tehb.control.fullReg new_n82 ins_ready[2]
01 1
.names ins_valid[3] new_n81 new_n84
11 1
.names new_n82 new_n84 new_n85
01 1
.names control.tehb.control.fullReg new_n85 ins_ready[3]
01 1
.names new_n82 new_n85 new_n87
00 1
.names new_n81 new_n87 new_n88
11 1
.names ins_valid[4] new_n88 new_n89
11 1
.names control.tehb.control.fullReg new_n89 ins_ready[4]
01 1
.names new_n88 new_n89 new_n91
10 1
.names ins_valid[5] new_n91 new_n92
11 1
.names control.tehb.control.fullReg new_n92 ins_ready[5]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n94
11 1
.names control.tehb.control.fullReg new_n87 new_n95
00 1
.names new_n94 new_n95 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n97
11 1
.names new_n79 new_n85 new_n98
00 1
.names new_n89 new_n98 new_n99
00 1
.names new_n92 new_n99 new_n100
00 1
.names control.tehb.control.fullReg new_n100 new_n101
00 1
.names new_n97 new_n101 index[0]
00 0
.names ins[0] index[0] new_n103
10 1
.names ins[6] index[0] new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names index[1] new_n105 new_n106
00 1
.names index[1] index[0] new_n107
10 1
.names ins[12] new_n107 new_n108
11 1
.names index[1] index[0] new_n109
11 1
.names ins[18] new_n109 new_n110
11 1
.names new_n108 new_n110 new_n111
00 1
.names new_n106 new_n111 outs[0]
01 0
.names ins[1] index[0] new_n113
10 1
.names ins[7] index[0] new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names index[1] new_n115 new_n116
00 1
.names ins[13] new_n107 new_n117
11 1
.names ins[19] new_n109 new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names new_n116 new_n119 outs[1]
01 0
.names ins[2] index[1] new_n121
00 1
.names ins[14] index[1] new_n122
01 1
.names new_n121 new_n122 new_n123
00 1
.names index[0] new_n123 new_n124
00 1
.names index[1] index[0] new_n125
01 1
.names new_n107 new_n125 new_n126_1
00 1
.names ins[20] new_n126_1 new_n127
01 1
.names ins[24] new_n126_1 new_n128
00 1
.names new_n127 new_n128 new_n129
00 1
.names index[1] new_n129 new_n130
10 1
.names ins[8] index[1] new_n131_1
00 1
.names new_n130 new_n131_1 new_n132
00 1
.names index[0] new_n132 new_n133
10 1
.names new_n124 new_n133 outs[2]
00 1
.names ins[3] index[1] new_n135
00 1
.names ins[15] index[1] new_n136_1
01 1
.names new_n135 new_n136_1 new_n137
00 1
.names index[0] new_n137 new_n138
00 1
.names ins[21] new_n126_1 new_n139
01 1
.names ins[25] new_n126_1 new_n140
00 1
.names new_n139 new_n140 new_n141_1
00 1
.names index[1] new_n141_1 new_n142
10 1
.names ins[9] index[1] new_n143
00 1
.names new_n142 new_n143 new_n144
00 1
.names index[0] new_n144 new_n145
10 1
.names new_n138 new_n145 outs[3]
00 1
.names ins[4] index[0] new_n147
10 1
.names ins[10] index[0] new_n148
11 1
.names new_n147 new_n148 new_n149
00 1
.names index[1] new_n149 new_n150
00 1
.names ins[22] new_n109 new_n151
11 1
.names ins[16] new_n107 new_n152
11 1
.names new_n151 new_n152 new_n153
00 1
.names new_n150 new_n153 outs[4]
01 0
.names ins[5] index[0] new_n155
10 1
.names ins[11] index[0] new_n156
11 1
.names new_n155 new_n156 new_n157
00 1
.names index[1] new_n157 new_n158
00 1
.names ins[23] new_n109 new_n159
11 1
.names ins[17] new_n107 new_n160
11 1
.names new_n159 new_n160 new_n161
00 1
.names new_n158 new_n161 outs[5]
01 0
.names new_n91 new_n92 new_n163
10 1
.names control.tehb.control.fullReg new_n163 new_n164
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n164 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n164 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n167
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n168
01 1
.names new_n167 new_n168 new_n169
00 1
.names rst new_n169 new_n170
00 1
.names new_n164 new_n170 n146
01 1
.names new_n167 n146 n126
01 0
.names new_n168 n146 n131
01 0
.names control.tehb.control.fullReg new_n169 new_n174
00 1
.names new_n163 new_n174 new_n175
01 1
.names control.tehb.dataReg[0] new_n175 new_n176
10 1
.names new_n100 new_n175 new_n177
01 1
.names new_n176 new_n177 new_n178
00 1
.names rst new_n178 n136
00 1
.names control.tehb.dataReg[1] new_n175 new_n180
10 1
.names new_n87 new_n175 new_n181
01 1
.names new_n180 new_n181 new_n182
00 1
.names rst new_n182 n141
00 1
.end
