{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729361717836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729361717836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 15:15:17 2024 " "Processing started: Sat Oct 19 15:15:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729361717836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729361717836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729361717837 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729361718080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-main " "Found design unit 1: bcd-main" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718475 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaAnd-main " "Found design unit 1: PortaAnd-main" {  } { { "PortaAnd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaAnd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718477 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaAnd " "Found entity 1: PortaAnd" {  } { { "PortaAnd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaAnd.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr2-main " "Found design unit 1: PortaOr2-main" {  } { { "PortaOr2.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718478 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr2 " "Found entity 1: PortaOr2" {  } { { "PortaOr2.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaor3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr3-main " "Found design unit 1: PortaOr3-main" {  } { { "PortaOr3.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr3.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718480 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr3 " "Found entity 1: PortaOr3" {  } { { "PortaOr3.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr3.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr4-main " "Found design unit 1: PortaOr4-main" {  } { { "PortaOr4.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr4.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718482 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr4 " "Found entity 1: PortaOr4" {  } { { "PortaOr4.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaor6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr6-main " "Found design unit 1: PortaOr6-main" {  } { { "PortaOr6.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr6.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718484 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr6 " "Found entity 1: PortaOr6" {  } { { "PortaOr6.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaor7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr7-main " "Found design unit 1: PortaOr7-main" {  } { { "PortaOr7.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr7.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718485 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr7 " "Found entity 1: PortaOr7" {  } { { "PortaOr7.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr7.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729361718485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729361718485 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "g bcd.vhd(149) " "VHDL error at bcd.vhd(149): formal port or parameter \"g\" must have actual or default value" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 149 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1729361718488 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "g bcd.vhd(108) " "HDL error at bcd.vhd(108): see declaration for object \"g\"" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 108 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i bcd.vhd(149) " "VHDL error at bcd.vhd(149): formal port or parameter \"i\" must have actual or default value" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 149 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i bcd.vhd(108) " "HDL error at bcd.vhd(108): see declaration for object \"i\"" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 108 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "j bcd.vhd(149) " "VHDL error at bcd.vhd(149): formal port or parameter \"j\" must have actual or default value" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 149 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "j bcd.vhd(108) " "HDL error at bcd.vhd(108): see declaration for object \"j\"" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 108 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "k bcd.vhd(149) " "VHDL error at bcd.vhd(149): formal port or parameter \"k\" must have actual or default value" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 149 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "k bcd.vhd(108) " "HDL error at bcd.vhd(108): see declaration for object \"k\"" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 108 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "l bcd.vhd(149) " "VHDL error at bcd.vhd(149): formal port or parameter \"l\" must have actual or default value" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 149 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "l bcd.vhd(108) " "HDL error at bcd.vhd(108): see declaration for object \"l\"" {  } { { "bcd.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd" 108 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729361718489 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729361718580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 19 15:15:18 2024 " "Processing ended: Sat Oct 19 15:15:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729361718580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729361718580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729361718580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729361718580 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729361719149 ""}
