<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jun 11 15:50:16 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            2020 items scored, 1534 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.961ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:                   9.315ns  (32.9% logic, 67.1% route), 8 logic levels.

 Constraint Details:

      9.315ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_209 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 6.961ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_209

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         2   e 1.002                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.448              C to Z              i3_4_lut_adj_23
Route         4   e 1.120                                  n2876
LUT4        ---     0.448              B to Z              i1_2_lut_adj_22
Route         2   e 0.954                                  n2891
LUT4        ---     0.448              B to Z              i1_4_lut_adj_16
Route         1   e 0.788                                  n2893
MUXL5       ---     0.212             SD to Z              mux_483_i1
Route         1   e 0.788                                  n1347
LUT4        ---     0.448              C to Z              n17_bdd_2_lut_2104_3_lut
Route         1   e 0.788                                  n3039
LUT4        ---     0.448              D to Z              n3039_bdd_3_lut_4_lut
Route         1   e 0.020                                  n3040
MUXL5       ---     0.212           ALUT to Z              i2093
Route         1   e 0.788                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    9.315  (32.9% logic, 67.1% route), 8 logic levels.


Error:  The following path violates requirements by 6.961ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:                   9.315ns  (32.9% logic, 67.1% route), 8 logic levels.

 Constraint Details:

      9.315ns data_path jtag_ctrl_tap_instruction_i5 to jtag_ctrl_tap_tdoUnbufferd_regNext_209 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 6.961ns

 Path Details: jtag_ctrl_tap_instruction_i5 to jtag_ctrl_tap_tdoUnbufferd_regNext_209

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              jtag_ctrl_tap_instruction_i5 (from jtag_io_jtag_tck_c)
Route         2   e 1.002                                  jtag_ctrl_tap_instruction[5]
LUT4        ---     0.448              D to Z              i3_4_lut_adj_23
Route         4   e 1.120                                  n2876
LUT4        ---     0.448              B to Z              i1_2_lut_adj_22
Route         2   e 0.954                                  n2891
LUT4        ---     0.448              B to Z              i1_4_lut_adj_16
Route         1   e 0.788                                  n2893
MUXL5       ---     0.212             SD to Z              mux_483_i1
Route         1   e 0.788                                  n1347
LUT4        ---     0.448              C to Z              n17_bdd_2_lut_2104_3_lut
Route         1   e 0.788                                  n3039
LUT4        ---     0.448              D to Z              n3039_bdd_3_lut_4_lut
Route         1   e 0.020                                  n3040
MUXL5       ---     0.212           ALUT to Z              i2093
Route         1   e 0.788                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    9.315  (32.9% logic, 67.1% route), 8 logic levels.


Error:  The following path violates requirements by 6.961ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_209  (to jtag_io_jtag_tck_c -)

   Delay:                   9.315ns  (32.9% logic, 67.1% route), 8 logic levels.

 Constraint Details:

      9.315ns data_path jtag_ctrl_tap_instruction_i6 to jtag_ctrl_tap_tdoUnbufferd_regNext_209 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 6.961ns

 Path Details: jtag_ctrl_tap_instruction_i6 to jtag_ctrl_tap_tdoUnbufferd_regNext_209

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              jtag_ctrl_tap_instruction_i6 (from jtag_io_jtag_tck_c)
Route         2   e 1.002                                  jtag_ctrl_tap_instruction[6]
LUT4        ---     0.448              B to Z              i3_4_lut_adj_23
Route         4   e 1.120                                  n2876
LUT4        ---     0.448              B to Z              i1_2_lut_adj_22
Route         2   e 0.954                                  n2891
LUT4        ---     0.448              B to Z              i1_4_lut_adj_16
Route         1   e 0.788                                  n2893
MUXL5       ---     0.212             SD to Z              mux_483_i1
Route         1   e 0.788                                  n1347
LUT4        ---     0.448              C to Z              n17_bdd_2_lut_2104_3_lut
Route         1   e 0.788                                  n3039
LUT4        ---     0.448              D to Z              n3039_bdd_3_lut_4_lut
Route         1   e 0.020                                  n3040
MUXL5       ---     0.212           ALUT to Z              i2093
Route         1   e 0.788                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    9.315  (32.9% logic, 67.1% route), 8 logic levels.

Warning: 9.461 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    18.922 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
jtag_io_jtag_tck_c_enable_96            |      33|     497|     32.40%
                                        |        |        |
n3087                                   |       4|     469|     30.57%
                                        |        |        |
n2876                                   |       4|     436|     28.42%
                                        |        |        |
n1706                                   |      19|     247|     16.10%
                                        |        |        |
jtag_ctrl_tap_fsm_state[1]              |      23|     242|     15.78%
                                        |        |        |
jtag_ctrl_tap_fsm_state[2]              |      31|     230|     14.99%
                                        |        |        |
jtag_ctrl_tap_fsm_state[3]              |      24|     223|     14.54%
                                        |        |        |
n1651                                   |       5|     216|     14.08%
                                        |        |        |
n3089                                   |       3|     192|     12.52%
                                        |        |        |
jtag_ctrl_chainArea_ctrl_capture        |      45|     180|     11.73%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1534  Score: 2376894

Constraints cover  2020 paths, 243 nets, and 808 connections (91.1% coverage)


Peak memory: 204255232 bytes, TRCE: 1613824 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
