#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 20 19:15:30 2024
# Process ID: 8080
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27668 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
update_compile_order -fileset sources_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property part xc7z020clg400-2 [current_project]
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_dds_compiler_0_1 top_c_addsub_0_0 top_util_vector_logic_0_0 top_mult_gen_0_2 top_clk_wiz_0_0 top_dds_compiler_0_0 top_mult_gen_0_0 top_xlconstant_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {top_dds_compiler_0_1 top_c_addsub_0_0 top_util_vector_logic_0_0 top_mult_gen_0_2 top_clk_wiz_0_0 top_dds_compiler_0_0 top_mult_gen_0_0 top_xlconstant_0_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  {top_alphaScramble_0_0 top_Con_Interleaver_0_0 top_PolarityShift_1_0 top_dec2bin_0_0 top_sigSource_0_0 top_PolarityShift_0_0 top_Con_Encoder_0_0 top_RS_0_0}]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets clk_0_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
set_property location {2 399 478} [get_bd_cells util_vector_logic_0]
set_property location {3 614 497} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins clk_wiz_0/clk_in1]
set_property location {2 351 585} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKOUT1_JITTER {461.964} \
  CONFIG.CLKOUT1_PHASE_ERROR {244.708} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} \
  CONFIG.CLKOUT2_JITTER {185.552} \
  CONFIG.CLKOUT2_PHASE_ERROR {244.708} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {18.125} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {120.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_DIVCLK_DIVIDE {3} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIM_IN_FREQ {100} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sigSource_0/clk]
connect_bd_net [get_bd_pins alphaScramble_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins RS_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins Con_Interleaver_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {631.442} \
  CONFIG.CLKOUT1_PHASE_ERROR {346.848} \
  CONFIG.CLKOUT2_JITTER {292.272} \
  CONFIG.CLKOUT2_PHASE_ERROR {346.848} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400} \
  CONFIG.CLKOUT3_JITTER {434.300} \
  CONFIG.CLKOUT3_PHASE_ERROR {346.848} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {40.000} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {2} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {16} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
  CONFIG.NUM_OUT_CLKS {3} \
] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins dec2bin_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins dds_compiler_1/aclk]
connect_bd_net [get_bd_pins Con_Encoder_0/clk] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins PolarityShift_1/clk] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins PolarityShift_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins PolarityShift_1/clk]
connect_bd_net [get_bd_pins PolarityShift_1/clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins mult_gen_0/CLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins mult_gen_1/CLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins c_addsub_0/CLK] [get_bd_pins clk_wiz_0/clk_out2]
startgroup
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
set_property -dict [list CONFIG.FREQ_HZ 100000000] [get_bd_ports clk_0]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
regenerate_bd_layout
set_property location {10 2604 124} [get_bd_cells mult_gen_0]
set_property location {10 2617 88} [get_bd_cells mult_gen_0]
set_property location {10 2619 99} [get_bd_cells mult_gen_0]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {976.103} \
  CONFIG.CLKOUT1_PHASE_ERROR {871.302} \
  CONFIG.CLKOUT2_JITTER {578.708} \
  CONFIG.CLKOUT2_PHASE_ERROR {871.302} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} \
  CONFIG.CLKOUT3_JITTER {722.958} \
  CONFIG.CLKOUT3_PHASE_ERROR {871.302} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {60.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {120.250} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {3} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {15} \
  CONFIG.MMCM_DIVCLK_DIVIDE {10} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.Output_Frequency1 {50} \
  CONFIG.PINC1 {1000000000000000000000000000} \
] [get_bd_cells dds_compiler_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.Output_Frequency1 {50} \
  CONFIG.PINC1 {1000000000000000000000000000} \
] [get_bd_cells dds_compiler_1]
endgroup
startgroup
endgroup
set_property synth_checkpoint_mode Hierarchical [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_alphaScramble_0_0] }
catch { config_ip_cache -export [get_ips -all top_RS_0_0] }
catch { config_ip_cache -export [get_ips -all top_sigSource_0_0] }
catch { config_ip_cache -export [get_ips -all top_Con_Interleaver_0_0] }
catch { config_ip_cache -export [get_ips -all top_dec2bin_0_0] }
catch { config_ip_cache -export [get_ips -all top_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all top_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all top_Con_Encoder_0_0] }
catch { config_ip_cache -export [get_ips -all top_PolarityShift_0_0] }
catch { config_ip_cache -export [get_ips -all top_PolarityShift_1_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_1] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_2] }
catch { config_ip_cache -export [get_ips -all top_c_addsub_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_Con_Encoder_0_0_synth_1 top_Con_Interleaver_0_0_synth_1 top_PolarityShift_0_0_synth_1 top_PolarityShift_1_0_synth_1 top_RS_0_0_synth_1 top_alphaScramble_0_0_synth_1 top_c_addsub_0_0_synth_1 top_clk_wiz_0_0_synth_1 top_dds_compiler_0_0_synth_1 top_dds_compiler_0_1_synth_1 top_dec2bin_0_0_synth_1 top_mult_gen_0_0_synth_1 top_mult_gen_0_2_synth_1 top_sigSource_0_0_synth_1 top_util_vector_logic_0_0_synth_1 -jobs 6
wait_on_run top_Con_Encoder_0_0_synth_1
wait_on_run top_Con_Interleaver_0_0_synth_1
wait_on_run top_PolarityShift_0_0_synth_1
wait_on_run top_PolarityShift_1_0_synth_1
wait_on_run top_RS_0_0_synth_1
wait_on_run top_alphaScramble_0_0_synth_1
wait_on_run top_c_addsub_0_0_synth_1
wait_on_run top_clk_wiz_0_0_synth_1
wait_on_run top_dds_compiler_0_0_synth_1
wait_on_run top_dds_compiler_0_1_synth_1
wait_on_run top_dec2bin_0_0_synth_1
wait_on_run top_mult_gen_0_0_synth_1
wait_on_run top_mult_gen_0_2_synth_1
wait_on_run top_sigSource_0_0_synth_1
wait_on_run top_util_vector_logic_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 10 us
startgroup
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {1000.0} \
  CONFIG.CLKOUT1_JITTER {1088.398} \
  CONFIG.CLKOUT1_PHASE_ERROR {871.302} \
  CONFIG.CLKOUT2_JITTER {671.883} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_JITTER {754.022} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {60.125} \
  CONFIG.MMCM_CLKIN1_PERIOD {100.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {120.250} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIM_IN_FREQ {10} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKOUT1_JITTER {976.103} \
  CONFIG.CLKOUT2_JITTER {636.825} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_DIVCLK_DIVIDE {10} \
  CONFIG.PRIM_IN_FREQ {100} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
set_property location {4 1007 308} [get_bd_cells RS_0]
set_property location {4.5 1243 323} [get_bd_cells Con_Interleaver_0]
set_property location {5 1240 302} [get_bd_cells Con_Interleaver_0]
set_property location {5 1240 289} [get_bd_cells Con_Interleaver_0]
set_property location {5 1257 102} [get_bd_cells dec2bin_0]
set_property location {5.5 1609 123} [get_bd_cells Con_Encoder_0]
set_property location {6.5 1901 89} [get_bd_cells PolarityShift_1]
set_property location {7 1953 239} [get_bd_cells PolarityShift_0]
set_property location {7 1974 369} [get_bd_cells dds_compiler_0]
set_property location {7 1922 500} [get_bd_cells dds_compiler_1]
set_property location {7.5 2167 448} [get_bd_cells mult_gen_1]
set_property location {8 2174 156} [get_bd_cells mult_gen_0]
set_property location {8.5 2381 280} [get_bd_cells c_addsub_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out3]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT3_JITTER {722.958} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {15} \
  CONFIG.NUM_OUT_CLKS {3} \
] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins dec2bin_0/clk]
connect_bd_net [get_bd_pins Con_Encoder_0/clk] [get_bd_pins clk_wiz_0/clk_out3]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_1] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_2] }
catch { config_ip_cache -export [get_ips -all top_c_addsub_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_c_addsub_0_0_synth_1 top_clk_wiz_0_0_synth_1 top_dds_compiler_0_0_synth_1 top_dds_compiler_0_1_synth_1 top_mult_gen_0_0_synth_1 top_mult_gen_0_2_synth_1 -jobs 6
wait_on_run top_c_addsub_0_0_synth_1
wait_on_run top_clk_wiz_0_0_synth_1
wait_on_run top_dds_compiler_0_0_synth_1
wait_on_run top_dds_compiler_0_1_synth_1
wait_on_run top_mult_gen_0_0_synth_1
wait_on_run top_mult_gen_0_2_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
relaunch_sim
relaunch_sim
run 10 us
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins Con_Encoder_0/clk]
connect_bd_net [get_bd_pins Con_Encoder_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 10 us
run 10 us
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {976.103} \
  CONFIG.CLKOUT1_PHASE_ERROR {871.302} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {636.825} \
  CONFIG.CLKOUT2_PHASE_ERROR {871.302} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {60.125} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {120.250} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {10} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIMITIVE {MMCM} \
] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out3]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_JITTER {578.708} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {3} \
] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins dec2bin_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_0] }
catch { [ delete_ip_run [get_ips -all top_dds_compiler_0_0] ] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_1] }
catch { [ delete_ip_run [get_ips -all top_dds_compiler_0_1] ] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_0] }
catch { [ delete_ip_run [get_ips -all top_mult_gen_0_0] ] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_2] }
catch { [ delete_ip_run [get_ips -all top_mult_gen_0_2] ] }
catch { config_ip_cache -export [get_ips -all top_c_addsub_0_0] }
catch { [ delete_ip_run [get_ips -all top_c_addsub_0_0] ] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_clk_wiz_0_0_synth_1 -jobs 6
wait_on_run top_clk_wiz_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
restart
run 10 us
run 10 us
run 10 us
delete_bd_objs [get_bd_nets clk_0_1]
set_property location {3 566 514} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins sigSource_0/clk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins alphaScramble_0/clk]
set_property -dict [list CONFIG.FREQ_HZ 10000000] [get_bd_ports clk_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins RS_0/clk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Con_Interleaver_0/clk]
set_property location {6 1530 471} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {137.143} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} \
  CONFIG.CLKOUT2_JITTER {114.829} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {5} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dec2bin_0/clk]
close [ open F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/freq_Div.v w ]
add_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/freq_Div.v
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Con_Encoder_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins PolarityShift_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins PolarityShift_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins dds_compiler_1/aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins mult_gen_0/CLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins mult_gen_1/CLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins c_addsub_0/CLK] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_1] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_2] }
catch { config_ip_cache -export [get_ips -all top_c_addsub_0_0] }
catch { config_ip_cache -export [get_ips -all top_clk_wiz_0_1] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_c_addsub_0_0_synth_1 top_clk_wiz_0_1_synth_1 top_dds_compiler_0_0_synth_1 top_dds_compiler_0_1_synth_1 top_mult_gen_0_0_synth_1 top_mult_gen_0_2_synth_1 -jobs 6
wait_on_run top_c_addsub_0_0_synth_1
wait_on_run top_clk_wiz_0_1_synth_1
wait_on_run top_dds_compiler_0_0_synth_1
wait_on_run top_dds_compiler_0_1_synth_1
wait_on_run top_mult_gen_0_0_synth_1
wait_on_run top_mult_gen_0_2_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
reset_project
delete_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
set_property synth_checkpoint_mode None [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
close_project
open_project F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.xpr
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
close_sim
close_project
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins PolarityShift_0/clk]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins PolarityShift_1/clk]
connect_bd_net [get_bd_pins PolarityShift_1/clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins PolarityShift_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
run 10 us
run 10 us
startgroup
set_property CONFIG.PortBType {Signed} [get_bd_cells mult_gen_0]
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 10 us
restart
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
startgroup
endgroup
restart
run 10 us
run 10 us
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {10 2513 97} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
startgroup
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {65536} \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE0_WIDTH {2} \
  CONFIG.C_PROBE1_WIDTH {16} \
  CONFIG.C_PROBE2_WIDTH {19} \
] [get_bd_cells ila_0]
endgroup
set_property location {10 2548 251} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins PolarityShift_1/doubleOut]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins mult_gen_0/P]
disconnect_bd_net /PolarityShift_1_doubleOut [get_bd_pins ila_0/probe0]
disconnect_bd_net /dds_compiler_0_m_axis_data_tdata [get_bd_pins ila_0/probe1]
disconnect_bd_net /mult_gen_0_P [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins PolarityShift_0/doubleOut]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins dds_compiler_1/m_axis_data_tdata]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins mult_gen_1/P]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
reset_simulation
relaunch_sim
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
reset_simu
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
run 10 us
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_property is_loc_fixed true [get_ports [list  {S_0[18]} {S_0[17]} {S_0[16]} {S_0[15]} {S_0[14]} {S_0[13]} {S_0[12]} {S_0[11]} {S_0[10]} {S_0[9]} {S_0[8]} {S_0[7]} {S_0[6]} {S_0[5]} {S_0[4]} {S_0[3]} {S_0[2]} {S_0[1]} {S_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {S_0[18]} {S_0[17]} {S_0[16]} {S_0[15]} {S_0[14]} {S_0[13]} {S_0[12]} {S_0[11]} {S_0[10]} {S_0[9]} {S_0[8]} {S_0[7]} {S_0[6]} {S_0[5]} {S_0[4]} {S_0[3]} {S_0[2]} {S_0[1]} {S_0[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_sim
