{"Source Block": ["oh/elink/dv/elink_e16_model.v@3921:3931@HdlStmAssign", "   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n                                      traninfo2_tlc[2*LW-1:4]};\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3923:3935", "   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n                                      traninfo2_tlc[2*LW-1:4]};\n\n   assign next_datamode_tlc[1:0] = traninfo2_tlc[3:2];\n\n   assign next_write_tlc  = traninfo2_tlc[1];\n   assign next_access_tlc = traninfo2_tlc[0];\n"], ["oh/elink/dv/elink_e16_model.v@3916:3926", "\n   //# Read (first short word of the next transaction to dispatch)\n   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];\n\n   //# Read (second short word of the next transaction to dispatch)\n   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n"], ["oh/elink/dv/elink_e16_model.v@3919:3929", "\n   //# Read (second short word of the next transaction to dispatch)\n   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n"]], "Diff Content": {"Delete": [[3926, "   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n"]], "Add": []}}