Analysis & Synthesis report for ensamblado_placa
Tue Jun  2 11:51:31 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next
 11. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state
 12. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next
 13. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 15. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 16. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 17. Registers Protected by Synthesis
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 27. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 28. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 29. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 30. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 31. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 32. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 33. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 34. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 35. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 36. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0
 39. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001
 41. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_002
 42. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for sld_signaltap:auto_signaltap_0
 48. Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated
 49. Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated
 50. Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0|altsyncram_mcc1:auto_generated
 51. Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0|altsyncram_mcc1:auto_generated
 52. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated
 53. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_opALU
 54. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_mEBR_sel
 55. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_tipo
 56. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_ext_sig
 57. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_mEBR_sel
 58. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_tipo
 59. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_ext_sig
 60. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_mEBR_sel
 61. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0
 62. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 63. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 64. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 65. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 66. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 67. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 68. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 69. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 70. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 71. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 72. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 73. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 76. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 77. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 78. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 79. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo
 80. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 81. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 82. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto
 83. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 84. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller
 85. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 88. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 89. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator
 90. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator
 91. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 92. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 93. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent
 94. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent
 95. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 96. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
 97. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router_001|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router_002|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
106. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller
107. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
108. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
109. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001
110. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002
111. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
112. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
113. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
114. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0
115. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1
116. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0
117. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0
118. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
119. altpll Parameter Settings by Entity Instance
120. altsyncram Parameter Settings by Entity Instance
121. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_002"
122. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_001"
123. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
124. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller"
125. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode"
127. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
128. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
129. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
130. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
131. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent"
132. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent"
133. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
134. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
135. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator"
136. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator"
137. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
138. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module"
139. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
140. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller"
141. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
142. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
143. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
144. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
145. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
146. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
147. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
148. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
149. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
150. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
151. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
152. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
153. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|mux2_32:minyec_DL"
154. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mreset"
155. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|reg32pe:RCP"
156. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_F"
157. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_F"
158. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_M"
159. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_M"
160. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_M"
161. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_M"
162. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_A"
163. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_A"
164. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_A"
165. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_A"
166. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_32:minyec_instr_A"
167. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_DL"
168. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont"
169. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0"
170. Signal Tap Logic Analyzer Settings
171. Post-Synthesis Netlist Statistics for Top Partition
172. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
173. Elapsed Time Per Partition
174. Connections to In-System Debugging Instance "auto_signaltap_0"
175. Analysis & Synthesis Messages
176. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun  2 11:51:30 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; ensamblado_placa                            ;
; Top-level Entity Name              ; ensamblado_placa                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,306                                       ;
;     Total combinational functions  ; 4,646                                       ;
;     Dedicated logic registers      ; 6,624                                       ;
; Total registers                    ; 6624                                        ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 355,840                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ensamblado_placa   ; ensamblado_placa   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                                                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                     ; Library      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; ../ensamblado_placa/ensamblado_placa.vhd                                                                                                                                         ; yes             ; User VHDL File                               ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd                                                                     ;              ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v                                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd                                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd                                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/EVAL.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/EVAL.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/LIB.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/LIB.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_A.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_A.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_M.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_M.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_A.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_A.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_A.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_A.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_DL.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_DL.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaM.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaM.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fifo.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fifo.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_1.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_1.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1pe.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1pe.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd                                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5pe.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5pe.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regN.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regN.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regNpe.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regNpe.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/riesgo_datos.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/riesgo_datos.vhd                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/sumador4.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/sumador4.vhd                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd                                                           ; disenyo_qsys ;
; sld_virtual_jtag_basic.v                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                        ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;              ;
; altera_std_synchronizer.v                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                       ;              ;
; altpll.tdf                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                      ;              ;
; aglobal191.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                                  ;              ;
; stratix_pll.inc                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                 ;              ;
; stratixii_pll.inc                                                                                                                                                                ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                               ;              ;
; cycloneii_pll.inc                                                                                                                                                                ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                               ;              ;
; db/altpll_3lb2.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altpll_3lb2.tdf                                                                                ;              ;
; sld_signaltap.vhd                                                                                                                                                                ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                               ;              ;
; sld_signaltap_impl.vhd                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                          ;              ;
; sld_ela_control.vhd                                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                             ;              ;
; lpm_shiftreg.tdf                                                                                                                                                                 ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                ;              ;
; lpm_constant.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                ;              ;
; dffeea.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                      ;              ;
; sld_mbpmg.vhd                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                   ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                    ;              ;
; sld_buffer_manager.vhd                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                          ;              ;
; altsyncram.tdf                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;              ;
; stratix_ram_block.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;              ;
; lpm_mux.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;              ;
; lpm_decode.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;              ;
; a_rdenreg.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;              ;
; altrom.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;              ;
; altram.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                                      ;              ;
; altdpram.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;              ;
; db/altsyncram_fe24.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_fe24.tdf                                                                            ;              ;
; altdpram.tdf                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                    ;              ;
; memmodes.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                  ;              ;
; a_hdffe.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                     ;              ;
; alt_le_rden_reg.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                             ;              ;
; altsyncram.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                  ;              ;
; lpm_mux.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                     ;              ;
; muxlut.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                      ;              ;
; bypassff.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;              ;
; altshift.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;              ;
; db/mux_psc.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/mux_psc.tdf                                                                                    ;              ;
; lpm_decode.tdf                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                  ;              ;
; declut.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                                                      ;              ;
; lpm_compare.inc                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                 ;              ;
; db/decode_dvf.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/decode_dvf.tdf                                                                                 ;              ;
; lpm_counter.tdf                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                 ;              ;
; lpm_add_sub.inc                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;              ;
; cmpconst.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                    ;              ;
; lpm_counter.inc                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                 ;              ;
; alt_counter_stratix.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                         ;              ;
; db/cntr_aji.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_aji.tdf                                                                                   ;              ;
; db/cmpr_vgc.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_vgc.tdf                                                                                   ;              ;
; db/cntr_89j.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_89j.tdf                                                                                   ;              ;
; db/cntr_cgi.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_cgi.tdf                                                                                   ;              ;
; db/cmpr_rgc.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_rgc.tdf                                                                                   ;              ;
; db/cntr_23j.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_23j.tdf                                                                                   ;              ;
; db/cmpr_ngc.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_ngc.tdf                                                                                   ;              ;
; sld_rom_sr.vhd                                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;              ;
; sld_hub.vhd                                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld   ;
; db/ip/sld6a1e6b3d/alt_sld_fab.v                                                                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v                                                                   ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;              ;
; db/altsyncram_trd1.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_trd1.tdf                                                                            ;              ;
; db/altsyncram_mcc1.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_mcc1.tdf                                                                            ;              ;
; db/altsyncram_0qg1.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_0qg1.tdf                                                                            ;              ;
; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_B.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_B.vhd                                                       ; disenyo_qsys ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 9,306          ;
;                                             ;                ;
; Total combinational functions               ; 4646           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2600           ;
;     -- 3 input functions                    ; 1502           ;
;     -- <=2 input functions                  ; 544            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4189           ;
;     -- arithmetic mode                      ; 457            ;
;                                             ;                ;
; Total registers                             ; 6624           ;
;     -- Dedicated logic registers            ; 6624           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 63             ;
; Total memory bits                           ; 355840         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3588           ;
; Total fan-out                               ; 45116          ;
; Average fan-out                             ; 3.79           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |ensamblado_placa                                                                                                                       ; 4646 (2)            ; 6624 (0)                  ; 355840      ; 0            ; 0       ; 0         ; 63   ; 0            ; |ensamblado_placa                                                                                                                                                                                                                                                                                                                                            ; ensamblado_placa                                       ; work         ;
;    |disenyo_qsys:ensam|                                                                                                                 ; 2988 (0)            ; 1699 (0)                  ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam                                                                                                                                                                                                                                                                                                                         ; disenyo_qsys                                           ; disenyo_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                ; disenyo_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                       ; altera_reset_synchronizer                              ; disenyo_qsys ;
;       |disenyo_qsys_master_0:master_0|                                                                                                  ; 701 (0)             ; 465 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0                                                                                                                                                                                                                                                                                          ; disenyo_qsys_master_0                                  ; disenyo_qsys ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 272 (0)             ; 147 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                        ; disenyo_qsys ;
;             |packets_to_master:p2m|                                                                                                     ; 272 (272)           ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; packets_to_master                                      ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                             ; work         ;
;                |altsyncram_0qg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                                           ; altsyncram_0qg1                                        ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                      ; disenyo_qsys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 353 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                        ; disenyo_qsys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 350 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; altera_jtag_dc_streaming                               ; disenyo_qsys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 16 (4)              ; 47 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; altera_avalon_st_clock_crosser                         ; disenyo_qsys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 12 (12)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                      ; altera_std_synchronizer_nocut                          ; disenyo_qsys ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                      ; altera_std_synchronizer_nocut                          ; disenyo_qsys ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; altera_jtag_src_crosser                                ; disenyo_qsys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; altera_jtag_control_signal_crosser                     ; disenyo_qsys ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; altera_std_synchronizer                                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 333 (319)           ; 187 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; altera_jtag_streaming                                  ; disenyo_qsys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; altera_avalon_st_idle_inserter                         ; disenyo_qsys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; altera_avalon_st_idle_remover                          ; disenyo_qsys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; altera_std_synchronizer                                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; altera_std_synchronizer                                ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; altera_jtag_sld_node                                   ; disenyo_qsys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; sld_virtual_jtag_basic                                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 31 (31)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                      ; disenyo_qsys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; altera_reset_controller                                ; disenyo_qsys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                              ; disenyo_qsys ;
;       |disenyo_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                ; 142 (0)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                        ; disenyo_qsys_mm_interconnect_0                         ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 33 (33)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent|                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent                                                                                                                                                                                               ; altera_merlin_master_agent                             ; disenyo_qsys ;
;          |altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent|                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent                                                                                                                                                                                               ; altera_merlin_master_agent                             ; disenyo_qsys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                       ; altera_merlin_master_agent                             ; disenyo_qsys ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                              ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 101 (91)            ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                         ; disenyo_qsys_mm_interconnect_0_cmd_mux                 ; disenyo_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; altera_merlin_arbitrator                               ; disenyo_qsys ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                              ; altera_merlin_arb_adder                                ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                     ; disenyo_qsys_mm_interconnect_0_rsp_demux               ; disenyo_qsys ;
;       |disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|                                                                      ; 326 (257)           ; 336 (208)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                              ; disenyo_qsys_new_sdram_controller_0                    ; disenyo_qsys ;
;          |disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module|            ; 69 (69)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module                                                                                                                                            ; disenyo_qsys_new_sdram_controller_0_input_efifo_module ; disenyo_qsys ;
;       |disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                            ; disenyo_qsys_sys_sdram_pll_0                           ; disenyo_qsys ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                   ; altera_up_altpll                                       ; disenyo_qsys ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                   ; altpll                                                 ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                        ; altpll_3lb2                                            ; work         ;
;       |ensamblado_procesador:ensamblado_procesador_0|                                                                                   ; 1818 (0)            ; 863 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0                                                                                                                                                                                                                                                                           ; ensamblado_procesador                                  ; disenyo_qsys ;
;          |ensambladoUC:UC|                                                                                                              ; 122 (9)             ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC                                                                                                                                                                                                                                                           ; ensambladoUC                                           ; disenyo_qsys ;
;             |LIB:LIBloq|                                                                                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|LIB:LIBloq                                                                                                                                                                                                                                                ; LIB                                                    ; disenyo_qsys ;
;             |bloqueo_A:bloqA|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_A:bloqA                                                                                                                                                                                                                                           ; bloqueo_A                                              ; disenyo_qsys ;
;             |bloqueo_M:bloqM|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_M:bloqM                                                                                                                                                                                                                                           ; bloqueo_M                                              ; disenyo_qsys ;
;             |camino_control:camcont|                                                                                                    ; 22 (1)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont                                                                                                                                                                                                                                    ; camino_control                                         ; disenyo_qsys ;
;                |mux2_1:minyec_PBR_A|                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_A                                                                                                                                                                                                                ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_PBR_F|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_F                                                                                                                                                                                                                ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_PBR_M|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_M                                                                                                                                                                                                                ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_read_A|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_A                                                                                                                                                                                                               ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_read_M|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_M                                                                                                                                                                                                               ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_val_F|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_F                                                                                                                                                                                                                ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_val_M|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_M                                                                                                                                                                                                                ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_1:minyec_write_A|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_A                                                                                                                                                                                                              ; mux2_1                                                 ; disenyo_qsys ;
;                |mux2_32:minyec_instr_A|                                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_32:minyec_instr_A                                                                                                                                                                                                             ; mux2_32                                                ; disenyo_qsys ;
;                |reg1:RF_PBR|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_PBR                                                                                                                                                                                                                        ; reg1                                                   ; disenyo_qsys ;
;                |reg1:RF_val|                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_val                                                                                                                                                                                                                        ; reg1                                                   ; disenyo_qsys ;
;                |reg1pe:RA_PBR|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_PBR                                                                                                                                                                                                                      ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RA_bit_0|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_bit_0                                                                                                                                                                                                                    ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RA_mLa_sel|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_mLa_sel                                                                                                                                                                                                                  ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RA_mLb_sel|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_mLb_sel                                                                                                                                                                                                                  ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RA_read|                                                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_read                                                                                                                                                                                                                     ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RA_val|                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_val                                                                                                                                                                                                                      ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RA_write|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_write                                                                                                                                                                                                                    ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RDL_val|                                                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val                                                                                                                                                                                                                     ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RM_PBR|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_PBR                                                                                                                                                                                                                      ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RM_read|                                                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_read                                                                                                                                                                                                                     ; reg1pe                                                 ; disenyo_qsys ;
;                |reg1pe:RM_val|                                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_val                                                                                                                                                                                                                      ; reg1pe                                                 ; disenyo_qsys ;
;                |reg32pe:RA_instr|                                                                                                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg32pe:RA_instr                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |reg5:RF_IDE|                                                                                                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE                                                                                                                                                                                                                        ; reg5                                                   ; disenyo_qsys ;
;                |reg5pe:RA_IDE|                                                                                                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5pe:RA_IDE                                                                                                                                                                                                                      ; reg5pe                                                 ; disenyo_qsys ;
;                |reg5pe:RM_IDE|                                                                                                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5pe:RM_IDE                                                                                                                                                                                                                      ; reg5pe                                                 ; disenyo_qsys ;
;                |regN:RF_fmtl_ext_sig|                                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_ext_sig                                                                                                                                                                                                               ; regN                                                   ; disenyo_qsys ;
;                |regN:RF_fmtl_tipo|                                                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_tipo                                                                                                                                                                                                                  ; regN                                                   ; disenyo_qsys ;
;                |regN:RF_mEBR_sel|                                                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_mEBR_sel                                                                                                                                                                                                                   ; regN                                                   ; disenyo_qsys ;
;                |regNpe:RA_mEBR_sel|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_mEBR_sel                                                                                                                                                                                                                 ; regNpe                                                 ; disenyo_qsys ;
;                |regNpe:RA_opALU|                                                                                                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_opALU                                                                                                                                                                                                                    ; regNpe                                                 ; disenyo_qsys ;
;                |regNpe:RM_fmtl_ext_sig|                                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_ext_sig                                                                                                                                                                                                             ; regNpe                                                 ; disenyo_qsys ;
;                |regNpe:RM_fmtl_tipo|                                                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_tipo                                                                                                                                                                                                                ; regNpe                                                 ; disenyo_qsys ;
;                |regNpe:RM_mEBR_sel|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_mEBR_sel                                                                                                                                                                                                                 ; regNpe                                                 ; disenyo_qsys ;
;             |decoder_A:dec_A|                                                                                                           ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A                                                                                                                                                                                                                                           ; decoder_A                                              ; disenyo_qsys ;
;                |decoFMT_A:FMT_A|                                                                                                        ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoFMT_A:FMT_A                                                                                                                                                                                                                           ; decoFMT_A                                              ; disenyo_qsys ;
;                |decoSec:SEC|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC                                                                                                                                                                                                                               ; decoSec                                                ; disenyo_qsys ;
;             |decoder_DL:dec_DL|                                                                                                         ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL                                                                                                                                                                                                                                         ; decoder_DL                                             ; disenyo_qsys ;
;                |decoFMT_DL:FMT_DL|                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoFMT_DL:FMT_DL                                                                                                                                                                                                                       ; decoFMT_DL                                             ; disenyo_qsys ;
;                |decocamino:camino|                                                                                                      ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decocamino:camino                                                                                                                                                                                                                       ; decocamino                                             ; disenyo_qsys ;
;                |decoopALU:ALU|                                                                                                          ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU                                                                                                                                                                                                                           ; decoopALU                                              ; disenyo_qsys ;
;             |riesgo_datos:riesgDatos|                                                                                                   ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|riesgo_datos:riesgDatos                                                                                                                                                                                                                                   ; riesgo_datos                                           ; disenyo_qsys ;
;          |ensambladoUP:UP|                                                                                                              ; 1696 (0)            ; 804 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP                                                                                                                                                                                                                                                           ; ensambladoUP                                           ; disenyo_qsys ;
;             |etapaA:eA|                                                                                                                 ; 870 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA                                                                                                                                                                                                                                                 ; etapaA                                                 ; disenyo_qsys ;
;                |ALU:al|                                                                                                                 ; 685 (685)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al                                                                                                                                                                                                                                          ; ALU                                                    ; disenyo_qsys ;
;                |EVAL:ev|                                                                                                                ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev                                                                                                                                                                                                                                         ; EVAL                                                   ; disenyo_qsys ;
;                |FMTE:fmtent|                                                                                                            ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|FMTE:fmtent                                                                                                                                                                                                                                     ; FMTE                                                   ; disenyo_qsys ;
;                |fuerza_bit_0:fb0|                                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|fuerza_bit_0:fb0                                                                                                                                                                                                                                ; fuerza_bit_0                                           ; disenyo_qsys ;
;                |mux2_32:mLa|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|mux2_32:mLa                                                                                                                                                                                                                                     ; mux2_32                                                ; disenyo_qsys ;
;                |mux2_32:mLb|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|mux2_32:mLb                                                                                                                                                                                                                                     ; mux2_32                                                ; disenyo_qsys ;
;                |reg32pe:RA_CP|                                                                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_CP                                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RA_L1|                                                                                                          ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1                                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RA_L2|                                                                                                          ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2                                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RA_imm|                                                                                                         ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_imm                                                                                                                                                                                                                                  ; reg32pe                                                ; disenyo_qsys ;
;             |etapaB:eB|                                                                                                                 ; 187 (0)             ; 133 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB                                                                                                                                                                                                                                                 ; etapaB                                                 ; disenyo_qsys ;
;                |fifo:buff|                                                                                                              ; 187 (187)           ; 133 (133)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff                                                                                                                                                                                                                                       ; fifo                                                   ; disenyo_qsys ;
;                   |altsyncram:buff_CP_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0                                                                                                                                                                                                              ; altsyncram                                             ; work         ;
;                      |altsyncram_mcc1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0|altsyncram_mcc1:auto_generated                                                                                                                                                                               ; altsyncram_mcc1                                        ; work         ;
;                   |altsyncram:buff_datos_rtl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0                                                                                                                                                                                                           ; altsyncram                                             ; work         ;
;                      |altsyncram_mcc1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0|altsyncram_mcc1:auto_generated                                                                                                                                                                            ; altsyncram_mcc1                                        ; work         ;
;             |etapaCP:eCP|                                                                                                               ; 143 (2)             ; 33 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP                                                                                                                                                                                                                                               ; etapaCP                                                ; disenyo_qsys ;
;                |mux2_32:mCPsel|                                                                                                         ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel                                                                                                                                                                                                                                ; mux2_32                                                ; disenyo_qsys ;
;                |mux2_32:mreset|                                                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mreset                                                                                                                                                                                                                                ; mux2_32                                                ; disenyo_qsys ;
;                |reg32pe:RCP|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|reg32pe:RCP                                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |sumador4:mas4|                                                                                                          ; 105 (105)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4                                                                                                                                                                                                                                 ; sumador4                                               ; disenyo_qsys ;
;             |etapaDL:eDL|                                                                                                               ; 293 (0)             ; 254 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL                                                                                                                                                                                                                                               ; etapaDL                                                ; disenyo_qsys ;
;                |BR_y_corto:BRycorto|                                                                                                    ; 213 (0)             ; 190 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto                                                                                                                                                                                                                           ; BR_y_corto                                             ; disenyo_qsys ;
;                   |BR:BancoR|                                                                                                           ; 12 (12)             ; 152 (152)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR                                                                                                                                                                                                                 ; BR                                                     ; disenyo_qsys ;
;                      |altsyncram:registros_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0                                                                                                                                                                                      ; altsyncram                                             ; work         ;
;                         |altsyncram_trd1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated                                                                                                                                                       ; altsyncram_trd1                                        ; work         ;
;                      |altsyncram:registros_rtl_1|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1                                                                                                                                                                                      ; altsyncram                                             ; work         ;
;                         |altsyncram_trd1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated                                                                                                                                                       ; altsyncram_trd1                                        ; work         ;
;                   |control_cortocircuitos:contCorto|                                                                                    ; 9 (9)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto                                                                                                                                                                                          ; control_cortocircuitos                                 ; disenyo_qsys ;
;                      |reg1:RES_PE|                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto|reg1:RES_PE                                                                                                                                                                              ; reg1                                                   ; disenyo_qsys ;
;                      |reg5:RES_IDE|                                                                                                     ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto|reg5:RES_IDE                                                                                                                                                                             ; reg5                                                   ; disenyo_qsys ;
;                   |mux2_32:mcortoL1|                                                                                                    ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|mux2_32:mcortoL1                                                                                                                                                                                                          ; mux2_32                                                ; disenyo_qsys ;
;                   |mux2_32:mcortoL2|                                                                                                    ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|mux2_32:mcortoL2                                                                                                                                                                                                          ; mux2_32                                                ; disenyo_qsys ;
;                   |reg32:RDE|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|reg32:RDE                                                                                                                                                                                                                 ; reg32                                                  ; disenyo_qsys ;
;                |FMTI:fmtimm|                                                                                                            ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|FMTI:fmtimm                                                                                                                                                                                                                                   ; FMTI                                                   ; disenyo_qsys ;
;                |mux2_32:minyec_DL|                                                                                                      ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|mux2_32:minyec_DL                                                                                                                                                                                                                             ; mux2_32                                                ; disenyo_qsys ;
;                |reg32pe:RDL_CP|                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_CP                                                                                                                                                                                                                                ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RDL_instr|                                                                                                      ; 22 (22)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr                                                                                                                                                                                                                             ; reg32pe                                                ; disenyo_qsys ;
;             |etapaF:eF|                                                                                                                 ; 157 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF                                                                                                                                                                                                                                                 ; etapaF                                                 ; disenyo_qsys ;
;                |FMTL:fmtlec|                                                                                                            ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|FMTL:fmtlec                                                                                                                                                                                                                                     ; FMTL                                                   ; disenyo_qsys ;
;                |mux4_32:mEBR|                                                                                                           ; 131 (131)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR                                                                                                                                                                                                                                    ; mux4_32                                                ; disenyo_qsys ;
;                |reg32:RF_CP|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|reg32:RF_CP                                                                                                                                                                                                                                     ; reg32                                                  ; disenyo_qsys ;
;                |reg32:RF_LDM|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|reg32:RF_LDM                                                                                                                                                                                                                                    ; reg32                                                  ; disenyo_qsys ;
;                |reg32:RF_alu|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|reg32:RF_alu                                                                                                                                                                                                                                    ; reg32                                                  ; disenyo_qsys ;
;                |reg32:RF_imm|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|reg32:RF_imm                                                                                                                                                                                                                                    ; reg32                                                  ; disenyo_qsys ;
;             |etapaM:eM|                                                                                                                 ; 46 (0)              ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM                                                                                                                                                                                                                                                 ; etapaM                                                 ; disenyo_qsys ;
;                |reg32pe:RM_CP|                                                                                                          ; 30 (30)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_CP                                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RM_EDM|                                                                                                         ; 16 (16)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM                                                                                                                                                                                                                                  ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RM_alu|                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_alu                                                                                                                                                                                                                                  ; reg32pe                                                ; disenyo_qsys ;
;                |reg32pe:RM_imm|                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_imm                                                                                                                                                                                                                                  ; reg32pe                                                ; disenyo_qsys ;
;    |sld_hub:auto_hub|                                                                                                                   ; 169 (1)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 168 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 168 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 168 (1)             ; 108 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 167 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 167 (124)           ; 102 (74)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1487 (2)            ; 4817 (686)                ; 351232      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1485 (0)            ; 4131 (0)                  ; 351232      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1485 (89)           ; 4131 (1819)               ; 351232      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                                ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 351232      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                             ; work         ;
;                |altsyncram_fe24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 351232      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fe24:auto_generated                                                                                                                                                 ; altsyncram_fe24                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 802 (1)             ; 1731 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                           ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 686 (0)             ; 1715 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1029 (1029)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 686 (0)             ; 686 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 115 (115)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 429 (13)            ; 410 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                            ; work         ;
;                   |cntr_aji:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aji:auto_generated                                                             ; cntr_aji                                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                            ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                            ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                            ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 343 (343)           ; 343 (343)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fe24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 343          ; 1024         ; 343          ; 351232 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                                                    ;
; N/A    ; Qsys                               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam                                                                                                                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_jtag_avalon_master          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0                                                                                                                                                                                                                   ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; channel_adapter                    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                     ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                        ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; channel_adapter                    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                     ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; timing_adapter                     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                         ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_mm_interconnect             ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                 ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent                                                                                                                        ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent                                                                                                                        ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router                                                                                                                                                    ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router_001                                                                                                                                                ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router_002                                                                                                                                                ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_001                                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_002                                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+--------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                           ;
+------------------+------------------+------------------+------------------+--------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                          ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                          ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                          ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                          ;
+------------------+------------------+------------------+------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+--------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                         ;
+------------+------------+------------+------------+--------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                  ;
+------------+------------+------------+------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                   ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                   ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                   ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                   ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                   ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                ; Latch Enable Signal                                                                                                      ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU|opALU[2] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s ; yes                    ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU|opALU[0] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s ; yes                    ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU|opALU[1] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s ; yes                    ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU|opALU[3] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s ; yes                    ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU|opALU[4] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s ; yes                    ;
; Number of user-specified and inferred latches = 5                                                                         ;                                                                                                                          ;                        ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][71]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][75]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][75]                 ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                        ; Merged with disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent|hold_waitrequest                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent|hold_waitrequest ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent|hold_waitrequest ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][74]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][75]                                                                           ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                 ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][75]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]         ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][76]                                                                           ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                  ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                  ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                  ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                  ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                              ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                              ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                              ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                              ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27..31]                                                                                       ; Lost fanout                                                                                                                                                               ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; Total Number of Removed Registers = 102                                                                                                                                                                                 ;                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][71]                                                                         ; Lost Fanouts              ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][71],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][71],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][71],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][71],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][71],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][71],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][71]                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][75]                                                                         ; Stuck at GND              ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68],                                                                       ;
;                                                                                                                                                                                                                       ; due to stuck port data_in ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68],                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][104]                                                                        ; Stuck at GND              ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][104],                                                                      ;
;                                                                                                                                                                                                                       ; due to stuck port data_in ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][104],                                                                      ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][104],                                                                      ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][104],                                                                      ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][104],                                                                      ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][104]                                                                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                         ; Stuck at GND              ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],        ;
;                                                                                                                                                                                                                       ; due to stuck port data_in ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],        ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],        ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                                       ;                           ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                             ; Stuck at GND              ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                              ;
;                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                              ; Stuck at VCC              ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                    ;
;                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6624  ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 157   ;
; Number of registers using Asynchronous Clear ; 2572  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2398  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                          ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 824     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent|hold_waitrequest                                                                                                                                                                   ; 10      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                        ; 11      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 3       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                               ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                     ; 237     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                       ; 3       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                      ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                      ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                              ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                   ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                         ; RAM Name                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[0]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[1]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[2]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[3]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[4]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[5]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[6]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[7]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[8]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[9]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[10] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[11] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[12] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[13] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[14] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[15] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[16] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[17] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[18] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[19] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[20] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[21] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[22] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[23] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[24] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[25] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[26] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[27] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[28] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[29] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[30] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[31] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[32] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[33] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[34] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[35] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[36] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[37] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[38] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[39] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[40] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[41] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0_bypass[42] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[0]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[1]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[2]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[3]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[4]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[5]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[6]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[7]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[8]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[9]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[10] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[11] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[12] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[13] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[14] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[15] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[16] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[17] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[18] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[19] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[20] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[21] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[22] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[23] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[24] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[25] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[26] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[27] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[28] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[29] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[30] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[31] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[32] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[33] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[34] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[35] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[36] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[37] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[38] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[39] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[40] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[41] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1_bypass[42] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[0]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[1]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[2]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[3]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[4]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[5]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[6]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[7]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[8]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[9]                       ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[10]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[11]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[12]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[13]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[14]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[15]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[16]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[17]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[18]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[19]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[20]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[21]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[22]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[23]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[24]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[25]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[26]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[27]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[28]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[29]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[30]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[31]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[32]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[33]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[34]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[35]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[36]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[37]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[38]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[39]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[40]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[41]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0_bypass[42]                      ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0                      ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[0]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[1]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[2]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[3]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[4]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[5]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[6]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[7]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[8]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[9]                          ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[10]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[11]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[12]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[13]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[14]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[15]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[16]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[17]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[18]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[19]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[20]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[21]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[22]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[23]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[24]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[25]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[26]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[27]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[28]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[29]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[30]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[31]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[32]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[33]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[34]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[35]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[36]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[37]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[38]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[39]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[40]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[41]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0_bypass[42]                         ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; Register Name                                                                                           ; Megafunction                                                                           ; Type ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_imm|s[16]                                                                                                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_imm|s[29]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[8]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[31]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_ext_sig|s[1]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_imm|s[9]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[8]                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[5]                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[3]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_imm|s[4]                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                          ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                        ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|dato_s[24]                                                                                                                                                                                                                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux30                                                                                                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoMem_A:MEMORIA_A|byteenable[2]                                                                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux10                                                                                                                                                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux17                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux5                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                                                 ;
; 131:1              ; 3 bits    ; 261 LEs       ; 3 LEs                ; 258 LEs                ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU|Mux22                                                                                                                                                                                                                                   ;
; 21:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux14                                                                                                                                                                                                                                                  ;
; 20:1               ; 8 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux21                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                                                                                                                                 ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux6                                                                                                                                                                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux24                                                                                                                                                                                                                                                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux3                                                                                                                                                                                                                                                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux28                                                                                                                                                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                  ;
; 1:1                ; 30 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Add0                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                               ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+---------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                      ;
+-----------------------------+-------+------+---------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                         ;
+-----------------------------+-------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_opALU ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_mEBR_sel ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_tipo ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 2     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_ext_sig ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_mEBR_sel ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_tipo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_ext_sig ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_mEBR_sel ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; tam            ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                        ;
; PLI_PORT       ; 50000 ; Signed Integer                                                        ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                   ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                   ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                   ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                           ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                           ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                   ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                              ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                              ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                              ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                              ;
; ENCODING       ; 0     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                              ;
; ENCODING       ; 0     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                           ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                           ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                           ;
; FAST_VER              ; 0     ; Signed Integer                                                                                           ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                    ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                          ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                                          ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                          ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                                          ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                                          ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                                          ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                                          ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                                  ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                              ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                    ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                           ;
; M                             ; 0                 ; Untyped                                                                                                           ;
; N                             ; 1                 ; Untyped                                                                                                           ;
; M2                            ; 1                 ; Untyped                                                                                                           ;
; N2                            ; 1                 ; Untyped                                                                                                           ;
; SS                            ; 1                 ; Untyped                                                                                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C0_PH                         ; 0                 ; Untyped                                                                                                           ;
; C1_PH                         ; 0                 ; Untyped                                                                                                           ;
; C2_PH                         ; 0                 ; Untyped                                                                                                           ;
; C3_PH                         ; 0                 ; Untyped                                                                                                           ;
; C4_PH                         ; 0                 ; Untyped                                                                                                           ;
; C5_PH                         ; 0                 ; Untyped                                                                                                           ;
; C6_PH                         ; 0                 ; Untyped                                                                                                           ;
; C7_PH                         ; 0                 ; Untyped                                                                                                           ;
; C8_PH                         ; 0                 ; Untyped                                                                                                           ;
; C9_PH                         ; 0                 ; Untyped                                                                                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                           ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; L0_PH                         ; 0                 ; Untyped                                                                                                           ;
; L1_PH                         ; 0                 ; Untyped                                                                                                           ;
; G0_PH                         ; 0                 ; Untyped                                                                                                           ;
; G1_PH                         ; 0                 ; Untyped                                                                                                           ;
; G2_PH                         ; 0                 ; Untyped                                                                                                           ;
; G3_PH                         ; 0                 ; Untyped                                                                                                           ;
; E0_PH                         ; 0                 ; Untyped                                                                                                           ;
; E1_PH                         ; 0                 ; Untyped                                                                                                           ;
; E2_PH                         ; 0                 ; Untyped                                                                                                           ;
; E3_PH                         ; 0                 ; Untyped                                                                                                           ;
; M_PH                          ; 0                 ; Untyped                                                                                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                           ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                    ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router_001|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router_002|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                 ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                         ;
+---------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 343                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 343                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 1053                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 343                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0qg1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                    ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                        ;
; Entity Instance               ; disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                   ;
;     -- PLL_TYPE               ; FAST                                                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                        ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                     ;
; Entity Instance                           ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_CP_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                               ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                           ;
+-------------------+--------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                     ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|mux2_32:minyec_DL" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mreset" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                  ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; d1[31..2] ; Input ; Info     ; Stuck at VCC                                                                                             ;
; d1[1..0]  ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|reg32pe:RCP" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                   ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; pcero ; Input ; Info     ; Stuck at GND                                                                                              ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_F" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_F" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_M" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_M" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_M" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_M" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_A" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_A" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_A" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_A" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_32:minyec_instr_A" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_DL" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                 ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------+
; val_f ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0"                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; parar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 343                 ; 343              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 435                         ;
; cycloneiii_ff         ; 1699                        ;
;     CLR               ; 407                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 419                         ;
;     ENA CLR           ; 548                         ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 22                          ;
;     ENA CLR SLD       ; 43                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 234                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 2995                        ;
;     arith             ; 366                         ;
;         2 data inputs ; 187                         ;
;         3 data inputs ; 179                         ;
;     normal            ; 2629                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 168                         ;
;         3 data inputs ; 813                         ;
;         4 data inputs ; 1620                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 5.64                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 108                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 46                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 169                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 161                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 61                                       ;
;         4 data inputs ; 70                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.86                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                           ; Details ;
+------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; disenyo_qsys:ensam|clk_clk                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; disenyo_qsys:ensam|clk_clk                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector31~1                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector31~1                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector21~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector21~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector20~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector20~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector19~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector19~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector18~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector18~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector17~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector17~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector16~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector16~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector15~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector15~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector14~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector14~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector13~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector13~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector12~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector12~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector30~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector30~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector11~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector11~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector10~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector10~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector9~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector9~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector8~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector8~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector7~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector7~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector6~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector6~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector5~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector5~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector4~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector4~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector3~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector3~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector2~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector2~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector29~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector29~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector1~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector1~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector0~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector0~0                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector28~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector28~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector27~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector27~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector26~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector26~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector25~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector25~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector24~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector24~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector23~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector23~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector22~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_B[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel|Selector22~0                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|fuerza_bit_0:fb0|dato_s[0]~4                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|fuerza_bit_0:fb0|dato_s[0]~4                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~100                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~100                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~101                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~101                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~102                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~102                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~103                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~103                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~104                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~104                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~105                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~105                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux15~2                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux15~2                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux14~14                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux14~14                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux13~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux13~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux12~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux12~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux30~2                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux30~2                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux11~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux11~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux10~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux10~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux9~7                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux9~7                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux8~7                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux8~7                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux7~8                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux7~8                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux6~15                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux6~15                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux5~7                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux5~7                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux4~8                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux4~8                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux3~12                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux3~12                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux2~11                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux2~11                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux29~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux29~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux1~5                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux1~5                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux0~9                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux0~9                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux28~9                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux28~9                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux27~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux27~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux26~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux26~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux25~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux25~7                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux24~12                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al|Mux24~12                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~106                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~106                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~107                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|address_M[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4|Add0~107                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[0]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[0]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[1]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[1]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[2]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[2]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[3]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[3]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[4]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|IDE_F[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE|s[4]                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|PBR_F    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_PBR|s                                       ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|PBR_F    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_PBR|s                                       ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_A  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|s_inyec_A                                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_A  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|s_inyec_A                                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_B  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC|msec_sel~3                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_B  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC|msec_sel~3                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_DL ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC|msec_sel~3                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_DL ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC|msec_sel~3                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_F  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_M:bloqM|inyec_F~1                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_F  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_M:bloqM|inyec_F~1                                                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_M  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_A:bloqA|inyec_M                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|inyec_M  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_A:bloqA|inyec_M                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_A    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_val|s                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_A    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_val|s                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_DL   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_DL   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val|s                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_F    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_val|s                                       ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_F    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_val|s                                       ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_M    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_val|s                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|val_M    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_val|s                                     ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[0]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[0]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[10]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[10]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[11]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[11]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[12]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[12]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[13]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[13]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[14]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[14]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[15]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[15]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[16]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[16]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[17]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[17]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[18]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[18]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[19]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[19]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[1]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[1]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[20]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[20]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[21]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[21]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[22]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[22]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[23]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[23]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[24]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[24]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[25]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[25]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[26]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[26]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[27]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[27]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[28]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[28]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[29]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[29]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[2]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[2]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[30]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[30]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[31]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[31]                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[3]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[3]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[4]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[4]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[5]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[5]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[6]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[6]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[7]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[7]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[8]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[8]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[9]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|instr_DL[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr|s[9]                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[0]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[0]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[10]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[10]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[11]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[11]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[12]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[12]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[13]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[13]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[14]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[14]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[15]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[15]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[16]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[16]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[17]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[17]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[18]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[18]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[19]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[19]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[1]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[1]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[20]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[20]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[21]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[21]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[22]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[22]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[23]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[23]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[24]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[24]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[25]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[25]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[26]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[26]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[27]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[27]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[28]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[28]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[29]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[29]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[2]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[2]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[30]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[30]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[31]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[31]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[3]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[3]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[4]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[4]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[5]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[5]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[6]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[6]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[7]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[7]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[8]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[8]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[9]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|a[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1|s[9]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[0]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[0]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[10]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[10]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[11]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[11]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[12]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[12]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[13]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[13]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[14]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[14]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[15]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[15]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[16]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[16]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[17]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[17]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[18]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[18]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[19]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[19]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[1]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[1]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[20]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[20]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[21]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[21]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[22]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[22]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[23]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[23]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[24]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[24]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[25]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[25]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[26]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[26]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[27]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[27]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[28]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[28]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[29]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[29]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[2]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[2]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[30]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[30]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[31]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[31]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[3]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[3]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[4]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[4]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[5]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[5]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[6]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[6]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[7]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[7]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[8]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[8]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[9]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|b[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2|s[9]                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|ig            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|Equal0~20                                                ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|ig            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|Equal0~20                                                ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|me            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|LessThan0~62                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|me            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|LessThan0~62                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|meu           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|LessThan1~62                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|meu           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev|LessThan1~62                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux31~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux31~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux21~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux21~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux20~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux20~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux19~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux19~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux18~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux18~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux17~5                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux17~5                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux16~1                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux16~1                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux15~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux15~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux14~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux14~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux13~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux13~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux12~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux12~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux30~5                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux30~5                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux11~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux11~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux10~6                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux10~6                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux9~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux9~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux8~1                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux8~1                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux7~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux7~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux6~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux6~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux5~5                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux5~5                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux4~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux4~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux3~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux3~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux2~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux2~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux29~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux29~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux1~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux1~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux0~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux0~3                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux28~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux28~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux27~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux27~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux26~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux26~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux25~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux25~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux24~1                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux24~1                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux23~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux23~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux22~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|DE[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR|Mux22~3                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[0]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[0]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[10]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[10]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[11]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[11]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[12]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[12]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[13]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[13]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[14]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[14]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[15]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[15]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[16]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[16]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[17]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[17]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[18]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[18]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[19]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[19]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[1]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[1]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[20]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[20]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[21]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[21]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[22]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[22]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[23]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[23]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[24]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[24]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[25]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[25]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[26]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[26]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[27]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[27]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[28]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[28]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[29]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[29]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[2]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[2]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[30]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[30]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[31]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[31]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[3]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[3]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[4]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[4]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[5]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[5]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[6]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[6]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[7]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[7]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[8]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[8]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[9]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|writedata_M[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[9]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_B[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata_M[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdatavalid_B                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdatavalid_B                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|waitrequest_B                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent|av_waitrequest ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|waitrequest_B                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent|av_waitrequest ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|waitrequest_M                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent|av_waitrequest ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|waitrequest_M                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent|av_waitrequest ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|write_M                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|write_M                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|write_M                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|write_M                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[0]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[0]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[10]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[10]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[11]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[11]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[12]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[12]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[13]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[13]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[14]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[14]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[15]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[15]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[16]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[16]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[17]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[17]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[18]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[18]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[19]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[19]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[1]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[1]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[20]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[20]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[21]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[21]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[22]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[22]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[23]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[23]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[24]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[24]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[25]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[25]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[26]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[26]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[27]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[27]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[28]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[28]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[29]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[29]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[2]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[2]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[30]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[30]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[31]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[31]                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[3]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[3]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[4]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[4]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[5]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[5]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[6]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[6]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[7]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[7]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[8]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[8]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[9]                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata_M[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM|s[9]                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
+------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Jun  2 11:50:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "disenyo_qsys.qsys"
Info (12250): 2020.06.02.11:50:41 Progress: Loading disenyo_qsys/disenyo_qsys.qsys
Info (12250): 2020.06.02.11:50:41 Progress: Reading input file
Info (12250): 2020.06.02.11:50:41 Progress: Adding clk_0 [clock_source 19.1]
Info (12250): 2020.06.02.11:50:42 Progress: Parameterizing module clk_0
Info (12250): 2020.06.02.11:50:42 Progress: Adding ensamblado_procesador_0 [ensamblado_procesador 1.0]
Info (12250): 2020.06.02.11:50:42 Progress: Parameterizing module ensamblado_procesador_0
Info (12250): 2020.06.02.11:50:42 Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Info (12250): 2020.06.02.11:50:42 Progress: Parameterizing module master_0
Info (12250): 2020.06.02.11:50:42 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 19.1]
Info (12250): 2020.06.02.11:50:42 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2020.06.02.11:50:42 Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2020.06.02.11:50:42 Progress: Parameterizing module sys_sdram_pll_0
Info (12250): 2020.06.02.11:50:42 Progress: Building connections
Info (12250): 2020.06.02.11:50:42 Progress: Parameterizing connections
Info (12250): 2020.06.02.11:50:42 Progress: Validating
Info (12250): 2020.06.02.11:50:43 Progress: Done reading input file
Info (12250): Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0
Info (12250): Disenyo_qsys: Generating disenyo_qsys "disenyo_qsys" for QUARTUS_SYNTH
Info (12250): Ensamblado_procesador_0: "disenyo_qsys" instantiated ensamblado_procesador "ensamblado_procesador_0"
Info (12250): Master_0: "disenyo_qsys" instantiated altera_jtag_avalon_master "master_0"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8415_220830797633312103.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8415_220830797633312103.dir/0003_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "disenyo_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Sys_sdram_pll_0: "disenyo_qsys" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "disenyo_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "disenyo_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Ensamblado_procesador_0_avalon_master_B_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "ensamblado_procesador_0_avalon_master_B_translator"
Info (12250): New_sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "new_sdram_controller_0_s1_translator"
Info (12250): Ensamblado_procesador_0_avalon_master_B_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "ensamblado_procesador_0_avalon_master_B_agent"
Info (12250): New_sdram_controller_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "new_sdram_controller_0_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Disenyo_qsys: Done "disenyo_qsys" with 29 modules, 107 files
Info (12249): Finished elaborating Platform Designer system entity "disenyo_qsys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd
    Info (12022): Found design unit 1: ensamblado_placa-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 24
    Info (12023): Found entity 1: ensamblado_placa File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/disenyo_qsys.v
    Info (12023): Found entity 1: disenyo_qsys File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU.vhd
    Info (12022): Found design unit 1: ALU-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR.vhd
    Info (12022): Found design unit 1: BR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd Line: 25
    Info (12023): Found entity 1: BR File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR_y_corto.vhd
    Info (12022): Found design unit 1: BR_y_corto-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd Line: 24
    Info (12023): Found entity 1: BR_y_corto File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/EVAL.vhd
    Info (12022): Found design unit 1: EVAL-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/EVAL.vhd Line: 18
    Info (12023): Found entity 1: EVAL File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/EVAL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTE.vhd
    Info (12022): Found design unit 1: FMTE-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd Line: 20
    Info (12023): Found entity 1: FMTE File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTI.vhd
    Info (12022): Found design unit 1: FMTI-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd Line: 18
    Info (12023): Found entity 1: FMTI File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTL.vhd
    Info (12022): Found design unit 1: FMTL-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd Line: 21
    Info (12023): Found entity 1: FMTL File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/LIB.vhd
    Info (12022): Found design unit 1: LIB-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/LIB.vhd Line: 20
    Info (12023): Found entity 1: LIB File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/LIB.vhd Line: 12
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/bloqueo_A.vhd
    Info (12022): Found design unit 1: bloqueo_A-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_A.vhd Line: 19
    Info (12023): Found entity 1: bloqueo_A File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_A.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd
    Info (12022): Found design unit 1: bloqueo_CP-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd Line: 19
    Info (12023): Found entity 1: bloqueo_CP File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/bloqueo_M.vhd
    Info (12022): Found design unit 1: bloqueo_M-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_M.vhd Line: 19
    Info (12023): Found entity 1: bloqueo_M File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_M.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/camino_control.vhd
    Info (12022): Found design unit 1: camino_control-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 45
    Info (12023): Found entity 1: camino_control File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUC.vhd
    Info (12022): Found design unit 1: componentesUC (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUP.vhd
    Info (12022): Found design unit 1: componentesUP (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd
    Info (12022): Found design unit 1: componentes_camino_control (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd
    Info (12022): Found design unit 1: componentes_decoder_A (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd
    Info (12022): Found design unit 1: componentes_decoder_DL (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd
    Info (12022): Found design unit 1: componentes_etapaA (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd
    Info (12022): Found design unit 1: componentes_etapaB (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd
    Info (12022): Found design unit 1: componentes_etapaCP (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd
    Info (12022): Found design unit 1: componentes_etapaDL (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd
    Info (12022): Found design unit 1: componentes_etapaF (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd
    Info (12022): Found design unit 1: componentes_etapaM (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_procesador.vhd
    Info (12022): Found design unit 1: componentes_procesador (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/constantes.vhd
    Info (12022): Found design unit 1: constantes (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd
    Info (12022): Found design unit 1: control_cortocircuitos-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd Line: 21
    Info (12023): Found entity 1: control_cortocircuitos File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT_A.vhd
    Info (12022): Found design unit 1: decoFMT_A-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_A.vhd Line: 24
    Info (12023): Found entity 1: decoFMT_A File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_A.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd
    Info (12022): Found design unit 1: decoFMT_DL-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd Line: 22
    Info (12023): Found entity 1: decoFMT_DL File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem_A.vhd
    Info (12022): Found design unit 1: decoMem_A-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_A.vhd Line: 22
    Info (12023): Found entity 1: decoMem_A File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_A.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem_DL.vhd
    Info (12022): Found design unit 1: decoMem_DL-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_DL.vhd Line: 22
    Info (12023): Found entity 1: decoMem_DL File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_DL.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSec.vhd
    Info (12022): Found design unit 1: decoSec-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd Line: 24
    Info (12023): Found entity 1: decoSec File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decocamino.vhd
    Info (12022): Found design unit 1: decocamino-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd Line: 25
    Info (12023): Found entity 1: decocamino File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder_A.vhd
    Info (12022): Found design unit 1: decoder_A-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd Line: 40
    Info (12023): Found entity 1: decoder_A File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder_DL.vhd
    Info (12022): Found design unit 1: decoder_DL-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd Line: 44
    Info (12023): Found entity 1: decoder_DL File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd Line: 14
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd
    Info (12022): Found design unit 1: decoder_procedimientos_pkg (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd Line: 11
    Info (12022): Found design unit 2: decoder_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoopALU.vhd
    Info (12022): Found design unit 1: decoopALU-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 19
    Info (12023): Found entity 1: decoopALU File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v
    Info (12023): Found entity 1: disenyo_qsys_master_0 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: disenyo_qsys_master_0_b2p_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: disenyo_qsys_master_0_p2b_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv
    Info (12023): Found entity 1: disenyo_qsys_master_0_timing_adt File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_router_default_decode File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: disenyo_qsys_mm_interconnect_0_router File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_router_003_default_decode File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: disenyo_qsys_mm_interconnect_0_router_003 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: disenyo_qsys_new_sdram_controller_0_input_efifo_module File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: disenyo_qsys_new_sdram_controller_0 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: disenyo_qsys_new_sdram_controller_0_test_component_ram_module File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: disenyo_qsys_new_sdram_controller_0_test_component File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v
    Info (12023): Found entity 1: disenyo_qsys_sys_sdram_pll_0 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUC.vhd
    Info (12022): Found design unit 1: ensambladoUC-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 58
    Info (12023): Found entity 1: ensambladoUC File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUP.vhd
    Info (12022): Found design unit 1: ensambladoUP-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 58
    Info (12023): Found entity 1: ensambladoUP File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd
    Info (12022): Found design unit 1: ensamblado_procesador-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 28
    Info (12023): Found entity 1: ensamblado_procesador File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaA.vhd
    Info (12022): Found design unit 1: etapaA-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd Line: 27
    Info (12023): Found entity 1: etapaA File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaB.vhd
    Info (12022): Found design unit 1: etapaB-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd Line: 26
    Info (12023): Found entity 1: etapaB File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaCP.vhd
    Info (12022): Found design unit 1: etapaCP-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd Line: 24
    Info (12023): Found entity 1: etapaCP File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaDL.vhd
    Info (12022): Found design unit 1: etapaDL-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd Line: 26
    Info (12023): Found entity 1: etapaDL File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaF.vhd
    Info (12022): Found design unit 1: etapaF-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd Line: 24
    Info (12023): Found entity 1: etapaF File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaM.vhd
    Info (12022): Found design unit 1: etapaM-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaM.vhd Line: 22
    Info (12023): Found entity 1: etapaM File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaM.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fifo.vhd
    Info (12022): Found design unit 1: fifo-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fifo.vhd Line: 24
    Info (12023): Found entity 1: fifo File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fifo.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd
    Info (12022): Found design unit 1: fuerza_bit_0-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd Line: 20
    Info (12023): Found entity 1: fuerza_bit_0 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_1.vhd
    Info (12022): Found design unit 1: mux2_1-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_1.vhd Line: 19
    Info (12023): Found entity 1: mux2_1 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_1.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_32.vhd
    Info (12022): Found design unit 1: mux2_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd Line: 19
    Info (12023): Found entity 1: mux2_32 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_4.vhd
    Info (12022): Found design unit 1: mux2_4-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_4.vhd Line: 19
    Info (12023): Found entity 1: mux2_4 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_4.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux3_32.vhd
    Info (12022): Found design unit 1: mux3_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd Line: 19
    Info (12023): Found entity 1: mux3_32 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux4_32.vhd
    Info (12022): Found design unit 1: mux4_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd Line: 18
    Info (12023): Found entity 1: mux4_32 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg1.vhd
    Info (12022): Found design unit 1: reg1-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1.vhd Line: 19
    Info (12023): Found entity 1: reg1 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg1pe.vhd
    Info (12022): Found design unit 1: reg1pe-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1pe.vhd Line: 20
    Info (12023): Found entity 1: reg1pe File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1pe.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32.vhd
    Info (12022): Found design unit 1: reg32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd Line: 19
    Info (12023): Found entity 1: reg32 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32pe.vhd
    Info (12022): Found design unit 1: reg32pe-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd Line: 20
    Info (12023): Found entity 1: reg32pe File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg5.vhd
    Info (12022): Found design unit 1: reg5-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5.vhd Line: 19
    Info (12023): Found entity 1: reg5 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg5pe.vhd
    Info (12022): Found design unit 1: reg5pe-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5pe.vhd Line: 20
    Info (12023): Found entity 1: reg5pe File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5pe.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/regN.vhd
    Info (12022): Found design unit 1: regN-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regN.vhd Line: 21
    Info (12023): Found entity 1: regN File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regN.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/regNpe.vhd
    Info (12022): Found design unit 1: regNpe-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regNpe.vhd Line: 22
    Info (12023): Found entity 1: regNpe File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regNpe.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/retardos.vhd
    Info (12022): Found design unit 1: retardos (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/riesgo_datos.vhd
    Info (12022): Found design unit 1: riesgo_datos-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/riesgo_datos.vhd Line: 20
    Info (12023): Found entity 1: riesgo_datos File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/riesgo_datos.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/sumador4.vhd
    Info (12022): Found design unit 1: sumador4-compor File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/sumador4.vhd Line: 20
    Info (12023): Found entity 1: sumador4 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/sumador4.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/tipos.vhd
    Info (12022): Found design unit 1: tipos (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd Line: 9
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "ensamblado_placa" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[2..1]" at ensamblado_placa.vhd(13) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 13
Info (12128): Elaborating entity "disenyo_qsys" for hierarchy "disenyo_qsys:ensam" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 45
Info (12128): Elaborating entity "ensamblado_procesador" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 76
Info (12128): Elaborating entity "ensambladoUC" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at ensambladoUC.vhd(75): object "s_val_F" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 75
Info (12128): Elaborating entity "camino_control" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 92
Info (12128): Elaborating entity "mux2_1" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_DL" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 73
Info (12128): Elaborating entity "reg1pe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 76
Info (12128): Elaborating entity "mux2_32" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|mux2_32:minyec_instr_A" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 80
Info (12128): Elaborating entity "reg32pe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg32pe:RA_instr" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 87
Info (12128): Elaborating entity "regNpe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_opALU" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 91
Info (12128): Elaborating entity "regNpe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RA_mEBR_sel" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 100
Info (12128): Elaborating entity "reg5pe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5pe:RA_IDE" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 103
Info (12128): Elaborating entity "regNpe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_ext_sig" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 128
Info (12128): Elaborating entity "reg1" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg1:RF_val" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 145
Info (12128): Elaborating entity "regN" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_tipo" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 146
Info (12128): Elaborating entity "regN" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_ext_sig" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 148
Info (12128): Elaborating entity "reg5" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd Line: 152
Info (12128): Elaborating entity "decoder_DL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 110
Info (12128): Elaborating entity "decocamino" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decocamino:camino" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd Line: 59
Info (12128): Elaborating entity "decoopALU" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd Line: 63
Warning (10631): VHDL Process Statement warning at decoopALU.vhd(29): inferring latch(es) for signal or variable "opALU", which holds its previous value in one or more paths through the process File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 29
Info (10041): Inferred latch for "opALU[0]" at decoopALU.vhd(29) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 29
Info (10041): Inferred latch for "opALU[1]" at decoopALU.vhd(29) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 29
Info (10041): Inferred latch for "opALU[2]" at decoopALU.vhd(29) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 29
Info (10041): Inferred latch for "opALU[3]" at decoopALU.vhd(29) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 29
Info (10041): Inferred latch for "opALU[4]" at decoopALU.vhd(29) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 29
Info (12128): Elaborating entity "decoMem_DL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoMem_DL:MEMORIA_DL" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd Line: 65
Info (12128): Elaborating entity "decoFMT_DL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoFMT_DL:FMT_DL" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd Line: 67
Info (12128): Elaborating entity "decoder_A" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 115
Info (12128): Elaborating entity "decoMem_A" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoMem_A:MEMORIA_A" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd Line: 50
Info (12128): Elaborating entity "decoFMT_A" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoFMT_A:FMT_A" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd Line: 53
Info (12128): Elaborating entity "decoSec" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd Line: 57
Info (12128): Elaborating entity "bloqueo_CP" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_CP:bloqCP" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 120
Info (12128): Elaborating entity "bloqueo_A" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_A:bloqA" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 123
Info (12128): Elaborating entity "bloqueo_M" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|bloqueo_M:bloqM" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 126
Info (12128): Elaborating entity "riesgo_datos" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|riesgo_datos:riesgDatos" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 130
Info (12128): Elaborating entity "LIB" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|LIB:LIBloq" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 135
Info (12128): Elaborating entity "ensambladoUP" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 63
Info (12128): Elaborating entity "etapaCP" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 71
Info (12128): Elaborating entity "sumador4" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd Line: 53
Info (12128): Elaborating entity "etapaB" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 73
Info (12128): Elaborating entity "fifo" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd Line: 35
Info (12128): Elaborating entity "etapaDL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 78
Info (12128): Elaborating entity "BR_y_corto" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd Line: 42
Info (12128): Elaborating entity "control_cortocircuitos" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd Line: 63
Info (12128): Elaborating entity "BR" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd Line: 67
Info (12128): Elaborating entity "reg32" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|reg32:RDE" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd Line: 70
Info (12128): Elaborating entity "FMTI" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|FMTI:fmtimm" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd Line: 44
Info (12128): Elaborating entity "etapaA" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 83
Info (12128): Elaborating entity "EVAL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|EVAL:ev" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd Line: 41
Info (12128): Elaborating entity "ALU" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|ALU:al" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd Line: 42
Info (12128): Elaborating entity "fuerza_bit_0" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|fuerza_bit_0:fb0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd Line: 43
Info (12128): Elaborating entity "FMTE" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaA:eA|FMTE:fmtent" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd Line: 44
Info (12128): Elaborating entity "etapaM" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaM:eM" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 89
Info (12128): Elaborating entity "etapaF" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 92
Info (12128): Elaborating entity "FMTL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|FMTL:fmtlec" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd Line: 33
Info (12128): Elaborating entity "mux4_32" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd Line: 34
Info (12128): Elaborating entity "disenyo_qsys_master_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 94
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "disenyo_qsys_master_0_timing_adt" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at disenyo_qsys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "disenyo_qsys_master_0_b2p_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at disenyo_qsys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at disenyo_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "disenyo_qsys_master_0_p2b_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_p2b_adapter:p2b_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "disenyo_qsys_new_sdram_controller_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 117
Info (12128): Elaborating entity "disenyo_qsys_new_sdram_controller_0_input_efifo_module" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "disenyo_qsys_sys_sdram_pll_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 125
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altpll_3lb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 162
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 270
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 330
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 454
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 535
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 616
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 697
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 781
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 822
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 838
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_default_decode" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_003" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 886
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_003_default_decode" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_cmd_demux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 903
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_cmd_mux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 966
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_rsp_demux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 995
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_rsp_mux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1012
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1075
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "disenyo_qsys:ensam|altera_reset_controller:rst_controller" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 225
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "disenyo_qsys:ensam|altera_reset_controller:rst_controller_001" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 288
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fe24.tdf
    Info (12023): Found entity 1: altsyncram_fe24 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_fe24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aji.tdf
    Info (12023): Found entity 1: cntr_aji File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_aji.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.02.11:51:03 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|registros_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_datos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|buff_CP_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0"
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR|altsyncram:registros_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_trd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0"
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|etapaB:eB|fifo:buff|altsyncram:buff_datos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf
    Info (12023): Found entity 1: altsyncram_mcc1 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_mcc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf
    Info (12023): Found entity 1: altsyncram_0qg1 File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_0qg1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 13
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 719 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altpll_3lb2.tdf Line: 28
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 14
Info (21057): Implemented 10176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 9628 logic cells
    Info (21064): Implemented 479 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1151 megabytes
    Info: Processing ended: Tue Jun  2 11:51:31 2020
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg.


