/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
/*
 * Copyright 2021-2022 NXP
 */

#ifndef NXP_S32_SIUL2_MEMORY_H
#define NXP_S32_SIUL2_MEMORY_H

#define MIDR_SIUL2_0		(0)
#define MIDR_SIUL2_1		(1)
#define MSCRS_SIUL2_0		(2)
#define MSCRS_SIUL2_1		(3)
#define MSCRS_SIUL2_1_0		(4)
#define MSCRS_SIUL2_1_1		(5)
#define IMCRS_SIUL2_0		(6)
#define IMCRS_SIUL2_1_0		(7)
#define IMCRS_SIUL2_1_EIRQS	(8)
#define IMCRS_SIUL2_1_1		(9)
#define OPADS_SIUL2_0		(10)
#define OPADS_SIUL2_1		(11)
#define IPADS_SIUL2_0		(12)
#define IPADS_SIUL2_1		(13)
#define EIRQS_SIUL2_1		(14)

#endif /* NXP_S32_SIUL2_MEMORY_H */

