[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19141       tick       1705760        756197        713746       1705760 
      2  19141       tick       4171891       2030383       2014717       4171891 
      3  19141       tick       4135027       2013367       1996213       4135027 
      4  19141       tick       4146324       2018161       1981242       4146324 
      5  19141       tick       4121305       2006429       1966986       4121305 
      6  19141       tick       4142923       2016178       1970692       4142923 
      7  19141       tick       4142454       2017276       1995064       4142454 
      8  19141       tick       4130245       2010448       1993304       4130245 
      9  19141       tick       4143341       2015835       1994933       4143341 
     10  19141       tick       4133745       2013151       1997025       4133745 
     11  19141       tick       4129453       2009857       1993571       4129453 
     12  19141       tick       4009722       1952610       1937962       4009722 
     13  19141       tick       4260901       2074188       2056760       4260901 
     14  19141       tick       4132857       2012025       1990266       4132857 
     15  19141       tick       4138053       2013693       1995710       4138053 
     16  19141       tick       4138423       2014731       1999396       4138423 
     17  19141       tick       4132229       2011748       1991686       4132229 
     18  19141       tick       4139974       2015621       2000235       4139974 
     19  19141       tick       4142137       2016673       1995831       4142137 
     20  19141       tick       4131859       2012244       1996199       4131859 
     21  19141       exit       1859788        905593        896075       1859788 
