\hypertarget{struct_u_s_a_r_t___init_type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___init_type_def}\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}


U\+S\+A\+RT Init Structure definition.  




{\ttfamily \#include $<$stm32f0xx\+\_\+hal\+\_\+usart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}{Baud\+Rate}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}{Word\+Length}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}{Stop\+Bits}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}{Parity}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_a83f278c9d173d3cd021644692bf3c435}{C\+L\+K\+Polarity}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_aba7183911cbc41063270dab182de768f}{C\+L\+K\+Phase}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}{C\+L\+K\+Last\+Bit}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT Init Structure definition. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}\label{struct_u_s_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!Baud\+Rate@{Baud\+Rate}}
\index{Baud\+Rate@{Baud\+Rate}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Baud\+Rate}{BaudRate}}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate}

This member configures the Usart communication baud rate. The baud rate is computed using the following formula\+: Baud Rate Register = ((P\+C\+L\+Kx) / ((huart-\/$>$Init.\+Baud\+Rate))). \mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}\label{struct_u_s_a_r_t___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Last\+Bit@{C\+L\+K\+Last\+Bit}}
\index{C\+L\+K\+Last\+Bit@{C\+L\+K\+Last\+Bit}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+Last\+Bit}{CLKLastBit}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Last\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (M\+SB) has to be output on the S\+C\+LK pin in synchronous mode. This parameter can be a value of \hyperlink{group___u_s_a_r_t___last___bit}{U\+S\+A\+RT Last Bit}. \mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_aba7183911cbc41063270dab182de768f}\label{struct_u_s_a_r_t___init_type_def_aba7183911cbc41063270dab182de768f}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Phase@{C\+L\+K\+Phase}}
\index{C\+L\+K\+Phase@{C\+L\+K\+Phase}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+Phase}{CLKPhase}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Phase}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___phase}{U\+S\+A\+RT Clock Phase}. \mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_a83f278c9d173d3cd021644692bf3c435}\label{struct_u_s_a_r_t___init_type_def_a83f278c9d173d3cd021644692bf3c435}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Polarity@{C\+L\+K\+Polarity}}
\index{C\+L\+K\+Polarity@{C\+L\+K\+Polarity}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+Polarity}{CLKPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Polarity}

Specifies the steady state of the serial clock. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___polarity}{U\+S\+A\+RT Clock Polarity}. \mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\label{struct_u_s_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!Mode@{Mode}}
\index{Mode@{Mode}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \hyperlink{group___u_s_a_r_t___mode}{U\+S\+A\+RT Mode}. \mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}\label{struct_u_s_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!Parity@{Parity}}
\index{Parity@{Parity}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Parity}{Parity}}
{\footnotesize\ttfamily uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \hyperlink{group___u_s_a_r_t___parity}{U\+S\+A\+RT Parity} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the M\+SB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}
\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}\label{struct_u_s_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!Stop\+Bits@{Stop\+Bits}}
\index{Stop\+Bits@{Stop\+Bits}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Stop\+Bits}{StopBits}}
{\footnotesize\ttfamily uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \hyperlink{group___u_s_a_r_t___stop___bits}{U\+S\+A\+RT Number of Stop Bits}. \mbox{\Hypertarget{struct_u_s_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}\label{struct_u_s_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}} 
\index{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}!Word\+Length@{Word\+Length}}
\index{Word\+Length@{Word\+Length}!U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Word\+Length}{WordLength}}
{\footnotesize\ttfamily uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \hyperlink{group___u_s_a_r_t_ex___word___length}{U\+S\+A\+R\+T\+Ex Word Length}. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f0xx__hal__usart_8h}{stm32f0xx\+\_\+hal\+\_\+usart.\+h}\end{DoxyCompactItemize}
