{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:43:18 2009 " "Info: Processing started: Thu Dec 17 09:43:18 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_poker_bot -c vga_poker_bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_poker_bot -c vga_poker_bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 register debouncer:d2\|clean register poker_bot:poker_game\|S\[2\] 12.584 ns " "Info: Slack time is 12.584 ns for clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" between source register \"debouncer:d2\|clean\" and destination register \"poker_bot:poker_game\|S\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.376 ns + Largest register register " "Info: + Largest register to register requirement is 17.376 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns + Largest " "Info: + Largest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 destination 2.636 ns + Shortest register " "Info: + Shortest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 1224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1224; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.636 ns poker_bot:poker_game\|S\[2\] 3 REG LCFF_X47_Y25_N13 8 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 8; REG Node = 'poker_bot:poker_game\|S\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|S[2] } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|S[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|S[2] {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G0 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns debouncer:d2\|clean 3 REG LCFF_X23_Y21_N17 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 5; REG Node = 'debouncer:d2\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|S[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|S[2] {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 174 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|S[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|S[2] {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.792 ns - Longest register register " "Info: - Longest register to register delay is 4.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:d2\|clean 1 REG LCFF_X23_Y21_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 5; REG Node = 'debouncer:d2\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:d2|clean } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.029 ns) + CELL(0.275 ns) 3.304 ns poker_bot:poker_game\|Mux0~0 2 COMB LCCOMB_X47_Y25_N2 1 " "Info: 2: + IC(3.029 ns) + CELL(0.275 ns) = 3.304 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 1; COMB Node = 'poker_bot:poker_game\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { debouncer:d2|clean poker_bot:poker_game|Mux0~0 } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.420 ns) 4.001 ns poker_bot:poker_game\|Mux0~1 3 COMB LCCOMB_X47_Y25_N20 1 " "Info: 3: + IC(0.277 ns) + CELL(0.420 ns) = 4.001 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 1; COMB Node = 'poker_bot:poker_game\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { poker_bot:poker_game|Mux0~0 poker_bot:poker_game|Mux0~1 } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.708 ns poker_bot:poker_game\|S\[2\]~0 4 COMB LCCOMB_X47_Y25_N12 1 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 4.708 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 1; COMB Node = 'poker_bot:poker_game\|S\[2\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { poker_bot:poker_game|Mux0~1 poker_bot:poker_game|S[2]~0 } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.792 ns poker_bot:poker_game\|S\[2\] 5 REG LCFF_X47_Y25_N13 8 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.792 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 8; REG Node = 'poker_bot:poker_game\|S\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { poker_bot:poker_game|S[2]~0 poker_bot:poker_game|S[2] } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.217 ns ( 25.40 % ) " "Info: Total cell delay = 1.217 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.575 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.792 ns" { debouncer:d2|clean poker_bot:poker_game|Mux0~0 poker_bot:poker_game|Mux0~1 poker_bot:poker_game|S[2]~0 poker_bot:poker_game|S[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.792 ns" { debouncer:d2|clean {} poker_bot:poker_game|Mux0~0 {} poker_bot:poker_game|Mux0~1 {} poker_bot:poker_game|S[2]~0 {} poker_bot:poker_game|S[2] {} } { 0.000ns 3.029ns 0.277ns 0.269ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|S[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|S[2] {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.792 ns" { debouncer:d2|clean poker_bot:poker_game|Mux0~0 poker_bot:poker_game|Mux0~1 poker_bot:poker_game|S[2]~0 poker_bot:poker_game|S[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.792 ns" { debouncer:d2|clean {} poker_bot:poker_game|Mux0~0 {} poker_bot:poker_game|Mux0~1 {} poker_bot:poker_game|S[2]~0 {} poker_bot:poker_game|S[2] {} } { 0.000ns 3.029ns 0.277ns 0.269ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 register VgaAdapter:inst\|yCounter\[6\] memory VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a7~porta_address_reg11 34.484 ns " "Info: Slack time is 34.484 ns for clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" between source register \"VgaAdapter:inst\|yCounter\[6\]\" and destination memory \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a7~porta_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "181.29 MHz 5.516 ns " "Info: Fmax is 181.29 MHz (period= 5.516 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.764 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.764 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.049 ns + Largest " "Info: + Largest clock skew is 0.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 destination 2.709 ns + Shortest memory " "Info: + Shortest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to destination memory is 2.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 345 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 345; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.661 ns) 2.709 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a7~porta_address_reg11 3 MEM M4K_X52_Y16 1 " "Info: 3: + IC(0.957 ns) + CELL(0.661 ns) = 2.709 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a7~porta_address_reg11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 293 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.40 % ) " "Info: Total cell delay = 0.661 ns ( 24.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 75.60 % ) " "Info: Total interconnect delay = 2.048 ns ( 75.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 {} } { 0.000ns 1.091ns 0.957ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 source 2.660 ns - Longest register " "Info: - Longest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 345 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 345; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns VgaAdapter:inst\|yCounter\[6\] 3 REG LCFF_X15_Y19_N25 11 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X15_Y19_N25; Fanout = 11; REG Node = 'VgaAdapter:inst\|yCounter\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[6] } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[6] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 {} } { 0.000ns 1.091ns 0.957ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[6] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 293 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 {} } { 0.000ns 1.091ns 0.957ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[6] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.280 ns - Longest register memory " "Info: - Longest register to memory delay is 5.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:inst\|yCounter\[6\] 1 REG LCFF_X15_Y19_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y19_N25; Fanout = 11; REG Node = 'VgaAdapter:inst\|yCounter\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|yCounter[6] } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.275 ns) 1.067 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|decode_9oa:decode_a\|w_anode394w\[3\]~2 2 COMB LCCOMB_X16_Y19_N30 36 " "Info: 2: + IC(0.792 ns) + CELL(0.275 ns) = 1.067 ns; Loc. = LCCOMB_X16_Y19_N30; Fanout = 36; COMB Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|decode_9oa:decode_a\|w_anode394w\[3\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { VgaAdapter:inst|yCounter[6] VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|decode_9oa:decode_a|w_anode394w[3]~2 } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/decode_9oa.tdf" 35 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.581 ns) + CELL(0.632 ns) 5.280 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a7~porta_address_reg11 3 MEM M4K_X52_Y16 1 " "Info: 3: + IC(3.581 ns) + CELL(0.632 ns) = 5.280 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a7~porta_address_reg11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|decode_9oa:decode_a|w_anode394w[3]~2 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 293 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 17.18 % ) " "Info: Total cell delay = 0.907 ns ( 17.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.373 ns ( 82.82 % ) " "Info: Total interconnect delay = 4.373 ns ( 82.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { VgaAdapter:inst|yCounter[6] VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|decode_9oa:decode_a|w_anode394w[3]~2 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { VgaAdapter:inst|yCounter[6] {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|decode_9oa:decode_a|w_anode394w[3]~2 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 {} } { 0.000ns 0.792ns 3.581ns } { 0.000ns 0.275ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 {} } { 0.000ns 1.091ns 0.957ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[6] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { VgaAdapter:inst|yCounter[6] VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|decode_9oa:decode_a|w_anode394w[3]~2 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { VgaAdapter:inst|yCounter[6] {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|decode_9oa:decode_a|w_anode394w[3]~2 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a7~porta_address_reg11 {} } { 0.000ns 0.792ns 3.581ns } { 0.000ns 0.275ns 0.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register debouncer:d1\|count\[6\] register debouncer:d1\|count\[19\] 15.113 ns " "Info: Slack time is 15.113 ns for clock \"clk\" between source register \"debouncer:d1\|count\[6\]\" and destination register \"debouncer:d1\|count\[19\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "204.62 MHz 4.887 ns " "Info: Fmax is 204.62 MHz (period= 4.887 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.781 ns + Largest register register " "Info: + Largest register to register requirement is 19.781 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G0 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns debouncer:d1\|count\[19\] 3 REG LCFF_X21_Y13_N19 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 2; REG Node = 'debouncer:d1\|count\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl debouncer:d1|count[19] } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl debouncer:d1|count[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.679 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G0 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns debouncer:d1\|count\[6\] 3 REG LCFF_X21_Y14_N25 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X21_Y14_N25; Fanout = 3; REG Node = 'debouncer:d1\|count\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl debouncer:d1|count[6] } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl debouncer:d1|count[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl debouncer:d1|count[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl debouncer:d1|count[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl debouncer:d1|count[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl debouncer:d1|count[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.668 ns - Longest register register " "Info: - Longest register to register delay is 4.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:d1\|count\[6\] 1 REG LCFF_X21_Y14_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N25; Fanout = 3; REG Node = 'debouncer:d1\|count\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:d1|count[6] } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.398 ns) 0.742 ns debouncer:d1\|Equal0~1 2 COMB LCCOMB_X21_Y14_N10 1 " "Info: 2: + IC(0.344 ns) + CELL(0.398 ns) = 0.742 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 1; COMB Node = 'debouncer:d1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { debouncer:d1|count[6] debouncer:d1|Equal0~1 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.436 ns) 1.449 ns debouncer:d1\|Equal0~2 3 COMB LCCOMB_X21_Y14_N4 1 " "Info: 3: + IC(0.271 ns) + CELL(0.436 ns) = 1.449 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 1; COMB Node = 'debouncer:d1\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { debouncer:d1|Equal0~1 debouncer:d1|Equal0~2 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 1.983 ns debouncer:d1\|Equal0~6 4 COMB LCCOMB_X21_Y14_N2 3 " "Info: 4: + IC(0.259 ns) + CELL(0.275 ns) = 1.983 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 3; COMB Node = 'debouncer:d1\|Equal0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { debouncer:d1|Equal0~2 debouncer:d1|Equal0~6 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 2.645 ns debouncer:d1\|count\[0\]~61 5 COMB LCCOMB_X21_Y14_N12 2 " "Info: 5: + IC(0.269 ns) + CELL(0.393 ns) = 2.645 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 2; COMB Node = 'debouncer:d1\|count\[0\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { debouncer:d1|Equal0~6 debouncer:d1|count[0]~61 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.804 ns debouncer:d1\|count\[1\]~63 6 COMB LCCOMB_X21_Y14_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.804 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 2; COMB Node = 'debouncer:d1\|count\[1\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { debouncer:d1|count[0]~61 debouncer:d1|count[1]~63 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.875 ns debouncer:d1\|count\[2\]~65 7 COMB LCCOMB_X21_Y14_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.875 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'debouncer:d1\|count\[2\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[1]~63 debouncer:d1|count[2]~65 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.946 ns debouncer:d1\|count\[3\]~67 8 COMB LCCOMB_X21_Y14_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.946 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 2; COMB Node = 'debouncer:d1\|count\[3\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[2]~65 debouncer:d1|count[3]~67 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.017 ns debouncer:d1\|count\[4\]~69 9 COMB LCCOMB_X21_Y14_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.017 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 2; COMB Node = 'debouncer:d1\|count\[4\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[3]~67 debouncer:d1|count[4]~69 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.088 ns debouncer:d1\|count\[5\]~71 10 COMB LCCOMB_X21_Y14_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.088 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 2; COMB Node = 'debouncer:d1\|count\[5\]~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[4]~69 debouncer:d1|count[5]~71 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.159 ns debouncer:d1\|count\[6\]~73 11 COMB LCCOMB_X21_Y14_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.159 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 2; COMB Node = 'debouncer:d1\|count\[6\]~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[5]~71 debouncer:d1|count[6]~73 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.230 ns debouncer:d1\|count\[7\]~75 12 COMB LCCOMB_X21_Y14_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.230 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 2; COMB Node = 'debouncer:d1\|count\[7\]~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[6]~73 debouncer:d1|count[7]~75 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.301 ns debouncer:d1\|count\[8\]~77 13 COMB LCCOMB_X21_Y14_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.301 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 2; COMB Node = 'debouncer:d1\|count\[8\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[7]~75 debouncer:d1|count[8]~77 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.447 ns debouncer:d1\|count\[9\]~79 14 COMB LCCOMB_X21_Y14_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 3.447 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 2; COMB Node = 'debouncer:d1\|count\[9\]~79'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { debouncer:d1|count[8]~77 debouncer:d1|count[9]~79 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.518 ns debouncer:d1\|count\[10\]~81 15 COMB LCCOMB_X21_Y13_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.518 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 2; COMB Node = 'debouncer:d1\|count\[10\]~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[9]~79 debouncer:d1|count[10]~81 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.589 ns debouncer:d1\|count\[11\]~83 16 COMB LCCOMB_X21_Y13_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.589 ns; Loc. = LCCOMB_X21_Y13_N2; Fanout = 2; COMB Node = 'debouncer:d1\|count\[11\]~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[10]~81 debouncer:d1|count[11]~83 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.660 ns debouncer:d1\|count\[12\]~85 17 COMB LCCOMB_X21_Y13_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.660 ns; Loc. = LCCOMB_X21_Y13_N4; Fanout = 2; COMB Node = 'debouncer:d1\|count\[12\]~85'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[11]~83 debouncer:d1|count[12]~85 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.731 ns debouncer:d1\|count\[13\]~87 18 COMB LCCOMB_X21_Y13_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.731 ns; Loc. = LCCOMB_X21_Y13_N6; Fanout = 2; COMB Node = 'debouncer:d1\|count\[13\]~87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[12]~85 debouncer:d1|count[13]~87 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.802 ns debouncer:d1\|count\[14\]~89 19 COMB LCCOMB_X21_Y13_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.802 ns; Loc. = LCCOMB_X21_Y13_N8; Fanout = 2; COMB Node = 'debouncer:d1\|count\[14\]~89'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[13]~87 debouncer:d1|count[14]~89 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.873 ns debouncer:d1\|count\[15\]~91 20 COMB LCCOMB_X21_Y13_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.873 ns; Loc. = LCCOMB_X21_Y13_N10; Fanout = 2; COMB Node = 'debouncer:d1\|count\[15\]~91'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[14]~89 debouncer:d1|count[15]~91 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.944 ns debouncer:d1\|count\[16\]~93 21 COMB LCCOMB_X21_Y13_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.944 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 2; COMB Node = 'debouncer:d1\|count\[16\]~93'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[15]~91 debouncer:d1|count[16]~93 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.103 ns debouncer:d1\|count\[17\]~95 22 COMB LCCOMB_X21_Y13_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 4.103 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 2; COMB Node = 'debouncer:d1\|count\[17\]~95'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { debouncer:d1|count[16]~93 debouncer:d1|count[17]~95 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.174 ns debouncer:d1\|count\[18\]~97 23 COMB LCCOMB_X21_Y13_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.174 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 1; COMB Node = 'debouncer:d1\|count\[18\]~97'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { debouncer:d1|count[17]~95 debouncer:d1|count[18]~97 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.584 ns debouncer:d1\|count\[19\]~98 24 COMB LCCOMB_X21_Y13_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.584 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 1; COMB Node = 'debouncer:d1\|count\[19\]~98'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { debouncer:d1|count[18]~97 debouncer:d1|count[19]~98 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.668 ns debouncer:d1\|count\[19\] 25 REG LCFF_X21_Y13_N19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 4.668 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 2; REG Node = 'debouncer:d1\|count\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debouncer:d1|count[19]~98 debouncer:d1|count[19] } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.525 ns ( 75.51 % ) " "Info: Total cell delay = 3.525 ns ( 75.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 24.49 % ) " "Info: Total interconnect delay = 1.143 ns ( 24.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { debouncer:d1|count[6] debouncer:d1|Equal0~1 debouncer:d1|Equal0~2 debouncer:d1|Equal0~6 debouncer:d1|count[0]~61 debouncer:d1|count[1]~63 debouncer:d1|count[2]~65 debouncer:d1|count[3]~67 debouncer:d1|count[4]~69 debouncer:d1|count[5]~71 debouncer:d1|count[6]~73 debouncer:d1|count[7]~75 debouncer:d1|count[8]~77 debouncer:d1|count[9]~79 debouncer:d1|count[10]~81 debouncer:d1|count[11]~83 debouncer:d1|count[12]~85 debouncer:d1|count[13]~87 debouncer:d1|count[14]~89 debouncer:d1|count[15]~91 debouncer:d1|count[16]~93 debouncer:d1|count[17]~95 debouncer:d1|count[18]~97 debouncer:d1|count[19]~98 debouncer:d1|count[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { debouncer:d1|count[6] {} debouncer:d1|Equal0~1 {} debouncer:d1|Equal0~2 {} debouncer:d1|Equal0~6 {} debouncer:d1|count[0]~61 {} debouncer:d1|count[1]~63 {} debouncer:d1|count[2]~65 {} debouncer:d1|count[3]~67 {} debouncer:d1|count[4]~69 {} debouncer:d1|count[5]~71 {} debouncer:d1|count[6]~73 {} debouncer:d1|count[7]~75 {} debouncer:d1|count[8]~77 {} debouncer:d1|count[9]~79 {} debouncer:d1|count[10]~81 {} debouncer:d1|count[11]~83 {} debouncer:d1|count[12]~85 {} debouncer:d1|count[13]~87 {} debouncer:d1|count[14]~89 {} debouncer:d1|count[15]~91 {} debouncer:d1|count[16]~93 {} debouncer:d1|count[17]~95 {} debouncer:d1|count[18]~97 {} debouncer:d1|count[19]~98 {} debouncer:d1|count[19] {} } { 0.000ns 0.344ns 0.271ns 0.259ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.436ns 0.275ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl debouncer:d1|count[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl debouncer:d1|count[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d1|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { debouncer:d1|count[6] debouncer:d1|Equal0~1 debouncer:d1|Equal0~2 debouncer:d1|Equal0~6 debouncer:d1|count[0]~61 debouncer:d1|count[1]~63 debouncer:d1|count[2]~65 debouncer:d1|count[3]~67 debouncer:d1|count[4]~69 debouncer:d1|count[5]~71 debouncer:d1|count[6]~73 debouncer:d1|count[7]~75 debouncer:d1|count[8]~77 debouncer:d1|count[9]~79 debouncer:d1|count[10]~81 debouncer:d1|count[11]~83 debouncer:d1|count[12]~85 debouncer:d1|count[13]~87 debouncer:d1|count[14]~89 debouncer:d1|count[15]~91 debouncer:d1|count[16]~93 debouncer:d1|count[17]~95 debouncer:d1|count[18]~97 debouncer:d1|count[19]~98 debouncer:d1|count[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { debouncer:d1|count[6] {} debouncer:d1|Equal0~1 {} debouncer:d1|Equal0~2 {} debouncer:d1|Equal0~6 {} debouncer:d1|count[0]~61 {} debouncer:d1|count[1]~63 {} debouncer:d1|count[2]~65 {} debouncer:d1|count[3]~67 {} debouncer:d1|count[4]~69 {} debouncer:d1|count[5]~71 {} debouncer:d1|count[6]~73 {} debouncer:d1|count[7]~75 {} debouncer:d1|count[8]~77 {} debouncer:d1|count[9]~79 {} debouncer:d1|count[10]~81 {} debouncer:d1|count[11]~83 {} debouncer:d1|count[12]~85 {} debouncer:d1|count[13]~87 {} debouncer:d1|count[14]~89 {} debouncer:d1|count[15]~91 {} debouncer:d1|count[16]~93 {} debouncer:d1|count[17]~95 {} debouncer:d1|count[18]~97 {} debouncer:d1|count[19]~98 {} debouncer:d1|count[19] {} } { 0.000ns 0.344ns 0.271ns 0.259ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.436ns 0.275ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 register poker_bot:poker_game\|cur register poker_bot:poker_game\|cur 391 ps " "Info: Minimum slack time is 391 ps for clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" between source register \"poker_bot:poker_game\|cur\" and destination register \"poker_bot:poker_game\|cur\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_bot:poker_game\|cur 1 REG LCFF_X47_Y20_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 2; REG Node = 'poker_bot:poker_game\|cur'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_bot:poker_game|cur } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns poker_bot:poker_game\|cur~0 2 COMB LCCOMB_X47_Y20_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y20_N24; Fanout = 1; COMB Node = 'poker_bot:poker_game\|cur~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { poker_bot:poker_game|cur poker_bot:poker_game|cur~0 } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns poker_bot:poker_game\|cur 3 REG LCFF_X47_Y20_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 2; REG Node = 'poker_bot:poker_game\|cur'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { poker_bot:poker_game|cur~0 poker_bot:poker_game|cur } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { poker_bot:poker_game|cur poker_bot:poker_game|cur~0 poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { poker_bot:poker_game|cur {} poker_bot:poker_game|cur~0 {} poker_bot:poker_game|cur {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 destination 2.656 ns + Longest register " "Info: + Longest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 1224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1224; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns poker_bot:poker_game\|cur 3 REG LCFF_X47_Y20_N25 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 2; REG Node = 'poker_bot:poker_game\|cur'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|cur {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 1224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1224; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns poker_bot:poker_game\|cur 3 REG LCFF_X47_Y20_N25 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X47_Y20_N25; Fanout = 2; REG Node = 'poker_bot:poker_game\|cur'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|cur {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|cur {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|cur {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { poker_bot:poker_game|cur poker_bot:poker_game|cur~0 poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { poker_bot:poker_game|cur {} poker_bot:poker_game|cur~0 {} poker_bot:poker_game|cur {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|cur } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|cur {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 register VgaAdapter:inst\|xCounter\[8\] register VgaAdapter:inst\|VGA_HS1 549 ps " "Info: Minimum slack time is 549 ps for clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" between source register \"VgaAdapter:inst\|xCounter\[8\]\" and destination register \"VgaAdapter:inst\|VGA_HS1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.565 ns + Shortest register register " "Info: + Shortest register to register delay is 0.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:inst\|xCounter\[8\] 1 REG LCFF_X21_Y18_N3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N3; Fanout = 29; REG Node = 'VgaAdapter:inst\|xCounter\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.149 ns) 0.481 ns VgaAdapter:inst\|VGA_HS1~3 2 COMB LCCOMB_X21_Y18_N26 1 " "Info: 2: + IC(0.332 ns) + CELL(0.149 ns) = 0.481 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 1; COMB Node = 'VgaAdapter:inst\|VGA_HS1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { VgaAdapter:inst|xCounter[8] VgaAdapter:inst|VGA_HS1~3 } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.565 ns VgaAdapter:inst\|VGA_HS1 3 REG LCFF_X21_Y18_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.565 ns; Loc. = LCFF_X21_Y18_N27; Fanout = 1; REG Node = 'VgaAdapter:inst\|VGA_HS1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VgaAdapter:inst|VGA_HS1~3 VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 41.24 % ) " "Info: Total cell delay = 0.233 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 58.76 % ) " "Info: Total interconnect delay = 0.332 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VgaAdapter:inst|xCounter[8] VgaAdapter:inst|VGA_HS1~3 VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.565 ns" { VgaAdapter:inst|xCounter[8] {} VgaAdapter:inst|VGA_HS1~3 {} VgaAdapter:inst|VGA_HS1 {} } { 0.000ns 0.332ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 destination 2.662 ns + Longest register " "Info: + Longest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 345 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 345; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns VgaAdapter:inst\|VGA_HS1 3 REG LCFF_X21_Y18_N27 1 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X21_Y18_N27; Fanout = 1; REG Node = 'VgaAdapter:inst\|VGA_HS1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_HS1 {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 source 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 345 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 345; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns VgaAdapter:inst\|xCounter\[8\] 3 REG LCFF_X21_Y18_N3 29 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X21_Y18_N3; Fanout = 29; REG Node = 'VgaAdapter:inst\|xCounter\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_HS1 {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 204 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_HS1 {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VgaAdapter:inst|xCounter[8] VgaAdapter:inst|VGA_HS1~3 VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.565 ns" { VgaAdapter:inst|xCounter[8] {} VgaAdapter:inst|VGA_HS1~3 {} VgaAdapter:inst|VGA_HS1 {} } { 0.000ns 0.332ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_HS1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_HS1 {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register debouncer:d2\|clean register debouncer:d2\|clean 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk\" between source register \"debouncer:d2\|clean\" and destination register \"debouncer:d2\|clean\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:d2\|clean 1 REG LCFF_X23_Y21_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 5; REG Node = 'debouncer:d2\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:d2|clean } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns debouncer:d2\|clean~1 2 COMB LCCOMB_X23_Y21_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y21_N16; Fanout = 1; COMB Node = 'debouncer:d2\|clean~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { debouncer:d2|clean debouncer:d2|clean~1 } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns debouncer:d2\|clean 3 REG LCFF_X23_Y21_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 5; REG Node = 'debouncer:d2\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debouncer:d2|clean~1 debouncer:d2|clean } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { debouncer:d2|clean debouncer:d2|clean~1 debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { debouncer:d2|clean {} debouncer:d2|clean~1 {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.688 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G0 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns debouncer:d2\|clean 3 REG LCFF_X23_Y21_N17 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 5; REG Node = 'debouncer:d2\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G0 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns debouncer:d2\|clean 3 REG LCFF_X23_Y21_N17 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 5; REG Node = 'debouncer:d2\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { debouncer:d2|clean debouncer:d2|clean~1 debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { debouncer:d2|clean {} debouncer:d2|clean~1 {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl debouncer:d2|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|clean {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debouncer:d2\|count\[2\] start_game clk 6.262 ns register " "Info: tsu for register \"debouncer:d2\|count\[2\]\" (data pin = \"start_game\", clock pin = \"clk\") is 6.262 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.984 ns + Longest pin register " "Info: + Longest pin to register delay is 8.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns start_game 1 PIN PIN_V1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'start_game'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_game } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.438 ns) 7.390 ns debouncer:d2\|always0~0 2 COMB LCCOMB_X23_Y21_N18 20 " "Info: 2: + IC(6.100 ns) + CELL(0.438 ns) = 7.390 ns; Loc. = LCCOMB_X23_Y21_N18; Fanout = 20; COMB Node = 'debouncer:d2\|always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.538 ns" { start_game debouncer:d2|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.659 ns) 8.984 ns debouncer:d2\|count\[2\] 3 REG LCFF_X24_Y22_N17 3 " "Info: 3: + IC(0.935 ns) + CELL(0.659 ns) = 8.984 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 3; REG Node = 'debouncer:d2\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { debouncer:d2|always0~0 debouncer:d2|count[2] } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 21.69 % ) " "Info: Total cell delay = 1.949 ns ( 21.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.035 ns ( 78.31 % ) " "Info: Total interconnect delay = 7.035 ns ( 78.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { start_game debouncer:d2|always0~0 debouncer:d2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.984 ns" { start_game {} start_game~combout {} debouncer:d2|always0~0 {} debouncer:d2|count[2] {} } { 0.000ns 0.000ns 6.100ns 0.935ns } { 0.000ns 0.852ns 0.438ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G0 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns debouncer:d2\|count\[2\] 3 REG LCFF_X24_Y22_N17 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 3; REG Node = 'debouncer:d2\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl debouncer:d2|count[2] } "NODE_NAME" } } { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl debouncer:d2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|count[2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { start_game debouncer:d2|always0~0 debouncer:d2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.984 ns" { start_game {} start_game~combout {} debouncer:d2|always0~0 {} debouncer:d2|count[2] {} } { 0.000ns 0.000ns 6.100ns 0.935ns } { 0.000ns 0.852ns 0.438ns 0.659ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl debouncer:d2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} debouncer:d2|count[2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_r\[4\] VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a23 9.612 ns memory " "Info: tco from clock \"clk\" to destination pin \"vga_r\[4\]\" through memory \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a23\" is 9.612 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 source 2.683 ns + Longest memory " "Info: + Longest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to source memory is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 345 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 345; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.635 ns) 2.683 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a23 3 MEM M4K_X52_Y21 1 " "Info: 3: + IC(0.957 ns) + CELL(0.635 ns) = 2.683 ns; Loc. = M4K_X52_Y21; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 } "NODE_NAME" } } { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 837 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.67 % ) " "Info: Total cell delay = 0.635 ns ( 23.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 76.33 % ) " "Info: Total interconnect delay = 2.048 ns ( 76.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 {} } { 0.000ns 1.091ns 0.957ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 837 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.078 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a23 1 MEM M4K_X52_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y21; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|ram_block2a23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 } "NODE_NAME" } } { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 837 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.437 ns) 2.878 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|mux_kib:mux5\|_~130 2 COMB LCCOMB_X25_Y20_N26 1 " "Info: 2: + IC(2.353 ns) + CELL(0.437 ns) = 2.878 ns; Loc. = LCCOMB_X25_Y20_N26; Fanout = 1; COMB Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|mux_kib:mux5\|_~130'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~130 } "NODE_NAME" } } { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.420 ns) 3.967 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|mux_kib:mux5\|_~133 3 COMB LCCOMB_X25_Y20_N22 10 " "Info: 3: + IC(0.669 ns) + CELL(0.420 ns) = 3.967 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 10; COMB Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_s9d1:auto_generated\|altsyncram_s3o1:altsyncram1\|mux_kib:mux5\|_~133'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~130 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~133 } "NODE_NAME" } } { "db/altsyncram_s3o1.tdf" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/db/altsyncram_s3o1.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(2.788 ns) 9.078 ns vga_r\[4\] 4 PIN PIN_C9 0 " "Info: 4: + IC(2.323 ns) + CELL(2.788 ns) = 9.078 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'vga_r\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~133 vga_r[4] } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.733 ns ( 41.12 % ) " "Info: Total cell delay = 3.733 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.345 ns ( 58.88 % ) " "Info: Total interconnect delay = 5.345 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.078 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~130 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~133 vga_r[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.078 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~130 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~133 {} vga_r[4] {} } { 0.000ns 2.353ns 0.669ns 2.323ns } { 0.088ns 0.437ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 {} } { 0.000ns 1.091ns 0.957ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.078 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~130 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~133 vga_r[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.078 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|ram_block2a23 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~130 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_s9d1:auto_generated|altsyncram_s3o1:altsyncram1|mux_kib:mux5|_~133 {} vga_r[4] {} } { 0.000ns 2.353ns 0.669ns 2.323ns } { 0.088ns 0.437ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[1\] rst clk -3.122 ns register " "Info: th for register \"poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[1\]\" (data pin = \"rst\", clock pin = \"clk\") is -3.122 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 destination 2.642 ns + Longest register " "Info: + Longest clock path from clock \"poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 1224 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1224; COMB Node = 'poker_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[1\] 3 REG LCFF_X45_Y30_N7 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X45_Y30_N7; Fanout = 1; REG Node = 'poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] } "NODE_NAME" } } { "receive_player_input.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/receive_player_input.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "receive_player_input.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/receive_player_input.v" 116 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.672 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.275 ns) 2.786 ns poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[2\]~3 2 COMB LCCOMB_X45_Y30_N0 2 " "Info: 2: + IC(1.512 ns) + CELL(0.275 ns) = 2.786 ns; Loc. = LCCOMB_X45_Y30_N0; Fanout = 2; COMB Node = 'poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { rst poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[2]~3 } "NODE_NAME" } } { "receive_player_input.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/receive_player_input.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.660 ns) 3.672 ns poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[1\] 3 REG LCFF_X45_Y30_N7 1 " "Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 3.672 ns; Loc. = LCFF_X45_Y30_N7; Fanout = 1; REG Node = 'poker_bot:poker_game\|dealer:the_dealer\|valid_move:betting\|receive_player_input:player2\|accepted_players_input\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[2]~3 poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] } "NODE_NAME" } } { "receive_player_input.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/receive_player_input.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 52.67 % ) " "Info: Total cell delay = 1.934 ns ( 52.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 47.33 % ) " "Info: Total interconnect delay = 1.738 ns ( 47.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { rst poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[2]~3 poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { rst {} rst~combout {} poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[2]~3 {} poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] {} } { 0.000ns 0.000ns 1.512ns 0.226ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} poker_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { rst poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[2]~3 poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { rst {} rst~combout {} poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[2]~3 {} poker_bot:poker_game|dealer:the_dealer|valid_move:betting|receive_player_input:player2|accepted_players_input[1] {} } { 0.000ns 0.000ns 1.512ns 0.226ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 09:43:23 2009 " "Info: Processing ended: Thu Dec 17 09:43:23 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
