//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
./xcelium.d/run.lnx8664.23.09.d
-RUNMODE
-UVMNOSINGLESTEP
-define
UVM_PLI
-assert
-sv
-DEFINE
NONE
-INCDIR
../../pkg_lib/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv
-INCDIR
../../pkg_lib/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv
-INCDIR
../../pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv
-INCDIR
../../pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib
-INCDIR
../../pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv
-INCDIR
../../pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/tests
-INCDIR
../../pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl
../..//pkg_lib/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv
../..//pkg_lib/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
-INCDIR
/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_top.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_wb.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_transmitter.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_receiver.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_tfifo.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_rfifo.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_regs.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_debug_if.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/raminfr.v
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_sync_flops.v
../..//pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh
../..//pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv
..//pkg_lib/check_x.sv
-NOWARN
COVSEC
-DEFINE
UART_ABV_ON
-DEFINE
LITLE_ENDIAN
-DEFINE
DYNAMIC_SIM
-PROPFILE
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/receiver_vunit.psl
-PROPFILE
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/rx_fifo_vunit.psl
-PROPFILE
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/transmitter_vunit.psl
-PROPFILE
../..//pkg_lib/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/tx_fifo_vunit.psl
../..//pkg_lib/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_top_check_x.sv
-STATUS
-STATUS3
-CDSLIB
./xcelium.d/run.lnx8664.23.09.d/cdsrun.lib
-HDLVAR
./xcelium.d/run.lnx8664.23.09.d/hdlrun.var
-I_INCDIR
/home/tools/cadence/installs/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src
-DEFINE
USE_PARAMETERIZED_WRAPPER
-I_INCDIR
/home/tools/cadence/installs/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/additions/sv
-no_analogsolver
-MESSAGES
-UPDATE
-XLLIBSTORE
./xcelium.d/run.lnx8664.23.09.d/xllibs
-ALLOWUNBOUND
-ENABLEOIGW
