<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:20:05.833-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 37&#x9;0&#x9;36&#x9;239&#x9;112&#x9;3.1&#x9;5&#x9;2.6&#x9;3&#x9;30&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.892-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_1 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.693-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_2 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.685-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_3 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.676-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_4 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.667-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_5 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.658-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_6 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.650-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node mul_ln1118_7 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:42.641-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_19 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 26&#x9;0&#x9;25&#x9;129&#x9;78&#x9;3.1&#x9;5&#x9;2.9&#x9;5&#x9;18&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:26.635-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_17 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:26.517-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_18 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:26.507-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_9 mapped to expression  {mul a b}, but failed in bitwidth check.&#xD;&#xA;###&#x9; Num&#x9;NTree&#x9;NLUT&#x9;EssAll&#x9;EssLUT&#x9;Size&#x9;MSize&#x9;Lev&#x9;MLev&#x9;Sel&#x9;Phy &#xD;&#xA;####&#x9; 20&#x9;0&#x9;20&#x9;93&#x9;63&#x9;3.2&#x9;5&#x9;2.9&#x9;5&#x9;16&#x9;0" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.476-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_10 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.306-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_5 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.296-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_5 mapped to expression  {mul {add d a} b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.287-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node r_V_11 mapped to expression  {mul a b}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.279-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Root Node ret_V_4 mapped to expression  {add c {mul a b}}, but failed in bitwidth check." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.270-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'calc/buf' to 'calc/buf_r' to avoid the conflict with HDL keywords or other object names." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.218-0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'y_for' (mandelbrotHLS/mandel.cpp:79:51) in function 'calc' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:19:18.188-0700" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set X0__Y0__X1__width__maxIter__return_group [add_wave_group X0__Y0__X1__width__maxIter__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/interrupt -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_BRESP -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_BREADY -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_BVALID -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_RRESP -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_RDATA -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_RREADY -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_RVALID -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_ARREADY -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_ARVALID -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_ARADDR -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_WSTRB -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_WDATA -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_WREADY -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_WVALID -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_AWREADY -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_AWVALID -into $X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_in_parms_AWADDR -into $X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set buf_group [add_wave_group buf(axi_master) -into $coutputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $buf_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $buf_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $buf_group]&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/m_axi_buf_r_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_calc_top/AESL_inst_calc/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_calc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/LENGTH_X0_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/LENGTH_Y0_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/LENGTH_X1_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/LENGTH_width_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/LENGTH_maxIter -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/LENGTH_buf_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_X0__Y0__X1__width__maxIter__return_group [add_wave_group X0__Y0__X1__width__maxIter__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_INTERRUPT -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_BRESP -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_BREADY -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_BVALID -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_RRESP -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_RDATA -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_RREADY -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_RVALID -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_ARREADY -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_ARVALID -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_ARADDR -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_WSTRB -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_WDATA -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_WREADY -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_WVALID -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_AWREADY -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_AWVALID -into $tb_X0__Y0__X1__width__maxIter__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/in_parms_AWADDR -into $tb_X0__Y0__X1__width__maxIter__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_buf_group [add_wave_group buf(axi_master) -into $tbcoutputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_buf_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_buf_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_buf_group]&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_calc_top/buf_r_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## save_wave_config calc.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;4089516000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 4089548 ns : File &quot;C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/sim/verilog/calc.autotb.v&quot; Line 441&#xD;&#xA;run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 220.891 ; gain = 0.000&#xD;&#xA;## quit" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:27:20.596-0700" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'buf_r' has a depth of '8112'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;D:/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling mandel.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling mandel_maintb.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling pretest.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling apatb_calc.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:25:52.954-0700" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.059 ; gain = 639.668&#xD;&#xA;Contents of report file './report/calc_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Tue Jun  4 11:38:42 2019&#xD;&#xA;| Host         : AndrewSi64 running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/calc_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7a100t-csg324&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.23 2018-06-13&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 60 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 113 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;     -0.830      -11.460                     16                31893        0.202        0.000                      0                31893        3.020        0.000                       0                 11800  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Timing constraints are not met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------         ----------      --------------&#xD;&#xA;ap_clk  {0.000 4.000}        8.000           125.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk             -0.830      -11.460                     16                31893        0.202        0.000                      0                31893        3.020        0.000                       0                 11800  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :           16  Failing Endpoints,  Worst Slack       -0.830ns,  Total Violation      -11.460ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (VIOLATED) :        -0.830ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/reg_2107_reg[30]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        8.790ns  (logic 5.141ns (58.487%)  route 3.649ns (41.513%))&#xD;&#xA;  Logic Levels:           25  (CARRY4=20 LUT3=1 LUT5=2 LUT6=2)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=11863, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2107_reg[30]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/reg_2107_reg[30]/Q&#xD;&#xA;                         net (fo=12, unplaced)        0.811     2.262    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Q[30]&#xD;&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.557 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_42__2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.557    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_42__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.533     3.090 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879_reg[35]_i_27__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.090    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879_reg[35]_i_27__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[2])&#xD;&#xA;                                                      0.256     3.346 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879_reg[35]_i_21__2/O[2]&#xD;&#xA;                         net (fo=3, unplaced)         0.440     3.786    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Result_5_fu_112_p3&#xD;&#xA;                         LUT5 (Prop_lut5_I3_O)        0.301     4.087 f  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_18__2/O&#xD;&#xA;                         net (fo=37, unplaced)        0.524     4.611    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_18__2_n_0&#xD;&#xA;                         LUT5 (Prop_lut5_I4_O)        0.124     4.735 f  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_6__2/O&#xD;&#xA;                         net (fo=140, unplaced)       0.557     5.292    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_6__2_n_0&#xD;&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     5.416 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917[3]_i_5__2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.469     5.885    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917[3]_i_5__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_DI[1]_CO[3])&#xD;&#xA;                                                      0.520     6.405 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[3]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.405    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[3]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.522 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[7]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.522    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[7]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.639 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[11]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.639    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[11]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.756 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[15]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.756    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[15]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.873 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[19]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.873    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[19]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     6.990 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[23]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.990    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[23]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.107 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[27]_i_2__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.107    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[27]_i_2__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.224 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[31]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.224    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[31]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.341 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[35]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.341    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[35]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.458 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[39]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.458    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[39]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.575 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[43]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.575    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[43]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.692 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[47]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.692    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[47]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.809 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[51]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.809    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[51]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     7.926 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[55]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.926    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[55]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     8.043 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[59]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.043    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[59]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     8.160 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[63]_i_1__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.160    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[63]_i_1__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     8.277 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[67]_i_3__2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.277    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[67]_i_3__2_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[3])&#xD;&#xA;                                                      0.331     8.608 f  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Result_6_reg_1023_reg[0]_i_1__2/O[3]&#xD;&#xA;                         net (fo=3, unplaced)         0.848     9.456    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/tmp_1_fu_590_p4[3]&#xD;&#xA;                         LUT6 (Prop_lut6_I1_O)        0.307     9.763 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045[0]_i_1__2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     9.763    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045[0]_i_1__2_n_0&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     8.000     8.000 r  &#xD;&#xA;                                                      0.000     8.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=11863, unset)        0.924     8.924    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000     8.924    &#xD;&#xA;                         clock uncertainty           -0.035     8.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.044     8.933    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                          8.933    &#xD;&#xA;                         arrival time                          -9.763    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                 -0.830    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.202ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=11863, unset)        0.410     0.410    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.141     0.698    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/q_reg[30]_0[0]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=11863, unset)        0.432     0.432    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.698    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.202    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 4.000 }&#xD;&#xA;Period(ns):         8.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/grp_pretest_fu_185/calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg__0/CLK&#xD;&#xA;Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (9 bram18) + 2 * (0 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 63400 126800 240 270 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 20011 11669 144 9 0 41 0 0 0&#xD;&#xA;HLS EXTRACTION: generated C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/report/verilog/calc_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xD;&#xA;Project:             mandelbrotHLS&#xD;&#xA;Solution:            AXI&#xD;&#xA;Device target:       xc7a100t-csg324-1&#xD;&#xA;Report date:         Tue Jun 04 11:38:42 -0700 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:          20011&#xD;&#xA;FF:           11669&#xD;&#xA;DSP:            144&#xD;&#xA;BRAM:             9&#xD;&#xA;SRL:             41&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    8.000&#xD;&#xA;CP achieved post-synthesis:    8.830&#xD;&#xA;Timing not met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/report/verilog/calc_export.rpt" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:38:42.504-0700" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:38:08.890-0700" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 828.410 ; gain = 285.316&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 869.434 ; gain = 326.340&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 869.508 ; gain = 326.414&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 879.129 ; gain = 336.035&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   208|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   208|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 894.922 ; gain = 310.734&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 894.922 ; gain = 351.828" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:38:08.876-0700" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7a100tcsg324-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'" projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:37:38.748-0700" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 " projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:34:55.190-0700" type="Warning"/>
        <logs message="WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'." projectName="mandelbrotHLS" solutionName="AXI" date="2019-06-04T11:34:27.601-0700" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
