wire .temp0 <- 143352
wire [31]D_ins = .temp0
wire .temp1 <- 1'b1
wire [1]D_valid = .temp1
wire .temp2 <- 1
wire .temp3 ?: D_is_adrp .temp2 D_is_add
wire .temp4 <- 2
wire .temp5 ?: .temp3 .temp4 D_is_movz
wire .temp6 <- 3
wire .temp7 ?: .temp5 .temp6 D_is_ldr_post
wire .temp8 <- 4
wire .temp9 ?: .temp7 .temp8 D_is_ldr_pre
wire .temp10 <- 5
wire .temp11 ?: .temp9 .temp10 D_is_ldr_unsigned
wire .temp12 <- 6
wire .temp13 ?: .temp11 .temp12 D_is_ldrb_post
wire .temp14 <- 7
wire .temp15 ?: .temp13 .temp14 D_is_ldrb_pre
wire .temp16 <- 8
wire .temp17 ?: .temp15 .temp16 D_is_ldrb_unsigned
wire .temp18 <- 9
wire .temp19 ?: .temp17 .temp18 D_is_strb_post
wire .temp20 <- 10
wire .temp21 ?: .temp19 .temp20 D_is_strb_pre
wire .temp22 <- 11
wire .temp23 ?: .temp21 .temp22 D_is_strb_unsigned
wire .temp24 <- 12
wire .temp25 ?: .temp23 .temp24 D_is_cbnz
wire .temp26 <- 13
wire .temp27 <- 0
wire .temp28 ?: .temp25 .temp26 .temp27
wire [3]D_ins_num = .temp28
wire .temp29 <- 0
wire .temp30 == D_ins_num .temp29
wire [1]D_terminate = .temp30
wire .temp31 [31] D_ins
wire .temp32 <- 1
wire .temp33 == .temp31 .temp32
wire .temp34 && D_valid .temp33
wire .temp35 [28:24] D_ins
wire .temp36 <- 5'b10000
wire .temp37 == .temp35 .temp36
wire .temp38 && .temp34 .temp37
wire [1]D_is_adrp = .temp38
wire .temp39 [30:23] D_ins
wire .temp40 <- 8'b00100010
wire .temp41 == .temp39 .temp40
wire .temp42 && D_valid .temp41
wire [1]D_is_add = .temp42
wire .temp43 [30:23] D_ins
wire .temp44 <- 8'b10100101
wire .temp45 == .temp43 .temp44
wire .temp46 && D_valid .temp45
wire [1]D_is_movz = .temp46
wire .temp47 [31] D_ins
wire .temp48 <- 1
wire .temp49 == .temp47 .temp48
wire .temp50 && D_valid .temp49
wire .temp51 [29:21] D_ins
wire .temp52 <- 9'b111000010
wire .temp53 == .temp51 .temp52
wire .temp54 && .temp50 .temp53
wire .temp55 [11:10] D_ins
wire .temp56 <- 2'b01
wire .temp57 == .temp55 .temp56
wire .temp58 && .temp54 .temp57
wire [1]D_is_ldr_post = .temp58
wire .temp59 [31] D_ins
wire .temp60 <- 1
wire .temp61 == .temp59 .temp60
wire .temp62 && D_valid .temp61
wire .temp63 [29:21] D_ins
wire .temp64 <- 9'b111000010
wire .temp65 == .temp63 .temp64
wire .temp66 && .temp62 .temp65
wire .temp67 [11:10] D_ins
wire .temp68 <- 2'b11
wire .temp69 == .temp67 .temp68
wire .temp70 && .temp66 .temp69
wire [1]D_is_ldr_pre = .temp70
wire .temp71 [31] D_ins
wire .temp72 <- 1
wire .temp73 == .temp71 .temp72
wire .temp74 && D_valid .temp73
wire .temp75 [29:22] D_ins
wire .temp76 <- 8'b11100101
wire .temp77 == .temp75 .temp76
wire .temp78 && .temp74 .temp77
wire [1]D_is_ldr_unsigned = .temp78
wire .temp79 | D_is_ldr_post D_is_ldr_pre
wire .temp80 | .temp79 D_is_ldr_unsigned
wire .temp81 && D_valid .temp80
wire [1]D_is_ldr = .temp81
wire .temp82 [31:21] D_ins
wire .temp83 <- 11'b00111000010
wire .temp84 == .temp82 .temp83
wire .temp85 && D_valid .temp84
wire .temp86 [11:10] D_ins
wire .temp87 <- 2'b01
wire .temp88 == .temp86 .temp87
wire .temp89 && .temp85 .temp88
wire [1]D_is_ldrb_post = .temp89
wire .temp90 [31:21] D_ins
wire .temp91 <- 11'b00111000010
wire .temp92 == .temp90 .temp91
wire .temp93 && D_valid .temp92
wire .temp94 [11:10] D_ins
wire .temp95 <- 2'b11
wire .temp96 == .temp94 .temp95
wire .temp97 && .temp93 .temp96
wire [1]D_is_ldrb_pre = .temp97
wire .temp98 [31:22] D_ins
wire .temp99 <- 10'b0011100101
wire .temp100 == .temp98 .temp99
wire .temp101 && D_valid .temp100
wire [1]D_is_ldrb_unsigned = .temp101
wire .temp102 | D_is_ldrb_post D_is_ldrb_pre
wire .temp103 | .temp102 D_is_ldrb_unsigned
wire .temp104 && D_valid .temp103
wire [1]D_is_ldrb = .temp104
wire .temp105 [31:21] D_ins
wire .temp106 <- 11'b00111000000
wire .temp107 == .temp105 .temp106
wire .temp108 && D_valid .temp107
wire .temp109 [11:10] D_ins
wire .temp110 <- 2'b01
wire .temp111 == .temp109 .temp110
wire .temp112 && .temp108 .temp111
wire [1]D_is_strb_post = .temp112
wire .temp113 [31:21] D_ins
wire .temp114 <- 11'b00111000000
wire .temp115 == .temp113 .temp114
wire .temp116 && D_valid .temp115
wire .temp117 [11:10] D_ins
wire .temp118 <- 2'b11
wire .temp119 == .temp117 .temp118
wire .temp120 && .temp116 .temp119
wire [1]D_is_strb_pre = .temp120
wire .temp121 [31:22] D_ins
wire .temp122 <- 10'b0011100100
wire .temp123 == .temp121 .temp122
wire .temp124 && D_valid .temp123
wire [1]D_is_strb_unsigned = .temp124
wire .temp125 | D_is_strb_post D_is_strb_pre
wire .temp126 | .temp125 D_is_strb_unsigned
wire .temp127 && D_valid .temp126
wire [1]D_is_strb = .temp127
wire .temp128 [30:24] D_ins
wire .temp129 <- 7'b0110101
wire .temp130 == .temp128 .temp129
wire .temp131 && D_valid .temp130
wire [1]D_is_cbnz = .temp131
wire .temp132 | D_is_ldr D_is_ldrb
wire .temp133 | .temp132 D_is_strb
wire [1]D_is_ldrstrb = .temp133
wire .temp134 | D_is_ldr_unsigned D_is_ldrb_unsigned
wire .temp135 | .temp134 D_is_strb_unsigned
wire [1]D_is_ldrstrb_unsigned = .temp135
wire .temp136 [4:0] D_ins
wire [4]D_d = .temp136
wire .temp137 [9:5] D_ins
wire [4]D_n = .temp137
wire .temp138 [31] D_ins
wire [1]D_sf = .temp138
wire .temp139 <- 1
wire .temp140 == D_ins_num .temp139
wire .temp141 <- 2
wire .temp142 == D_ins_num .temp141
wire .temp143 ?: .temp140 D_adrp_imm .temp142
wire .temp144 <- 3
wire .temp145 == D_ins_num .temp144
wire .temp146 ?: .temp143 D_add_imm .temp145
wire .temp147 <- 0
wire .temp148 ?: .temp146 D_movz_imm .temp147
wire [63]D_imm = .temp148
wire .temp149 | D_is_ldr_post D_is_ldr_pre
wire .temp150 | .temp149 D_is_ldrb_post
wire .temp151 | .temp150 D_is_ldrb_pre
wire .temp152 | .temp151 D_is_strb_post
wire .temp153 | .temp152 D_is_strb_pre
wire .temp154 <- 1
wire .temp155 <- 0
wire .temp156 ?: .temp153 .temp154 .temp155
wire [1]D_wback = .temp156
wire .temp157 | D_is_ldr_post D_is_ldrb_post
wire .temp158 | .temp157 D_is_strb_post
wire .temp159 <- 1
wire .temp160 <- 0
wire .temp161 ?: .temp158 .temp159 .temp160
wire [1]D_postindex = .temp161
wire .temp162 ?: D_is_ldrstrb_unsigned D_zero_extend_imm D_sign_extend_imm
wire .temp163 <- 0
wire .temp164 ?: D_is_ldrstrb .temp162 .temp163
wire [63]D_offset = .temp164
wire .temp165 [31:30] D_ins
wire [1]D_scale = .temp165
wire .temp166 <- 8
wire .temp167 << .temp166 D_scale
wire [63]D_datasize = .temp167
wire .temp168 <- 2'b11
wire .temp169 == D_scale .temp168
wire .temp170 <- 64
wire .temp171 <- 32
wire .temp172 ?: .temp169 .temp170 .temp171
wire [63]D_regsize = .temp172
wire .temp174 <- 31'b0
wire .temp173 {} .temp174 D_ins
wire [63]D_adrp_imm = .temp173
