{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 03:17:24 2013 " "Info: Processing started: Sun Jun 16 03:17:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_final -c Projeto_final --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_final -c Projeto_final --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../componente_contador/componente_contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../componente_contador/componente_contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componente_contador-arquitetura " "Info: Found design unit 1: componente_contador-arquitetura" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 componente_contador " "Info: Found entity 1: componente_contador" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../componente_comparador2/componete_comparador2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../componente_comparador2/componete_comparador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componete_comparador2-arqui " "Info: Found design unit 1: componete_comparador2-arqui" {  } { { "../componente_comparador2/componete_comparador2.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador2/componete_comparador2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 componete_comparador2 " "Info: Found entity 1: componete_comparador2" {  } { { "../componente_comparador2/componete_comparador2.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador2/componete_comparador2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../componente_comparador/componente_comparador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../componente_comparador/componente_comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componente_comparador-arqui " "Info: Found design unit 1: componente_comparador-arqui" {  } { { "../componente_comparador/componente_comparador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador/componente_comparador.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 componente_comparador " "Info: Found entity 1: componente_comparador" {  } { { "../componente_comparador/componente_comparador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador/componente_comparador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bloco_controle/bloco_controle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../bloco_controle/bloco_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_controle-arquitetura " "Info: Found design unit 1: bloco_controle-arquitetura" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bloco_controle " "Info: Found entity 1: bloco_controle" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bloco_operacional/bloco_operacional.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../bloco_operacional/bloco_operacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_operacional-behav " "Info: Found design unit 1: bloco_operacional-behav" {  } { { "../bloco_operacional/bloco_operacional.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bloco_operacional " "Info: Found entity 1: bloco_operacional" {  } { { "../bloco_operacional/bloco_operacional.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto_final.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto_final-behav " "Info: Found design unit 1: Projeto_final-behav" {  } { { "Projeto_final.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/Projeto_final/Projeto_final.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Projeto_final " "Info: Found entity 1: Projeto_final" {  } { { "Projeto_final.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/Projeto_final/Projeto_final.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_final " "Info: Elaborating entity \"Projeto_final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_operacional bloco_operacional:operation " "Info: Elaborating entity \"bloco_operacional\" for hierarchy \"bloco_operacional:operation\"" {  } { { "Projeto_final.vhd" "operation" { Text "C:/Users/heliojunior/Desktop/Projeto/Projeto_final/Projeto_final.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componente_contador bloco_operacional:operation\|componente_contador:cont1 " "Info: Elaborating entity \"componente_contador\" for hierarchy \"bloco_operacional:operation\|componente_contador:cont1\"" {  } { { "../bloco_operacional/bloco_operacional.vhd" "cont1" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl componente_contador.vhd(29) " "Warning (10492): VHDL Process Statement warning at componente_contador.vhd(29): signal \"cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt componente_contador.vhd(31) " "Warning (10492): VHDL Process Statement warning at componente_contador.vhd(31): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componente_comparador bloco_operacional:operation\|componente_comparador:comp2 " "Info: Elaborating entity \"componente_comparador\" for hierarchy \"bloco_operacional:operation\|componente_comparador:comp2\"" {  } { { "../bloco_operacional/bloco_operacional.vhd" "comp2" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componete_comparador2 bloco_operacional:operation\|componete_comparador2:comp3 " "Info: Elaborating entity \"componete_comparador2\" for hierarchy \"bloco_operacional:operation\|componete_comparador2:comp3\"" {  } { { "../bloco_operacional/bloco_operacional.vhd" "comp3" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_controle bloco_controle:controller " "Info: Elaborating entity \"bloco_controle\" for hierarchy \"bloco_controle:controller\"" {  } { { "Projeto_final.vhd" "controller" { Text "C:/Users/heliojunior/Desktop/Projeto/Projeto_final/Projeto_final.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_seguinte bloco_controle.vhd(28) " "Warning (10631): VHDL Process Statement warning at bloco_controle.vhd(28): inferring latch(es) for signal or variable \"estado_seguinte\", which holds its previous value in one or more paths through the process" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_teste bloco_controle.vhd(28) " "Warning (10631): VHDL Process Statement warning at bloco_controle.vhd(28): inferring latch(es) for signal or variable \"estado_teste\", which holds its previous value in one or more paths through the process" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_teste\[0\] bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_teste\[0\]\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_teste\[1\] bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_teste\[1\]\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_teste\[2\] bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_teste\[2\]\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_seguinte.CONTADOR2 bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_seguinte.CONTADOR2\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_seguinte.LIGA bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_seguinte.LIGA\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_seguinte.CONTADOR1 bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_seguinte.CONTADOR1\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_seguinte.RESULTADO bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_seguinte.RESULTADO\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_seguinte.SLOW bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_seguinte.SLOW\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_seguinte.INICIAR bloco_controle.vhd(28) " "Info (10041): Inferred latch for \"estado_seguinte.INICIAR\" at bloco_controle.vhd(28)" {  } { { "../bloco_controle/bloco_controle.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIRE_LOOP" "bloco_controle:controller\|clk " "Warning: Node \"bloco_controle:controller\|clk\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../bloco_controle/bloco_controle.vhd" "clk" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_controle/bloco_controle.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 03:17:26 2013 " "Info: Processing ended: Sun Jun 16 03:17:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
