[
    {
        "mnemonic": "fucom",
        "mnemonicPrecise": "fucomt",
        "opcode": 221,
        "opcodeHex": "DD",
        "operands": [
            "RegisterSt"
        ],
        "operandSize": 80,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]