// Seed: 3899663853
module module_0 ();
  assign id_1 = 1;
  for (id_2 = id_2; id_2; id_1 = 1)
  id_3 :
  assert property (@(posedge id_3) id_1)
  else id_3 = id_1;
  wire id_4, id_5;
  wire id_6;
  assign id_6 = ~1;
  wire id_7, id_8;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output logic id_2
);
  always_ff id_2 <= id_4;
  module_0 modCall_1 ();
  logic [7:0][1] id_5 = 1, id_6 = 1'b0;
endmodule
