ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 14, 2022 at 00:46:54 CST
ncverilog
	Lab3_Team25_FIFO_8_t.v
	Lab3_Team25_FIFO_8.v
	+access+r
Recompiling... reason: file './Lab3_Team25_FIFO_8.v' is newer than expected.
	expected: Fri Oct 14 00:40:24 2022
	actual:   Fri Oct 14 00:45:24 2022
file: Lab3_Team25_FIFO_8.v
	module worklib.FIFO_8:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.FIFO_8:v <0x32ac8fc0>
			streams:  11, words:  4662
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              11      11
		Scalar wires:            5       -
		Vectored wires:          4       -
		Always blocks:           2       2
		Initial blocks:          7       7
		Cont. assignments:       2       2
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.FIFO_8_t:v
Loading snapshot worklib.FIFO_8_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 120 NS + 0
./Lab3_Team25_FIFO_8_t.v:90         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 14, 2022 at 00:46:57 CST  (total: 00:00:03)
