[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of M95320-RMC6TG production of ST MICROELECTRONICS from the text:This is information on a product in full production. November 2015 DocID5711 Rev 16 1/48M95320-W M95320-R \n M95320-DF\n32-Kbit serial SPI bus EE PROM with high-speed clock \nDatasheet - production data\n          Features\n•Compatible with the Serial Peripheral Interface \n(SPI) bus\n•Memory array\n– 32 Kb (4 Kbytes) of EEPROM\n– Page size: 32 bytes\n•Write\n– Byte Write within 5 ms– Page Write within 5 ms\n•Additional Write lockable page (Identification \npage)\n•Write Protect: quarter, half or whole memory \narray\n•High-speed clock: 20 MHz\n•Single supply voltage:\n– 2.5 V to 5.5 V for M95320-W\n– 1.8 V to 5.5 V for M95320-R– 1.7 V to 5.5 V for M95320-DF\n•Operating temperature range: from -40°C up to \n+85°C\n•Enhanced ESD protection\n•More than 4 million Write cycles\n•More than 200-year data retention\n•Packages:\n–S O 8  ( E C O P A C K 2\n®)\n– TSSOP8 (ECOPACK2®)\n– UFDFPN8 (ECOPACK2®)SO8 (MN)\n150 mil width\nTSSOP8 (DW)\n169 mil width\nUFDFPN8\n2 × 3 mm\nwww.st.com\nContents M95320-W M95320-R M95320-DF\n2/48 DocID5711 Rev 16Contents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n2 Memory organization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n3 Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1 Serial Data Output (Q)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.2 Serial Data Input (D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.3 Serial Clock (C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.4 Chip Select (S ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.5 Hold (HOLD ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.6 Write Protect (W )  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3.7 VCC supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3.8 VSS ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n4 Connecting to the SPI bus  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n4.1 SPI modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n5 Operating features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.1 Supply voltage (VCC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.1.1 Operating supply voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.1.2 Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135.1.3 Power-up conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n5.1.4 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n5.2 Active Power and Standby Power modes  . . . . . . . . . . . . . . . . . . . . . . . . 14\n5.3 Hold condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n5.4 Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n5.5 Data protection and protocol control  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n6 Instructions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n6.1 Write Enable (WREN)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n6.2 Write Disable (WRDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n6.3 Read Status Register (RDSR)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n6.3.1 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nDocID5711 Rev 16 3/48M95320-W M95320-R M95320-DF Contents\n36.3.2 WEL bit  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n6.3.3 BP1, BP0 bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196.3.4 SRWD bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n6.4 Write Status Register (WRSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n6.5 Read from Memory Array (READ)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n6.6 Write to Memory Array (WRITE)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n6.6.1 Cycling with Error Correction Code (ECC)  . . . . . . . . . . . . . . . . . . . . . . 26\n6.7 Read Identification Page (available only in M95320-D devices)  . . . . . . . 276.8 Write Identification Page (available only in M95320-D devices)  . . . . . . . 28\n6.9 Read Lock Status (available only in M95320-D devices) . . . . . . . . . . . . . 29\n6.10 Lock ID (available only in M95320-D devices) . . . . . . . . . . . . . . . . . . . . . 30\n7 Power-up and delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n7.1 Power-up state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n7.2 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n8 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n9 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n10 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n10.1 SO8N package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n10.2 TSSOP8 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4310.3 UFDFN8 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n11 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n12 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nList of tables M95320-W M95320-R M95320-DF\n4/48 DocID5711 Rev 16List of tables\nTable 1. Signal names  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\nTable 2. Write-protected block size  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 3. Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTable 4. Significant bits within the two address bytes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16Table 5. Status Register format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nTable 6. Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nTable 7. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 32\nTable 8. Operating conditions (M95320-W, device grade 6)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 9. Operating conditions (M95320-R, device grade 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 10. Operating conditions (M95320-DF, device grade 6). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 11. AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 33\nTable 12. Cycling performance by groups of four bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34Table 13. Memory cell data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 14. Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 15. DC characteristics (M95320-W, device grade 6)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35Table 16. DC characteristics (M95320-R, device grade 6). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 17. DC characteristics (M95320-DF, device grade 6). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 18. AC characteristics (M95320-W, device grade 6)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38Table 19. AC characteristics (M95320-R, M95320-DF, device grade 6)  . . . . . . . . . . . . . . . . . . . . . . 39\nTable 20. SO8N – 8-lead plastic small outline, 150 mils body width,  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 21. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch,  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 22. UFDFPN8 (MLP8) – 8-lead ultra th in fine pitch dual flat package no lead  \n2 x 3 mm, data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 23. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 45\nTable 24. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nDocID5711 Rev 16 5/48M95320-W M95320-R M95320-DF List of figures\n5List of figures\nFigure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 6\nFigure 2. 8-pin package connections (top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7\nFigure 3. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 8\nFigure 4. Bus master and memory devices on the SPI bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11Figure 5. SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 12\nFigure 6. Hold condition activation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 14\nFigure 7. Write Enable (WREN) sequence  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 7\nFigure 8. Write Disable (WRDI) sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18\nFigure 9. Read Status Register (RDSR) se quence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nFigure 10. Write Status Register (WRSR) sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nFigure 11. Read from Memory Array (READ) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23Figure 12. Byte Write (WRITE) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 24\nFigure 13. Page Write (WRITE) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\nFigure 14. Read Identification Page sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\nFigure 15. Write identification page sequence  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 28\nFigure 16. Read Lock Status sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 17. Lock ID sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 30\nFigure 18. AC measurement I/O wa veform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 19. Serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nFigure 20. Hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 40\nFigure 21. Serial output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 40\nFigure 22. SO8N – 8-lead plastic small outline, 150 mils body width, package outline . . . . . . . . . . . . 41Figure 23. SO8N – 8-lead plastic small outline, 150 mils body width,  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 24. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch,  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nFigure 25. UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat no lead, package outline. . . . . . . 44\nDescription M95320-W M95320-R M95320-DF\n6/48 DocID5711 Rev 161 Description\nThe M95320 devices are Electrically Eras able PROgrammable Memories (EEPROMs) \norganized as 4096 x 8 bits, accessed through the SPI bus.\nThe M95320 devices can operate with a supply range from 1.7  V to 5.5  V, and are \nguaranteed over the -40  °C/+85  °C temperature range.\nThe  M95320-D offers an additional page, named the Identification Page (32  bytes). The \nIdentification Page can be used to store se nsitive application parameters which can be \n(later) permanently locked in Read-only mode.\nFigure 1. Logic diagram\nThe SPI bus signals are C, D and Q, as shown in Figure  1 and Table  1. The device is \nselected when Chip Select ( S) is driven low. Communications with the device can be \ninterrupted when the HOLD  is driven low.\n          Table 1. Signal names \nSignal name Function Direction\nC Serial Clock Input\nD Serial Data Input Input\nQ Serial Data Output Output\nS Chip Select Input\nW Write Protect Input\nHOLD  Hold Input\nVCC Supply voltage -\nVSS Ground -!)\x10\x11\x17\x18\x19#36##\n-\x19\x15XXX\n(/,$\n63371\n#$\nDocID5711 Rev 16 7/48M95320-W M95320-R M95320-DF Description\n40Figure 2. 8-pin package connections (top view)\n1. See Section 10: Package information  for package dimensions, and how to identify pin-1.$ 633#(/,$ 136 ##\n7\n!)\x10\x11\x17\x19\x10$-\x19\x15XXX\n\x11\n\x12\x13\x14\x18\n\x17\x16\x15\nMemory organization M95320-W M95320-R M95320-DF\n8/48 DocID5711 Rev 162 Memory organization\nThe memory is organized as shown in the following figure.\nFigure 3. Block diagram\n06\x14\x1c\x1a\x16\x169\x15+2/\'\n6:&RQWURO\x03ORJLF+LJK\x03YROWDJH\x03\nJHQHUDWRU\n,\x122\x03VKLIW\x03UHJLVWHU\n$GGUHVV\x03UHJLVWHU\nDQG\x03FRXQWHU\'DWD\x03UHJLVWHU\n\x14\x03SDJH\n;\x03GHFRGHU<\x03GHFRGHU&\n\'\n4\n((3520\x03\nDUHD6WDWXV\x03\nUHJLVWHU\n,GHQWLILFDWLRQ\x03SDJH\x14\x12\x17\n\x14\x12\x15\nDocID5711 Rev 16 9/48M95320-W M95320-R M95320-DF Signal description\n403 Signal description\nDuring all operations, VCC must be held stable and within the specified valid range: \nVCC(min) to VCC(max).\nAll of the input and output signals must be held high or low (according to voltages of VIH, \nVOH, VIL or VOL, as specified in Section  9: DC and AC parameters ). These signals are \ndescribed next.\n3.1 Serial Data Output (Q)\nThis output signal is used to transfer data seria lly out of the device. Data is shifted out on the \nfalling edge of Serial Clock (C).\n3.2 Serial Data Input (D)\nThis input signal is used to transfer data seri ally into the device. It  receives instructions, \naddresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).\n3.3 Serial Clock (C)\nThis input signal provides the timing of the serial  interface. Instructions, addresses, or data \npresent at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) change from  the falling edge of Serial Clock (C).\n3.4 Chip Select (S )\nWhen this input signal is high, the device is de selected and Serial Data Output (Q) is at high \nimpedance. The device is in the Standby Power mode, unless an internal Write cycle is in \nprogress. Driving Chip Select ( S) low selects the device, plac ing it in the Active Power \nmode.\nAfter power-up, a falling e dge on Chip Select ( S) is required prior to the start of any \ninstruction. \n3.5 Hold (HOLD )\nThe Hold ( HOLD ) signal is used to pause any serial communications with the device without \ndeselecting the device.\nDuring the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data \nInput (D) and Serial Clock (C) are Don’t Care.\nTo start the Hold condition,  the device must be sele cted, with Chip Select ( S) driven low.\nSignal description M95320-W M95320-R M95320-DF\n10/48 DocID5711 Rev 163.6 Write Protect (W )\nThe main purpose of this input signal is to fr eeze the size of the area of memory that is \nprotected against Write instructions (as specifi ed by the values in the BP1 and BP0 bits of \nthe Status Register).\nThis pin must be driven either high or low, and must be stable during all Write instructions.\n3.7 VCC supply voltage\nVCC is the supply voltage.\n3.8 VSS ground\nVSS is the reference for all signals, including the VCC supply voltage.\nDocID5711 Rev 16 11/48M95320-W M95320-R M95320-DF Connecting to the SPI bus\n404 Connecting to the SPI bus\nAll instructions, addresses and input data bytes ar e shifted in to the device, most significant \nbit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) \nafter Chip Select ( S) goes low.\nAll output data bytes are shifted out of the devi ce, most significant bit first. The Serial Data \nOutput (Q) is latched on the first falling edge of the Serial Clock (C ) after the instruction \n(such as the Read from Memory Array and Read  Status Register instructions) have been \nclocked into the device.\nFigure 4. Bus master and memory devices on the SPI bus\n1. The Write Protect (W ) and Hold (HOLD ) signals should be driven, high or low as appropriate.\nFigure  4 shows an example of three memory devices  connected to an SPI bus master. Only \none memory device is selected at a time, so on ly one memory device drives the Serial Data \nOutput (Q) line at a time. The other memory devices are high impedance.\nThe pull-up resistor R (represented in Figure  4) ensures that a device is not selected if the \nBus Master leaves the S line in the high impedance state.\nIn applications where the Bus Master may leav e all SPI bus lines in high impedance at the \nsame time (for example, if the Bus Master is re set during the transmission of an instruction), \nthe clock line (C) must be connected to an ex ternal pull-down resistor so that, if all \ninputs/outputs become high impedance, the C line is pulled low (while the S line is pulled \nhigh): this ensures that S and C do not become high at the same time, and so, that the \ntSHCH  requirement is met. The typical value of R is 100 k Ω.$,\x14\x15\x1b\x16\x19E63,\x03%XV\x030DVWHU6\'2\n6\',6&.\n&4\' &4\'\n63,\x030HPRU\\\n\'HYLFH&4\'\n&6\x16 &6\x15 &6\x1463,\x03,QWHUIDFH\x03ZLWK\n\x0b&32/\x0f\x03&3+$\x0c\x03 \n\x0b\x13\x0f\x03\x13\x0c\x03RU\x03\x0b\x14\x0f\x03\x14\x0c\n: :+2/\' :5 555\n63,\x030HPRU\\\n\'HYLFH63,\x030HPRU\\\n\'HYLFH9&& 9&&\n966 966966\n9&&\n6 6 6 +2/\' +2/\'9&&\n966\nConnecting to the SPI bus M95320-W M95320-R M95320-DF\n12/48 DocID5711 Rev 164.1 SPI modes\nThese devices can be driven by a microcontrolle r with its SPI peripheral running in either of \nthe following two modes:\n• CPOL=0, CPHA=0\n• CPOL=1, CPHA=1\nFor these two modes, input data is latched in on the rising edge of Serial Clock (C), and \noutput data is available from t he falling edge of Serial Clock (C).\nThe difference between the two modes, as shown in Figure  5, is the clock polarity when the \nbus master is in Stand-by mode and not transferring data:\n• C remains at 0 for (CPOL=0, CPHA=0)\n• C remains at 1 for (CPOL=1, CPHA=1)\nFigure 5. SPI modes supported\n!)\x10\x11\x14\x13\x18"#\n-3"#0(!\n$\x10\n\x11#0/,\n\x10\n\x11\n1#\n-3"\nDocID5711 Rev 16 13/48M95320-W M95320-R M95320-DF Operating features\n405 Operating features\n5.1 Supply voltage (VCC)\n5.1.1 Operating supply voltage (VCC)\nPrior to selecting the memory  and issuing instructions to  it, a valid and stable VCC voltage \nwithin the specified [VCC(min), VCC(max)] range must be applied (see Operating conditions \nin Section  9: DC and AC parameters ). This voltage must remain  stable and valid until the \nend of the transmission of the instruction and, for a Write instruction, until the completion of \nthe internal write cycle (tW). In order to secure a stab le DC supply voltage, it is \nrecommended to decouple the VCC line with a suitable capacitor (usually of the order of \n10 nF to 100  nF) close to the VCC/VSS device pins.\n5.1.2 Device reset\nIn order to prevent erroneous instruction dec oding and inadvertent Write operations during \npower-up, a power-on-reset (POR) circuit is included. At power-up, the device does not respond to any instruction until VCC reaches t he POR threshold voltage. This threshold is \nlower than the minimum V\nCC operating voltage (see Operating conditions in Section  9).\nAt power-up, when VCC passes over the POR threshold, th e device is reset and is in the \nfollowing state:\n• in Standby Power mode,\n• deselected,\n• Status Register values:\n– The Write Enable Latch (WEL) bit is reset to 0.– The Write In Progress (WIP) bit is reset to 0.– The SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits).\nIt is important to note that the device must not be accessed until VCC reaches a valid and \nstable level within the specified [VCC(min), VCC(max)] range, as defined under Operating \nconditions in Section  9.\n5.1.3 Power-up conditions\nWhen the power supply is turned on, VCC rises continuously from VSS to VCC. During this \ntime, the Chip Select ( S) line is not allowed to float but should follow the VCC voltage. It is \ntherefore recommended to connect the S line to VCC via a suitable pull-up resistor (see \nFigure  4).\nIn addition, the Chip Select ( S) input offers a built-in safety feature, as the S input is edge-\nsensitive as well as level-sensitive: after power-up, the device does not become selected \nuntil a falling edge has first be en detected on Chip Select ( S). This ensures that Chip Select \n(S) must have been high, prior to going low to start the first operation.\nThe VCC voltage has to rise continuously from 0  V up to the minimum VCC operating voltage \ndefined under Operating conditions in Section  9.\nOperating features M95320-W M95320-R M95320-DF\n14/48 DocID5711 Rev 165.1.4 Power-down\nDuring power-down (continuous decrease of the VCC supply voltage below the minimum \nVCC operating voltage defined under Operating conditions in Section  9), the device must be:\n• deselected (Chip Select S  should be allowe d to follow the voltage applied on VCC),\n• in Standby Power mode (there should not be  any internal write cycle in progress).\n5.2 Active Power and Standby Power modes\nWhen Chip Select ( S) is low, the device is selected, and in the Active Power mode. The \ndevice consumes ICC.\nWhen Chip Select ( S) is high, the device is deselected. If  a Write cycle is not currently in \nprogress, the device then goes into the St andby Power mode, and the device consumption \ndrops to ICC1, as specified in DC characteristics (see Section  9).\n5.3 Hold condition\nThe Hold ( HOLD ) signal is used to pause any serial communications with the device without \nresetting the clocking sequence.\nTo enter the Hold condition, the device must be selected, with Chip Select ( S) low.\nDuring the Hold condition, the Serial Data Ou tput (Q) is high impedance, and the Serial Data \nInput (D) and the Serial Clock (C) are Don’t Care.\nNormally, the device is kept selected for th e whole duration of the Hold condition. \nDeselecting the device while it is  in the Hold condition has the effect of resetting the state of \nthe device, and this mechanism can be used if required to reset any processes that had been in progress.\n(a) (b)\nFigure 6. Hold condition activation\na. This resets the internal logic, except the WEL and WIP bits of the Status Register.\nb. In the specific case where the device has shifted in  a Write command (Inst + Address + data bytes, each data \nbyte being exactly 8 bits), deselec ting the device also triggers the Write cycle of this decoded command.DL\x13\x15\x13\x15\x1c(F\n+2/\'\n+ROG\x03\nFRQGLWLRQ+ROG\x03\nFRQGLWLRQ\nDocID5711 Rev 16 15/48M95320-W M95320-R M95320-DF Operating features\n40The Hold condition starts when the Hold (HOLD) signal is dr iven low when Serial Clock (C) \nis already low (as shown in Figure  6). \nThe Hold condition ends when the Hold (HOLD) signal is driven high when Serial Clock (C) is already low.\nFigure  6 also shows what happens if the rising an d falling edges are not timed to coincide \nwith Serial Clock (C) being low.\n5.4 Status Register\nThe Status Register contains a number of status  and control bits that can be read or set (as \nappropriate) by specific instructions. See Section  6.3: Read Status Register (RDSR)  for a \ndetailed description of t he Status Register bits.\n5.5 Data protection and protocol control\nThe device features the following data protection mechanisms:\n• Before accepting the execution of the Write and Write Status Register instructions, the \ndevice checks whether the number of clock pulses comprised in the instructions is a \nmultiple of eight.\n• All instructions that modify data must be preceded by a Write Enable (WREN) \ninstruction to set the Write Enable Latch (WEL) bit. \n• The Block Protect (BP1, BP0) bits in the Status Register are used to configure part of \nthe memory as read-only.\n• The Write Protect (W ) signal is used to protect the Block Protect (BP1, BP0) bits in the \nStatus Register.\nFor any instruction to be accept ed, and executed, Chip Select ( S) must be driven high after \nthe rising edge of Serial Clock (C) for the last bi t of the instruction, and before the next rising \nedge of Serial Clock (C).\nTwo points should be noted in the previous sentence:\n• The “last bit of the instruction” can be the eigh th bit of the instruction code, or the eighth \nbit of a data byte, depending on the instru ction (except for Read Status Register \n(RDSR) and Read (READ) instructions).\n• The “next rising edge of Serial Clock (C )” might (or might not) be the next bus \ntransaction for some other device on the SPI bus.\n          Table 2. Write-protected block size \nStatus Register bits\nProtected block Protected array addresses\nBP1 BP0 \n0 0 None None \n0 1 Upper quarter 0C00h - 0FFFh \n1 0 Upper half 0800h - 0FFFh 1 1 Whole memory 0000h - 0FFFh\nInstructions M95320-W M95320-R M95320-DF\n16/48 DocID5711 Rev 166 Instructions\nEach command is composed of bytes (MSBit tran smitted first), initiate d with the instruction \nbyte, as summarized in Table  3.\nIf an invalid instruction is sent (one not contained in Table  3), the device automatically enters \na Wait state until deselected.\n          \nFor read and write commands to memory array and Identification Page the address is \ndefined by two bytes as explained in Table  4.\n          \n          \n          Table 3. Instruction set\nInstruction DescriptionInstruction \nformat\nWREN Write Enable 0000 0110\nWRDI Write Disable 0000 0100\nRDSR Read Status Register 0000 0101WRSR Write Status Register 0000 0001\nREAD Read from Memory Array 0000 0011\nWRITE Write to Memory Array 0000 0010\nRDID\n(1)\n1. Instruction available only for the M95320-D device.Read Identification Page 1000 0011\nWRID(1)Write Identificatio n Page 1000 0010\nRDLS(1)Reads the Identification Page lock status 1000 0011\nLID(1)Locks the Identification page in read-only mode 1000 0010\nTable 4. Significant bits wi thin the two address bytes(1)(2)\nInstructionsMSB Address byte LSB Address byte\nb15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0\nREAD or  \nWRITEx x x x A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0\nRDID or  \nWRID00000000000 A 4 A 3 A 2 A 1 A 0\nRDLS or  \nLID0000010000000000\n1. A: Significant address bit.\n2. x: bit is Don’t Care.\nDocID5711 Rev 16 17/48M95320-W M95320-R M95320-DF Instructions\n406.1 Write Enable (WREN)\nThe Write Enable Latch (WEL) bit must be set prior to each WRITE a nd WRSR instruction. \nThe only way to do this is to send a Write Enable instruction to the device.\nAs shown in Figure  7, to send this instruction to  the device, Chip Select ( S) is driven low, \nand the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then \nenters a wait state. It waits for the device to be deselected, by Chip Select ( S) being driven \nhigh.\nFigure 7. Write Enable (WREN) sequence\n#\n$\n!)\x10\x12\x12\x18\x11E3\n1\x12\x11 \x13\x14\x15\x16\x17\n(IGH\x00)MPEDANCE\x10\n)NSTRUCTION\nInstructions M95320-W M95320-R M95320-DF\n18/48 DocID5711 Rev 166.2 Write Disable (WRDI)\nOne way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction \nto the device.\nAs shown in Figure  8, to send this instruction to  the device, Chip Select ( S) is driven low, \nand the bits of the instruction byte are shifted in, on Serial Data Input (D).\nThe device then enters a wait st ate. It waits for a the device to be deselected, by Chip Select \n(S) being driven high.\nThe Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:\n• Power-up\n• WRDI instruction execution\n• WRSR instruction completion\n• WRITE instruction completion.\nFigure 8. Write Disable (WRDI) sequence\n$,\x13\x16\x1a\x18\x13G&\n\'6\n4\x15\x14\x16 \x17 \x18 \x19 \x1a\n+LJK\x03,PSHGDQFH\x13\n,QVWUXFWLRQ\nDocID5711 Rev 16 19/48M95320-W M95320-R M95320-DF Instructions\n406.3 Read Status Register (RDSR)\nThe Read Status Register (RDSR) instruction is used to read the Status Register. The \nStatus Register may be read at any time, even while a Write or Write Status Register cycle is \nin progress. When one of these cycles is in progress, it is recommended to check the Write \nIn Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in \nFigure  9.\nFigure 9. Read Status Register (RDSR) sequence\nThe status and control bits of th e Status Register are as follows:\n6.3.1 WIP bit\nThe Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write \nStatus Register cycle. When set to 1, such a cy cle is in progress, when  reset to 0, no such \ncycle is in progress. \n6.3.2 WEL bit\nThe Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1, the internal Write Enable Latch is set. When set to 0, the internal Write \nEnable Latch is reset, and no Write or Writ e Status Register instruction is accepted.\nThe WEL bit is returned to its reset state by the following events:\n• Power-up\n• Write Disable (WRDI) instruction completion\n• Write Status Register (WRS R) instruction completion\n• Write (WRITE) instruction completion\n6.3.3 BP1, BP0 bits\nThe Block Protect (BP1, BP0) bits are non volat ile. They define the size of the area to be \nsoftware-protected against Write instructions. These bits are written with the Write Status \nRegister (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to\n 1, the relevant memory area (as defined in Table  2) becomes protected against Write \n(WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.#\n$3\n\x12\x11 \x13\x14\x15\x16\x17\x18\x19 \x11 \x10 \x11 \x11 \x11 \x12 \x11 \x13 \x11 \x14 \x11 \x15\n)NSTRUCTION\x10\n!)\x10\x12\x10\x13\x11%1 \x17\x16\x15\x14\x13\x12\x11\x103TATUS\x002EGISTER\x00/UT\n(IGH\x00)MPEDANCE\n-3"\x17\x16\x15\x14\x13\x12\x11\x103TATUS\x002EGISTER\x00/UT\n-3"\x17\nInstructions M95320-W M95320-R M95320-DF\n20/48 DocID5711 Rev 166.3.4 SRWD bit\nThe Status Register Write Disable (SRWD) bi t is operated in conjunction with the Write \nProtect ( W) signal. The Status Register Write Disable (SRWD) bit and Write Protect ( W) \nsignal enable the device to be put in the Ha rdware Protected mode (when the Status \nRegister Write Disable (SRWD) bit is set to 1, and Write Protect ( W) is driven low). In this \nmode, the non-volatile bits of the Status Re gister (SRWD, BP1, BP0) become read-only bits \nand the Write Status Register (WRSR) instru ction is no longer accepted for execution.\n          Table 5. Status Register format\nb7 b0\nSRWD 0 0 0 BP1 BP0 WEL WIP\nStatus Register Write Protect\nBlock Protect bits\nWrite Enable Latch bit\nWrite In Progress bit\nDocID5711 Rev 16 21/48M95320-W M95320-R M95320-DF Instructions\n406.4 Write Status Register (WRSR)\nThe Write Status Register (WRS R) instruction is used to wr ite new values to the Status \nRegister. Before it can be accepted, a Writ e Enable (WREN) instruction must have been \npreviously executed.\nThe Write Status Register (WRSR) instruct ion is entered by driving Chip Select ( S) low, \nfollowed by the instruction code, the data byte on Serial Data input (D) and Chip Select ( S) \ndriven high. Chip Select ( S) must be driven high after the rising edge of Serial Clock (C) that \nlatches in the eighth bit of the data byte, and befo re the next rising edge  of Serial Clock (C). \nOtherwise, the Write Status Register  (WRSR) instruction is not executed.\nThe instruction sequence is shown in Figure  10.\nFigure 10. Write Status Register (WRSR) sequence\nDriving the Chip Select ( S) signal high at a byte boundary of the input data triggers the self-\ntimed Write cycle that takes tW to complete (as specified in AC tables under Section  9: DC \nand AC parameters ).\nWhile the Write Status Register cycle is in pr ogress, the Status Register may still be read to \ncheck the value of the Write in progress (WIP) bit: the WIP bit is 1 during the self-timed Write cycle t\nW, and 0 when the Write cycle is complete. The WEL bit (Write Enable Latch) is \nalso reset at the end of the Write cycle tW.\nThe Write Status Register (WRSR) instruction enables the user to change the values of the BP1, BP0 and SRWD bits:\n• The Block Protect (BP1, BP0) bits define the si ze of the area that is to be treated as \nread-only, as defined in Table 2 .\n• The SRWD (Status Register Write Disable) bit, in accordance with the signal read on \nthe Write Protect pin (W ), enables the user to set or reset the Write protection mode of \nthe Status Register itself, as defined in Table 6 . When in Write-protected mode, the \nWrite Status Register (WRSR) instruction is not executed.\nThe contents of the SRWD and BP1, BP0 bits are updated after the completion of the \nWRSR instruction,  including the tW Write cycle.\nThe Write Status Register (WRSR) instruction has no effect on the b6, b5, b4, b1, b0 bits in \nthe Status Register. Bits b6, b5, b4 are always read as 0.#\n$\n!)\x10\x12\x12\x18\x12D3\n1\x12\x11 \x13 \x14 \x15 \x16 \x17 \x18 \x19 \x11\x10 \x11\x11 \x11\x12 \x11\x13 \x11\x14 \x11\x15\n(IGH\x00)MPEDANCE)NSTRUCTION 3TATUS\n2EGISTER\x00)N\x10\n\x17\x16\x15\x14\x13\x12 \x10 \x11\n-3"\nInstructions M95320-W M95320-R M95320-DF\n22/48 DocID5711 Rev 16          \nThe protection features of the device are summarized in Table  6.\nWhen the Status Register Write Disable (SRWD) bit in the Status Register is 0 (its initial \ndelivery state), it is possible to write to the Status Register (provided that the WEL bit has \npreviously been set by a WREN instruction), regardless of the logic level applied on the Write Protect (\nW) input pin.\nWhen the Status Register Write Disable (SRWD) bi t in the Status Register is set to 1, two \ncases should be considered, depending  on the state of the Write Protect ( W) input pin:\n• If Write Protect (W ) is driven high, it is possible to write to the Status Register (provided \nthat the WEL bit has previously be en set by a WREN instruction).\n• If Write Protect (W ) is driven low, it is not possible to write to the Status Register even if \nthe WEL bit has previously been set by a WREN  instruction. (Attempts to write to the \nStatus Register are rejected, and are not a ccepted for execution). As a consequence, \nall the data bytes in the memory area, which are Software-protected (SPM) by the Block Protect (BP1, BP0) bits in the Status  Register, are also hardware-protected \nagainst data modification.\nRegardless of the order of the two events, the Hardware-protected mode (HPM) can be entered by:\n• either setting the SRWD bit after driving the Write Protect (W ) input pin low,\n• or driving the Write Protect (W ) input pin low after setting the SRWD bit.\nOnce the Hardware-protected mode (HPM) has been entered, the only way of exiting it is to \npull high the Write Protect ( W) input pin.\nIf the Write Protect ( W) input pin is permanently tied high, the Hardware-protected mode \n(HPM) can never be activated, and only th e Software-protected mode (SPM), using the \nBlock Protect (BP1, BP0) bits in the Status Register, can be used.Table 6. Protection modes\nW \nsignalSRWD \nbitModeWrite protection of the \nStatus RegisterMemory content\nProtected area(1)\n1. As defined by the values in the Block Protec t (BP1, BP0) bits of the Status Register. See Table 2 .Unprotected area(1)\n10\nSoftware-\nprotected \n(SPM)Status Register is writable \n(if the WREN instruction has set the WEL bit).  \nThe values in the BP1 \nand BP0 bits can be changed.Write-protectedReady to accept \nWrite instructions00\n11\n01Hardware-\nprotected \n(HPM)Status Register is \nHardware write-protected.  \nThe values in the BP1 \nand BP0 bits cannot be changed.Write-protectedReady to accept \nWrite instructions\nDocID5711 Rev 16 23/48M95320-W M95320-R M95320-DF Instructions\n406.5 Read from Memory Array (READ)\nAs shown in Figure  11, to send this instruction to  the device, Chip Select ( S) is first driven \nlow. The bits of the instruction byte and address bytes are then shifted in, on Serial Data \nInput (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).\nFigure 11. Read from Memory Array (READ) sequence  \n1. Depending on the memory size, as shown in Table 4 , the most significant address bits are Don’t Care.\nIf Chip Select ( S) continues to be driven low, the internal address register is incremented \nautomatically, and the byte of data at the new address is shifted out.\nWhen the highest address is reached, the addr ess counter rolls over to zero, a llowing the \nRead cycle to be continued indefinitely. The whole memory can, ther efore, be read with a \nsingle READ instruction.\nThe Read cycle is terminated by driving Chip Select ( S) high. The rising edge of the Chip \nSelect ( S) signal can occur at any time during the cycle.\nThe instruction is not accepted, and is not execut ed, if a Write cycle is currently in progress.&\n\'\n$,\x13\x14\x1a\x1c\x16\'6\n4\x14\x18\x15\x14 \x16 \x17 \x18 \x19 \x1a \x1b \x1c \x14\x13 \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x18 \x15\x19 \x15\x1a\n\x14\x17 \x14\x16 \x16 \x15 \x14 \x13\x15\x1b \x15\x1c \x16\x13\n\x1a\x19\x18\x17\x16 \x14 \x1a \x13+LJK\x03,PSHGDQFH\'DWD\x032XW\x03\x14,QVWUXFWLRQ \x14\x19\x10%LW\x03$GGUHVV\x13\n06%06%\n\x15\x16\x14\n\'DWD\x032XW\x03\x15\nInstructions M95320-W M95320-R M95320-DF\n24/48 DocID5711 Rev 166.6 Write to Memo ry Array (WRITE)\nAs shown in Figure  12, to send this instruction to  the device, Chip Select ( S) is first driven \nlow. The bits of the instruction byte, address byte, and at least one data byte are then shifted \nin, on Serial Data Input (D).\nThe instruction is terminated  by driving Chip Select ( S) high at a byte boundary of the input \ndata. The self-timed Write cycle, tr iggered by the Chip Select ( S) rising edge, continues for a \nperiod tW (as specified in AC characteristics in Section  9: DC and AC parameters ), at the \nend of which the Write in Progress (WIP) bit is reset to 0.\nFigure 12. Byte Write (WRITE) sequence  \n1. Depending on the memory size, as shown in Table 4 , the most significant addr ess bits are Don’t Care.\n          \nIn the case of Figure  12, Chip Select ( S) is driven high after the eighth bit of the data byte \nhas been latched in, indicating that the instruction is being used to write a single byte. \nHowever, if Chip Select ( S) continues to be driven low, as shown in Figure  13, the next byte \nof input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle.\nEach time a new data byte is shifted in, the le ast significant bits of the internal address \ncounter are incremented. If more bytes are sent than  will fit up to the end of the page, a \ncondition known as “roll-over” occurs. In case of roll-over, the bytes exceeding the page size are overwritten from location 0 of the same page.\nThe instruction is not accepted, and is not  executed, under the following conditions:\n• if the Write Enable Latch (WEL) bit has not  been set to 1 (by executing a Write Enable \ninstruction just before),\n• if a Write cycle is already in progress,\n• if the device has not been deselected, by driving high Chip Select (S ), at a byte \nboundary (after the eighth bit, b0, of the last data byte that has been latched in),\n• if the addressed page is in the region protected by the Block Protect (BP1 and BP0) \nbits.#\n$\n!)\x10\x11\x17\x19\x15$3\n1\x11\x15\x12\x11 \x13\x14\x15\x16\x17\x18\x19 \x11 \x10 \x12 \x10 \x12 \x11 \x12 \x12 \x12 \x13 \x12 \x14 \x12 \x15 \x12 \x16 \x12 \x17\n\x11\x14 \x11\x13 \x13 \x12 \x11 \x10\x12\x18 \x12\x19 \x13\x10\n(IGH\x00)MPEDANCE)NSTRUCTION \x11\x16\r"IT\x00!DDRESS\x10\n\x17\x16\x15\x14\x13\x12 \x10 \x11$ATA\x00"YTE\x13\x11\nDocID5711 Rev 16 25/48M95320-W M95320-R M95320-DF Instructions\n40Note: The self-timed write cycle tW is internally executed as a sequence of two consecutive \nevents: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is read as “0” and a programmed bit is read as “1”.\nFigure 13. Page Write (WRITE) sequence  \n1. Depending on the memory size, as shown in Table 4 , the most significant addr ess bits are Don’t Care.#\n$\n!)\x10\x11\x17\x19\x16$3\n\x13\x14\x13\x13 \x13\x15 \x13\x16 \x13\x17 \x13\x18 \x13\x19 \x14\x10 \x14\x11 \x14\x12 \x14\x14 \x14\x15 \x14\x16 \x14\x17\x13\x12#\n$3\n\x11\x15\x12\x11 \x13 \x14 \x15 \x16 \x17 \x18 \x19 \x11\x10 \x12\x10 \x12\x11 \x12\x12 \x12\x13 \x12\x14 \x12\x15 \x12\x16 \x12\x17\n\x11\x14 \x11\x13 \x13 \x12 \x11 \x10\x12\x18 \x12\x19 \x13\x10\n)NSTRUCTION \x11\x16\r"IT\x00!DDRESS\x10\n\x17\x16\x15\x14\x13\x12 \x10 \x11$ATA\x00"YTE\x00\x11\x13\x11\n\x14\x13\n\x17\x16\x15\x14\x13\x12 \x10 \x11$ATA\x00"YTE\x00\x12\n\x17\x16\x15\x14\x13\x12 \x10 \x11$ATA\x00"YTE\x00\x13\n\x16\x15\x14\x13\x12 \x10 \x11$ATA\x00"YTE\x00.\nInstructions M95320-W M95320-R M95320-DF\n26/48 DocID5711 Rev 166.6.1 Cycling with Erro r Correction Code (ECC)\nM95320 devices identified by the process letter  K offer an Error Correction Code (ECC) \nlogic. The ECC is an internal logic function which is transparent for the SPI communication \nprotocol.\nThe ECC logic is implemented on ea ch group of four EEPROM bytes(c). Inside a group, if a \nsingle bit out of the four bytes happens to be erroneous during a Read operation, the ECC \ndetects this bit and replaces it  with the correct value. The read  reliability is therefore much \nimproved.\nEven if the ECC function is performed on group s of four bytes, a single byte can be \nwritten/cycled independently. In this case, th e ECC function also writes/cycles the three \nother bytes located in the same group(c). As a consequence, the ma ximum cycling budget is \ndefined at group level and the cycling can be dist ributed over the four bytes of the group: the \nsum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in \nTable  12.\nc. A group of four bytes is located at addresses [4 *N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.\nDocID5711 Rev 16 27/48M95320-W M95320-R M95320-DF Instructions\n406.7 Read Identification Page (available only in M95320-D \ndevices)\nThe Identification Page (32  bytes) is an additional page which can be written and (later) \npermanently locked in Read-only mode.\nReading this page is achieved with the Read Identification Page instruction (see Table  3). \nThe Chip Select signal ( S) is first driven low, the bits of the instruction byte and address \nbytes are then shifted in, on Serial Data Input (D). Address bit A10 must be 0, upper address bits are Don\'t Care, and the data byte pointed to by the lower address bits [A4:A0] is shifted out on Serial Data Output (Q). If Chip Select (\nS) continues to be driven low, the internal \naddress register is automatically incremented, and the byte of data at the new address is \nshifted out.\nThe number of bytes to read in the ID page must not exceed the page boundary, otherwise unexpected data is read (e.g.: when reading the ID page from location 10d, the number of bytes should be less than or equal to 22d, as the ID page boundary is 32\n bytes).\nThe read cycle is terminated  by driving Chip Select ( S) high. The rising edge of the Chip \nSelect ( S) signal can occur at any time during the cycle. The first byte addressed can be any \nbyte within any page.\nThe instruction is not accepted, and is not execut ed, if a write cycle is currently in progress.\nFigure 14. Read Identification Page sequence  \n&\n\'\n$L\x14\x18\x1c\x19\x196\n4\x14\x18\x15\x14 \x16 \x17 \x18 \x19 \x1a \x1b \x1c \x14\x13 \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x18 \x15\x19 \x15\x1a\n\x14\x17 \x14\x16 \x16 \x15 \x14 \x13\x15\x1b \x15\x1c \x16\x13\n\x1a\x19\x18\x17\x16 \x14 \x1a \x13+LJK\x03LPSHGDQFH\'DWD\x032XW\x03\x14,QVWUXFWLRQ \x14\x19\x10ELW\x03DGGUHVV\x13\n06%06%\n\x15\x16\x14\n\'DWD\x032XW\x03\x15\nInstructions M95320-W M95320-R M95320-DF\n28/48 DocID5711 Rev 166.8 Write Identification Page (available only in M95320-D \ndevices)\nThe Identification Page (32  bytes) is an additional page which can be written and (later) \npermanently locked in Read-only mode. \nWriting this page is achieved with the Write Identification Page instruction (see Table  3). The \nChip Select signal ( S) is first driven low. The bits of the instruction byte, address bytes, and \nat least one data byte are then shifted in on Serial Data Input (D). Address bit A10 must be 0, upper address bits are Don\'t Care, the lower address bits [A4:A0] address bits define the byte address inside the identification page. The instruction sequence is shown in \nFigure  15.\nFigure 15. Write identification page sequence  \n-3\x13\x10\x19\x10\x196\x11#\n$3\n1\x12\x13\x12\x11 \x13 \x14 \x15 \x16 \x17 \x18 \x19 \x11 \x10 \x12 \x18\x12 \x19\x13 \x10\x13 \x11\x13 \x12\x13 \x13\x13 \x14\x13 \x15\n\x12\x12 \x12\x11 \x13 \x12 \x11 \x10\x13\x16 \x13\x17 \x13\x18\n(IGH\x00IMPEDANCE)NSTRUCTION \x12\x14\rBIT\x00ADDRESS\x10\n\x17\x16\x15\x14\x13\x12 \x10 \x11$ATA\x00BYTE\x13\x19\nDocID5711 Rev 16 29/48M95320-W M95320-R M95320-DF Instructions\n406.9 Read Lock Status (availa ble only in M95320-D devices)\nThe Read Lock Status instruction (see Table  3) is used to check whether the Identification \nPage is locked or not in Read-only mode. Th e Read Lock Status sequence is defined with \nthe Chip Select ( S) first driven low. The bits of the instruction byte and address bytes are \nthen shifted in on Serial Data Input (D). Address bit A10 must be 1, all other address bits are Don\'t Care. The Lock bit is the LSB (least signifi cant bit) of the byte read on Serial Data \nOutput (Q). It is at “1” when the lock is active  and at “0” when the lock is not active. If Chip \nSelect (\nS) continues to be driven low,  the same data byte is shifted out. The read cycle is \nterminated by driving Chip Select ( S) high.\nThe instruction sequence is shown in Figure  16.\nFigure 16. Read Lock Status sequence\n&\n\'\n$L\x14\x18\x1c\x19\x196\n4\x14\x18\x15\x14 \x16 \x17 \x18 \x19 \x1a \x1b \x1c \x14\x13 \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x18 \x15\x19 \x15\x1a\n\x14\x17 \x14\x16 \x16 \x15 \x14 \x13\x15\x1b \x15\x1c \x16\x13\n\x1a\x19\x18\x17\x16 \x14 \x1a \x13+LJK\x03LPSHGDQFH\'DWD\x032XW\x03\x14,QVWUXFWLRQ \x14\x19\x10ELW\x03DGGUHVV\x13\n06%06%\n\x15\x16\x14\n\'DWD\x032XW\x03\x15\nInstructions M95320-W M95320-R M95320-DF\n30/48 DocID5711 Rev 166.10 Lock ID (available on ly in M95320-D devices)\nThe Lock ID instruction permanently locks the Identification Page in read-only mode. Before \nthis instruction can be accepted, a Write Enable (WREN) instruction must have been executed. \nThe Lock ID instruction is is sued by driving Chip Select ( S) low, sending the instruction \ncode, the address and a data byte on Serial Data Input (D), and driving Chip Select ( S) high. \nIn the address sent, A10 must be equal to 1, all other address bits are Don\'t Care. The data \nbyte sent must be equal to the binary value xxxx xx1x, wher e x = Don\'t Care.\nChip Select ( S) must be driven high after the rising ed ge of Serial Clock (C) that latches in \nthe eighth bit of the data byte, and before the next rising edge of Serial Clock (C). \nOtherwise, the Lock ID instruction is not executed.\nDriving Chip Select ( S) high at a byte boundary of the input data triggers the self-timed write \ncycle whose duration is tW (as specified in AC characteristics in Section  9: DC and AC \nparameters ). The instruction se quence is shown in Figure  17.\nThe instruction is discarded, and is no t executed, under the following conditions:\n• If a Write cycle is already in progress,\n• If the Block Protect bits (BP1,BP0) = (1,1),\n• If a rising edge on Chip Select (S ) happens outside of a byte boundary.\nFigure 17. Lock ID sequence\n&\n\'\n$L\x14\x18\x1c\x19\x1a6\n4\x14\x18\x15\x14 \x16 \x17 \x18 \x19 \x1a \x1b \x1c \x14\x13 \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x18 \x15\x19 \x15\x1a\n\x14\x17 \x14\x16 \x16 \x15 \x14 \x13\x15\x1b \x15\x1c \x16\x13\n+LJK\x03LPSHGDQFH,QVWUXFWLRQ \x14\x19\x10ELW\x03DGGUHVV\x13\n\x1a\x19\x18\x17\x16\x15 \x13 \x14\'DWD\x03E\\WH\x16\x14\nDocID5711 Rev 16 31/48M95320-W M95320-R M95320-DF Power-up and delivery state\n407 Power-up and delivery state\n7.1 Power-up state\nAfter power-up, the device is in the following state:\n• Standby power mode,\n• deselected (after power-up, a falling ed ge is required on Chip Select (S ) before any \ninstructions can be started),\n• not in the Hold condition,\n• the Write Enable Latch (WEL) is reset to 0,\n• Write In Progress (WIP) is reset to 0.\nThe SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous \npower-down (they are non-volatile bits).\n7.2 Initial delivery state\nThe device is delivered with the memory array bi ts and identification page bits set to all 1s \n(each byte = FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.\nMaximum ratings M95320-W M95320-R M95320-DF\n32/48 DocID5711 Rev 168 Maximum ratings\nStressing the device outside the ratings listed in Table  7 may cause permanent damage to \nthe device. These are stress ratings only, and o peration of the device at  these, or any other \nconditions outside those indicated in the operat ing sections of this specification, is not \nimplied. Exposure to absolute maximum rating conditions for extended periods may affect \ndevice reliability.\n          Table 7. Absolute maximum ratings\nSymbol Parameter Min. Max. Unit\nAmbient operating temperature –40 130 °C\nTSTG Storage temperature –65 150 °C\nTLEAD Lead temperature during soldering See note (1)\n1. Compliant with JEDEC standard J-STD-020D (for small-body, Sn-Pb or Pb free assembly), the ST \nECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances \n(RoHS directive 2011/65/EU of July 2011).°C\nVO Output voltage –0.50 VCC+0.6 V\nVI Input voltage –0.50 6.5 V\nVCC Supply voltage –0.50 6.5 V\nIOL DC output current (Q = 0) - 5 mA\nIOH DC output current (Q = 1) - 5 mA\nVESD Electrostatic discharge voltage (human body model)(2)\n2. Positive and negative pulses applied on different co mbinations of pin connections, according to  \nAEC-Q100-002 (compliant with ANSI/ESD A/JEDEC JS-001-2012, C1=100 pF, R1=1500 Ω, R2=500 Ω).-4 0 0 0 V\nDocID5711 Rev 16 33/48M95320-W M95320-R M95320-DF DC and AC parameters\n409 DC and AC parameters\nThis section summarizes the operating condi tions and the DC/AC characteristics of the \ndevice.\n          \n          \n          \n          \n          \nFigure 18. AC measurement I/O waveformTable 8. Operating conditions (M95320-W, device grade 6)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 2.5 5.5 V\nTA Ambient operating temperature –40 85 °C\nTable 9. Operating conditions (M95320-R, device grade 6)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 1.8 5.5 V\nTA Ambient operating temperature –40 85 °C\nTable 10. Operating conditions (M95320-DF, device grade 6)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 1.7 5.5 V\nTA Ambient operating temperature –40 85 °C\nTable 11. AC measurement conditions\nSymbol Parameter Min. Max. Unit\nCL Load capacitance 30 pF\n- Input rise and fall times - 25 ns- Input pulse voltages 0.2 V\nCC to 0.8 VCC V\n- Input and output timing reference voltages 0.3 VCC to 0.7 VCC V\n$,\x13\x13\x1b\x15\x18&\x13\x11\x1b\x03ೌ\x039 &&\n\x13\x11\x15\x03ೌ\x039 &&\x13\x11\x1a\x03ೌ\x039 &&\n\x13\x11\x16\x03ೌ\x039 &&,QSXW\x03DQG\x032XWSXW\n7LPLQJ\x035HIHUHQFH\x03/HYHOV,QSXW\x03/HYHOV\nDC and AC parameters M95320-W M95320-R M95320-DF\n34/48 DocID5711 Rev 16          \n          \n          Table 12. Cycling performance by groups of four bytes\nSymbol Parameter(1)\n1. Cycling performance for products iden tified by process letter K (previous  products were specified with 1 \nmillion cycles at 25 °C)Test conditions Min. Max. Unit\nNcycle Write cycle endurance(2)\n2. The Write cycle endurance is defined for groups of fo ur data bytes located at addresses [4*N, 4*N+1, \n4*N+2, 4*N+3] where N is an integer. The Write cycle endurance is defined by  characterization and \nqualification.TA ≤  25 °C, \nVCC(min) < VCC < VCC(max)- 4,000,000\nWrite cycle(3)\n3. A Write cycle is executed when either a Page Write, a Byte Write, a WRSR, a WRID or an LID instruction is \ndecoded. When using the Byte Write, the Page Writ e or the WRID instruction, refer also to Section 6.6.1: \nCycling with Error Correction Code (ECC) .TA = 85 °C, \nVCC(min) < VCC < VCC(max)- 1,200,000\nTable 13. Memory ce ll data retention\nParameter Test conditions Min. Unit\nData retention(1)(2)\n1. The data retention behavior is checked in producti on, while the 200-year limit is defined from \ncharacterization and qualification results.\n2. For products identified by process letter K (previous products were specified with a data retention of 40 \nyears at 55°C).TA = 55 °C 200 Year\nTable 14. Capacitance\nSymbol Parameter Test conditions(1)\n1. Sampled only, not 100% tested, at TA = 25 °C and a frequency of 5 MHz.Min. Max. Unit\nCOUT Output capacitance (Q) VOUT = 0 V - 8 pF\nCINInput capacitance (D) VIN = 0 V - 8 pF\nInput capacitance (other pins) VIN = 0 V - 6 pF\nDocID5711 Rev 16 35/48M95320-W M95320-R M95320-DF DC and AC parameters\n40          Table 15. DC characteristics (M95320-W, device grade 6) \nSymbol ParameterTest conditions in addition to those \ndefined in Min. Max. Unit\nILIInput leakage \ncurrentVIN = VSS or VCC -±  2 µ A\nILOOutput leakage \ncurrentS = VCC, VOUT = VSS or VCC -±  2 µ A\nICCSupply current \n(Read)VCC = 2.5 V, fC = 5 MHz,\nC = 0.1 VCC/0.9 VCC, Q = open-3\nmAVCC = 2.5 V, fC = 10 MHz,\nC = 0.1 VCC/0.9 VCC, Q = open-2(1)\nVCC = 3.0 V, fC = 10 MHz\nC = 0.1 VCC/0.9 VCC, Q = open-4\nVCC = 5.5 V, fC = 20 MHz,\nC = 0.1 VCC/0.9 VCC, Q = open-5(1)\n1. Only for the device identified by process letter K.ICC0(2)\n2. Characterized only, not tested in production.Supply current \n(Write)During tW, S = VCC, 2.5 V < VCC < 5.5 V - 5 mA\nICC1Supply current  \n(Standby)S = VCC, VCC = 5.5 V\nVIN = VSS or VCC-3(1)\nµAS = VCC, VCC = 5.0 V  \nVIN = VSS or VCC-2\nS = VCC, VCC = 2.5 V  \nVIN = VSS or VCC-1(3)\n3. 2 µA with the device identified by process letter K.VIL Input low voltage - –0.45 0.3 VCC V\nVIH Input high voltage - 0.7 VCC VCC+1 V\nVOL Output low voltage IOL = 1.5 mA, VCC = 2.5 V - 0.4 V\nVOH Output high voltageVCC = 2.5 V and IOH = 0.4 mA or  \nVCC = 5.5 V and IOH = 2 mA0.8 VCC -V\nVRES(2)Internal reset \nthreshold voltage-1 . 0(4)\n4. 0.7 V with the device identified by process letter K.1.65(5) \n5. 1.3 V with the device identified by process letter K.V\nDC and AC parameters M95320-W M95320-R M95320-DF\n36/48 DocID5711 Rev 16Table 16. DC characteristics (M95320-R, device grade 6) \nSymbol Parameter Test conditions(1)Min. Max. Unit\nILIInput leakage \ncurrent VIN = VSS or VCC -±  2 µ A\nILOOutput leakage \ncurrent S = VCC, voltage applied on Q  = VSS or VCC -±  2 µ A\nICCSupply current \n(Read)VCC = 1.8 V, max clock frequency (fC), \nC = 0.1VCC/0.9VCC, Q = open-2\nmA\nVCC = 1.8 V, fC = 5 MHz,\nC = 0.1VCC/0.9VCC, Q = open-2(2)\nICC0(3) Supply current \n(Write)VCC = 1.8 V, during tW, S = VCC -5 m A\nICC1Supply current \n(Standby)VCC = 1.8 V, S  = VCC, VIN = VSS or VCC -1 µ A\nVIL Input low voltage 1.8 V ≤ VCC < 2.5 V –0.45 0.25 VCC V\nVIH Input high voltage 1.8 V ≤ VCC < 2.5 V 0.75 VCC VCC+1 V\nVOL Output low voltage IOL = 0.15 mA, VCC = 1.8 V - 0.3 V\nVOH Output high voltage IOH = –0.1 mA, VCC = 1.8 V 0.8 VCC -V\nVRES(3) Internal reset \nthreshold voltage-1 . 0(4)1.65(5)V\n1. If the application uses the M95320-R device at 2.5 V < VCC< 5.5 V and -40 °C < TA < +85 °C, please refer to Table 15: DC \ncharacteristics (M95320-W, device grade 6) , rather than to the above table.\n2. For the device identified by process letter K.\n3. Characterized only, not tested in production.4. 0.7 V with the device identified by process letter K.5. 1.3 V with the device identified by process letter K.\nDocID5711 Rev 16 37/48M95320-W M95320-R M95320-DF DC and AC parameters\n40          \n          Table 17. DC characteristics (M95320-DF, device grade 6) \nSymbol Parameter Test conditions (1)Min. Max. Unit\nILIInput leakage \ncurrent VIN = VSS or VCC -±  2 µ A\nILOOutput leakage \ncurrent S = VCC, voltage applied on Q  = VSS or VCC -±  2 µ A\nICCSupply current \n(Read)VCC = 1.7 V, max clock frequency (fC),\nC = 0.1 VCC/0.9 VCC, Q = open-2\nmA\nVCC = 1.7 V, fC = 5 MHz,\nC = 0.1 VCC/0.9 VCC, Q = open-2\nICC0(2) Supply current \n(Write)VCC = 1.7 V, during tW, S = VCC -5 m A\nICC1Supply current \n(Standby)VCC = 1.7 V, S  = VCC, VIN = VSS or VCC -1 µ A\nVIL Input low voltage 1.7 V ≤ VCC < 2.5 V –0.45 0.25 VCC V\nVIH Input high voltage 1.7 V ≤ VCC < 2.5 V 0.75 VCC VCC+1 V\nVOL Output low voltage IOL = 0.15 mA, VCC = 1.7 V - 0.3 V\nVOH Output high voltage IOH = –0.1 mA, VCC = 1.7 V 0.8 VCC -V\nVRES(2) Internal reset \nthreshold voltage-1 . 0 1 . 6 5 V\n1. If the application uses the M95320-DF devices at 2.5 V ≤  VCC ≤  5.5  V and –40 °C ≤ TA ≤  +85 °C, please refer to Table 15: \nDC characteristics (M95320-W, device grade 6) , rather than to the above table.\n2. Characterized only, not tested in production.\nDC and AC parameters M95320-W M95320-R M95320-DF\n38/48 DocID5711 Rev 16          Table 18. AC characteristics (M95320-W, device grade 6)\nTest conditions specified in Table 9  and Table 11\nSymbol Alt. ParameterVCC = 2.5 to 5.5 VNew products\nVCC = 4.5 to 5.5 VUnit\nMin. Max. Min. Max.\nfC fSCK Clock frequency DC 10 DC 20 MHz\ntSLCH tCSS1 S active setup time 30 - 15 - ns\ntSHCH tCSS2 S not active setup time 30 - 15 - ns\ntSHSL tCS S deselect time 40 - 20 - ns\ntCHSH tCSH S active hold time 30 - 15 - ns\ntCHSL -S  not active hold time 30 - 15 - ns\ntCH(1)tCLH Clock high time 40 - 20 - ns\ntCL(1)tCLL Clock low time 40 - 20 - ns\ntCLCH(2)tRC Clock rise time - 2 - 2 µs\ntCHCL(2)tFC Clock fall time - 2 - 2 µs\ntDVCH tDSU Data in setup time 10 - 5 - ns\ntCHDX tDH Data in hold time 10 - 10 - ns\ntHHCH - Clock low hold time after HOLD  not active 30 - 15 - ns\ntHLCH - Clock low hold time after HOLD  active 30 - 15 - ns\ntCLHL - Clock low set-up time before HOLD  active 0 - 0 - ns\ntCLHH - Clock low set-up time before HOLD  not active 0 - 0 - ns\ntSHQZ(2)tDIS Output disable time - 40 - 20 ns\ntCLQV(3)tV Clock low to output valid - 40 - 20 ns\ntCLQX tHO Output hold time 0 - 0 - ns\ntQLQH(2)tRO Output rise time - 40 - 20 ns\ntQHQL(2)tFO Output fall time - 40 - 20 ns\ntHHQV tLZ HOLD  high to output valid - 40 - 20 ns\ntHLQZ(2)tHZ HOLD  low to output high-Z - 40 - 20 ns\ntW tWC Write time - 5 - 5 ms\n1. tCH + tCL must never be lower than the s hortest possible clock period, 1/fC(max).\n2. Characterized only, not tested in production.3. t\nCLQV  must be compatible with tCL (clock low time): if the SPI bus master offers a Read setup time tSU = 0 ns, tCL can be \nequal to (or greater than) tCLQV ; in all other cases, tCL must be equal to (or greater than) tCLQV +tSU.\nDocID5711 Rev 16 39/48M95320-W M95320-R M95320-DF DC and AC parameters\n40          Table 19. AC characteristics (M95320-R, M95320-DF, device grade 6)\nTest conditions specified in Table 9   and Table 11(1)\n1. If the application uses the M95320- R or M95320-DF devices at 2.5 V ≤ VCC ≤ 5.5 V and -40 °C ≤ TA ≤ +85 °C, \nplease refer to Table 18: AC characterist ics (M95320-W, device grade 6) , rather than to the above table.Symbol Alt. Parameter Min. Max. Unit\nfC fSCK Clock frequency D.C. 5 MHz\ntSLCH tCSS1 S active setup time 60 - ns\ntSHCH tCSS2 S not active setup time 60 - ns\ntSHSL tCS S deselect time 90 - ns\ntCHSH tCSH S active hold time 60 - ns\ntCHSL -S  not active hold time 60 - ns\ntCH(2)\n2. tCH + tCL must never be lower than the s hortest possible clock period, 1/fC(max).tCLH Clock high time 90 - ns\ntCL(2)tCLL Clock low time 90 - ns\ntCLCH(3)\n3. Characterized only, not tested in production.tRC Clock rise time - 2 µs\ntCHCL(3)tFC Clock fall time - 2 µs\ntDVCH tDSU Data in setup time 20 - ns\ntCHDX tDH Data in hold time 20 - ns\ntHHCH - Clock low hold time after HOLD  not active 60 - ns\ntHLCH - Clock low hold time after HOLD  active 60 - ns\ntCLHL - Clock low set-up time before HOLD  active 0 - ns\ntCLHH - Clock low set-up time before HOLD  not active 0 - ns\ntSHQZ(3)tDIS Output disable time - 80 ns\ntCLQV tVClock low to output valid - 80 ns\ntCLQX tHO Output hold time 0 - ns\ntQLQH(3)tRO Output rise time - 80 ns\ntQHQL(3)tFO Output fall time - 80 ns\ntHHQV tLZ HOLD  high to output valid - 80 ns\ntHLQZ(3)tHZ HOLD  low to output high-Z - 80 ns\ntW tWC Write time - 5 ms\nDC and AC parameters M95320-W M95320-R M95320-DF\n40/48 DocID5711 Rev 16Figure 19. Serial input timing\nFigure 20. Hold timing\nFigure 21. Serial output timing#\n$\n!)\x10\x11\x14\x14\x17D3\n-3"\x00).\n1T$6#(\n(IGH\x00IMPEDANCE,3"\x00).T3,#(\nT#($8T#,#(T3(#(T3(3,\nT#(3( T#(3, T#(\nT#, T#(#,\n#\n1\n!)\x10\x11\x14\x14\x18C3\n1\nT#,(,T(,#(\nT((#(\nT#,((\nT((16 T(,1:\n#\n1\n!)\x10\x11\x14\x14\x19F3\n$!$$2\n,3"\x00).T3(1:T#(\nT#,\nT1,1(T1(1,T#(#,\nT#,18T#,16T3(3,\nT#,#(\nDocID5711 Rev 16 41/48M95320-W M95320-R M95320-DF Package information\n4710 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n10.1 SO8N package information\nFigure 22. SO8N – 8-lead plas tic small outline, 150 mils body width, package outline\n1. Drawing is not to scale.\n          Table 20. SO8N – 8-lead plastic small outline, 150 mils body width, \npackage mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.750 - - 0.0689\nA1 0.100 - 0.250 0.0039 - 0.0098A2 1.250 - - 0.0492 - -\nb 0.280 - 0.480 0.0110 - 0.0189\nc 0.170 - 0.230 0.0067 - 0.0091\nD 4.800 4.900 5.000 0.1890 0.1929 0.1969\nE 5.800 6.000 6.200 0.2283 0.2362 0.2441\nE1 3.800 3.900 4.000 0.1496 0.1535 0.1575\ne - 1.270 - - 0.0500 -\nh 0.250 - 0.500 0.0098 - 0.0197\nk 0° - 8° 0° - 8°\nL 0.400 - 1.270 0.0157 - 0.050062\x10$B9\x15(\x14\x1bFFF\nE\n\'F\n\x14(K\x03[\x03\x17\x18Û\n$\x15\nN\x13\x11\x15\x18\x03PP\n/$\x14*$8*(\x033/$1(H$\n/\x14\nPackage information M95320-W M95320-R M95320-DF\n42/48 DocID5711 Rev 16Figure 23. SO8N – 8-lead plastic sm all outline, 150 mils body width,\npackage recommended footprint\n1. Dimensions are expr essed in millimeters.L1 - 1.040 - - 0.0409 -\nccc - - 0.100 - - 0.0039\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 20. SO8N – 8-lead plastic small outline, 150 mils body width, \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\n2\x1aB62\x1b1B)3B9\x14\n\x14\x11\x15\x1a\x13\x11\x19\x03\x0b[\x1b\x0c\n\x16\x11\x1c\n\x19\x11\x1a\nDocID5711 Rev 16 43/48M95320-W M95320-R M95320-DF Package information\n4710.2 TSSOP8 package information\nFigure 24.TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch,\npackage outline\n1. Drawing is not to scale.\n          Table 21. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch,\npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Min. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nCP - - 0.100 - - 0.0039\nD 2.900 3.000 3.100 0.1142 0.1181 0.1220\ne - 0.650 - - 0.0256 -\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1 4.300 4.400 4.500 0.1693 0.1732 0.1772\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nα 0° - 8° 0° - 8°76623\x1b$0B9\x15ϭ\n\x12WĐ\n>\x1c\x18\nɲ\nĞϰ\n>ϭ\x1cϭ\n\x04Ϯ \x04\nďϴϱ\n\x04ϭ\nPackage information M95320-W M95320-R M95320-DF\n44/48 DocID5711 Rev 1610.3 UFDFN8 package information\nFigure 25. UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat no lead, package \noutline\n1. Drawing is not to scale.\n2. The central pad (area E2 by D2 in the above illustration) must be either connected to VSS or left floating \n(not connected) in the end application.\nTable 22. UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead\n2 x 3 mm, data\nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Typ Min Max Typ Min Max\nA 0.550 0.450 0.600 0.0217 0.0177 0.0236\nA1 0.020 0.000 0.050 0.0008 0.0000 0.0020\nb 0.250 0.200 0.300 0.0098 0.0079 0.0118\nD 2.000 1.900 2.100 0.0787 0.0748 0.0827\nD2 - 1.200 1.600 - 0.0472 0.0630\nE 3.000 2.900 3.100 0.1181 0.1142 0.1220\nE2 - 1.200 1.600 - 0.0472 0.0630\ne 0.500 - - 0.0197 - -\nK - 0.300 - - 0.0118 -\nL - 0.300 0.500 - 0.0118 0.0197\nL1 - - 0.150 - - 0.0059\nL3 - 0.300 - - 0.0118 -\neee(2)\n2. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from \nmeasuring.- 0.080 - - 0.0031 -=:B0(H9\x17\x18\n\x1c\n\x04\n\x04ϭĞĞĞ>ϭĞ ď\n\x18Ϯ>\x1cϮ>ϯ\nWŝŶ\x03ϭ\n<3LQ\x03\x06\x14\x03,\'\x03PDUNLQJ\nDocID5711 Rev 16 45/48M95320-W M95320-R M95320-DF Part numbering\n4711 Part numbering\nTable 23. Ordering information scheme\nExample: M95320 W  MN    6    T     P    /P\nDevice type\nM95 = SPI serial access EEPROM\nDevice function\n320 = 32 Kbit (4096 x 8)\n320-D = 32 Kbit plus Identification page\nOperating voltage\nW = VCC = 2.5 to 5.5 V\nR = VCC = 1.8 to 5.5 V\nF = VCC = 1.7 to 5.5 V\nPackage(1)\n1. All packages are ECOPACK2® (RoHS-compliant and free of brominated, chlorinated and antimony-oxide \nflame retardants).MN = SO8 (150 mil width)\nDW = TSSOP8 (169 mil width)\nMC = MLP8 (2 x 3 mm)\nDevice grade\n6 = Industrial temperature range, –40 to 85 °C  \nDevice tested with standard test flow\nOption\nT = Tape and reel packingblank = tube packing\nPlating technology\nG or P = RoHS compliant and halogen-free \n(ECOPACK2\n®)\nProcess(2)\n2. The process letters apply only when ordering device s in WLCSP package. The process letters appear on \nthe device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for \nfurther information./P or /K = Manufacturing technology code\nPart numbering M95320-W M95320-R M95320-DF\n46/48 DocID5711 Rev 16Note: Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are \nnot yet qualified and therefore not yet ready to be used in production and any consequences \nderiving from such usage will not be at ST char ge. In no event, ST wi ll be liable for any \ncustomer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.\nDocID5711 Rev 16 47/48M95320-W M95320-R M95320-DF Revision history\n4712 Revision history\n          Table 24. Document revision history \nDate Revision Changes\n13-May-2011 13Added part number M95320-DR and related explanations:\n– Table 4: M95320-DR instruction set– Section 6.7: Read Identification Page\n– Section 6.9: Read Lock Status\n– Section 6.10: Lock ID– Figure 16: Read Lock Status sequence\n– Figure 17: Lock ID sequence\nUpdated:– Features\n– Section 1: Description\n– Section 6.4: Write Status Register (WRSR)– Section 6.6: Write to Memory Array (WRITE)– Table 8: Absolute maximum ratings\n– Table 40: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat \npackage no lead 2 x 3 mm, data\n– All tables in Section 9: DC and AC parameters\n– Section 11: Part numbering–Figure 27: UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat no \nlead, package outline .\n29-May-2012 14Datasheet split into:\n– M95320-W, M95320-R, M95320-DR (this datasheet) for standard \nproducts (range 6),\n– M95320-125 datasheet for autom otive products (range 3).\n12-Nov-2012 15Removed:\n– M95320-DR product– MLP rev B package\nAdded:\n– M95320-DF productUpdated:\n–Section 7.2: Initial delivery state .\n13-Nov-2015 16Updated Figure 3: Block diagram .\nUpdated tables in Section 6: Instructions , footnotes 1 and 2 in Table 7: \nAbsolute maximum ratings  and Table 23: Ordering information scheme .\nUpdated Section 7.2: Initial delivery state , Section 10: Package \ninformation  and its subsections.\nM95320-W M95320-R M95320-DF\n48/48 DocID5711 Rev 16          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2015 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### Component Summary: M95320-RMC6TG

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8 V to 5.5 V
- **Current Ratings**: 
  - Supply Current (Read): Up to 2 mA
  - Supply Current (Write): Up to 5 mA
  - Standby Current: 1 µA
- **Power Consumption**: 
  - Active Power: Varies based on operation, typically around 2 mA during read operations.
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - Available in SO8, TSSOP8, and UFDFPN8 packages.
- **Special Features**: 
  - 32 Kbit (4096 x 8 bits) EEPROM with SPI interface.
  - High-speed clock operation up to 20 MHz.
  - More than 4 million write cycles and over 200 years of data retention.
  - Write protection options for quarter, half, or whole memory array.
  - Enhanced ESD protection.
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E).

#### Description:
The **M95320-R** is a 32-Kbit serial EEPROM (Electrically Erasable Programmable Read-Only Memory) that utilizes the Serial Peripheral Interface (SPI) for communication. It is designed for applications requiring non-volatile memory storage with fast access times and high endurance. The device can be used to store configuration data, calibration parameters, and other critical information that must be retained even when power is removed.

#### Typical Applications:
- **Data Storage**: Ideal for storing configuration settings in embedded systems, consumer electronics, and industrial applications.
- **Microcontroller Interface**: Frequently used in conjunction with microcontrollers for data logging and parameter storage.
- **Firmware Storage**: Can be utilized for firmware updates and storage in various electronic devices.
- **Identification and Security**: The device features an identification page that can be locked in read-only mode, making it suitable for applications requiring secure storage of sensitive information.

This summary provides a comprehensive overview of the M95320-R component, highlighting its specifications, functionality, and typical use cases in electronic applications.