
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freespace/Desktop/myvga_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/vga_test_0_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freespace/Desktop/UartToVga'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 285.664 ; gain = 74.625
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 367.293 ; gain = 156.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0' of module 'design_1_axi_bram_ctrl_0_0' requires 47 connections, but only 41 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:214]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (2#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' requires 33 connections, but only 27 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:256]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (3#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:284]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (4#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:307]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (5#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (6#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (7#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (8#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 52 connections, but only 51 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:363]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:574]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1378]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (9#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1378]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1510]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (10#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1510]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1642]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (11#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1642]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1774]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (12#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 52 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1989]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1774]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2278]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (14#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2278]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (15#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (16#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:574]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2044]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (17#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (18#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2190]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (19#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (20#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2236]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (21#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (22#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2044]
INFO: [Synth 8-638] synthesizing module 'design_1_myvga_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_myvga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_myvga_0_0' (23#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_myvga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (24#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (25#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (26#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 404.672 ; gain = 194.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 404.672 ; gain = 194.098
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1989]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_0' instantiated as 'design_1_i/axi_bram_ctrl_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:214]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_quad_spi_0_0' instantiated as 'design_1_i/axi_quad_spi_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:256]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_timer_0_0' instantiated as 'design_1_i/axi_timer_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:284]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:307]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_blk_mem_gen_0_0' instantiated as 'design_1_i/blk_mem_gen_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:329]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:344]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2169]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2190]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2215]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2236]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2261]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:350]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_1' instantiated as 'design_1_i/microblaze_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:363]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_myvga_0_0' instantiated as 'design_1_i/myvga_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:551]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_0_100M_0' instantiated as 'design_1_i/rst_clk_wiz_0_100M' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:561]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1335]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_2/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_2/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_10/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_10/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_11/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_11/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_12/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_12/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_13/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_13/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_14/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_14/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_15/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_15/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_16/design_1_myvga_0_0_in_context.xdc] for cell 'design_1_i/myvga_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_16/design_1_myvga_0_0_in_context.xdc] for cell 'design_1_i/myvga_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_17/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp_17/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 673.816 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-13364-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myvga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0    |         1|
|2     |design_1_axi_quad_spi_0_0     |         1|
|3     |design_1_axi_timer_0_0        |         1|
|4     |design_1_axi_uartlite_0_0     |         1|
|5     |design_1_blk_mem_gen_0_0      |         1|
|6     |design_1_clk_wiz_0_0          |         1|
|7     |design_1_mdm_1_0              |         1|
|8     |design_1_microblaze_0_1       |         1|
|9     |design_1_xbar_0               |         1|
|10    |design_1_auto_pc_0            |         1|
|11    |design_1_myvga_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_dlmb_bram_if_cntlr_0 |         1|
|14    |design_1_dlmb_v10_0           |         1|
|15    |design_1_ilmb_bram_if_cntlr_0 |         1|
|16    |design_1_ilmb_v10_0           |         1|
|17    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc_0            |     1|
|2     |design_1_axi_bram_ctrl_0_0    |     1|
|3     |design_1_axi_quad_spi_0_0     |     1|
|4     |design_1_axi_timer_0_0        |     1|
|5     |design_1_axi_uartlite_0_0     |     1|
|6     |design_1_blk_mem_gen_0_0      |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_0 |     1|
|9     |design_1_dlmb_v10_0           |     1|
|10    |design_1_ilmb_bram_if_cntlr_0 |     1|
|11    |design_1_ilmb_v10_0           |     1|
|12    |design_1_lmb_bram_0           |     1|
|13    |design_1_mdm_1_0              |     1|
|14    |design_1_microblaze_0_1       |     1|
|15    |design_1_myvga_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_xbar_0               |     1|
|18    |IBUF                          |     3|
|19    |OBUF                          |    34|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1849|
|2     |  design_1_i                  |design_1                              |  1812|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   658|
|4     |      m03_couplers            |m03_couplers_imp_1W07O72              |   173|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 673.816 ; gain = 112.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 673.816 ; gain = 463.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 673.816 ; gain = 388.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 673.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 23 19:15:41 2017...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freespace/Desktop/myvga_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/vga_test_0_1'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/freespace/Desktop/UartToVga'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 284.770 ; gain = 73.363
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 365.637 ; gain = 155.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (2#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' requires 33 connections, but only 27 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:255]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (3#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:283]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (4#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:306]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (5#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (6#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (7#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (8#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 52 connections, but only 51 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:362]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:573]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1377]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (9#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1377]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1509]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (10#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1509]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1641]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (11#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1641]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1773]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (12#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 52 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1988]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1773]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2277]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (14#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2277]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (15#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (16#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:573]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2043]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (17#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (18#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2189]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (19#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (20#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2235]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (21#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (22#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2043]
INFO: [Synth 8-638] synthesizing module 'design_1_myvga_0_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_myvga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_myvga_0_0' (23#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_myvga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (24#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (25#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (26#1) [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 403.082 ; gain = 192.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 403.082 ; gain = 192.988
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1988]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_0' instantiated as 'design_1_i/axi_bram_ctrl_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:214]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_quad_spi_0_0' instantiated as 'design_1_i/axi_quad_spi_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:255]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_timer_0_0' instantiated as 'design_1_i/axi_timer_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:283]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:306]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_blk_mem_gen_0_0' instantiated as 'design_1_i/blk_mem_gen_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:328]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:343]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2168]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2189]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2214]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2235]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:2260]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:349]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_1' instantiated as 'design_1_i/microblaze_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:362]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_myvga_0_0' instantiated as 'design_1_i/myvga_0' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:550]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_0_100M_0' instantiated as 'design_1_i/rst_clk_wiz_0_100M' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:560]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/hdl/design_1.v:1334]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_2/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_2/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_10/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_10/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_11/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_11/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_12/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_12/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_13/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_13/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_14/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_14/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_15/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_15/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_16/design_1_myvga_0_0_in_context.xdc] for cell 'design_1_i/myvga_0'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_16/design_1_myvga_0_0_in_context.xdc] for cell 'design_1_i/myvga_0'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_17/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp_17/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 673.180 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/.Xil/Vivado-11660-DESKTOP-RATFUVO/dcp/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myvga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0    |         1|
|2     |design_1_axi_quad_spi_0_0     |         1|
|3     |design_1_axi_timer_0_0        |         1|
|4     |design_1_axi_uartlite_0_0     |         1|
|5     |design_1_blk_mem_gen_0_0      |         1|
|6     |design_1_clk_wiz_0_0          |         1|
|7     |design_1_mdm_1_0              |         1|
|8     |design_1_microblaze_0_1       |         1|
|9     |design_1_xbar_0               |         1|
|10    |design_1_auto_pc_0            |         1|
|11    |design_1_myvga_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_dlmb_bram_if_cntlr_0 |         1|
|14    |design_1_dlmb_v10_0           |         1|
|15    |design_1_ilmb_bram_if_cntlr_0 |         1|
|16    |design_1_ilmb_v10_0           |         1|
|17    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc_0            |     1|
|2     |design_1_axi_bram_ctrl_0_0    |     1|
|3     |design_1_axi_quad_spi_0_0     |     1|
|4     |design_1_axi_timer_0_0        |     1|
|5     |design_1_axi_uartlite_0_0     |     1|
|6     |design_1_blk_mem_gen_0_0      |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_0 |     1|
|9     |design_1_dlmb_v10_0           |     1|
|10    |design_1_ilmb_bram_if_cntlr_0 |     1|
|11    |design_1_ilmb_v10_0           |     1|
|12    |design_1_lmb_bram_0           |     1|
|13    |design_1_mdm_1_0              |     1|
|14    |design_1_microblaze_0_1       |     1|
|15    |design_1_myvga_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_xbar_0               |     1|
|18    |IBUF                          |     3|
|19    |OBUF                          |    34|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1794|
|2     |  design_1_i                  |design_1                              |  1757|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   658|
|4     |      m03_couplers            |m03_couplers_imp_1W07O72              |   173|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 673.180 ; gain = 463.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 673.180 ; gain = 112.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 673.180 ; gain = 463.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 673.180 ; gain = 388.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 673.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 24 02:34:54 2017...
