Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Vedant_42209/FIFO/FIFO_TB_isim_beh.exe -prj D:/Vedant_42209/FIFO/FIFO_TB_beh.prj work.FIFO_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "D:/Vedant_42209/FIFO/FIFO.vhd" into library work
Parsing VHDL file "D:/Vedant_42209/FIFO/FIFO_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity FIFO [\FIFO(16)\]
Compiling architecture behavior of entity fifo_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/Vedant_42209/FIFO/FIFO_TB_isim_beh.exe
Fuse Memory Usage: 37100 KB
Fuse CPU Usage: 390 ms
