{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.857357",
   "Default View_TopLeft":"-173,-76",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_PL_CLK_100MHz -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_AD9361_TX_FRAME -pg 1 -lvl 5 -x 1660 -y 390 -defaultsOSRD
preplace port port-id_AD9361_FBCLK -pg 1 -lvl 5 -x 1660 -y 350 -defaultsOSRD
preplace port port-id_AD9361_DATACLK -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_AD9361_RX_FRAME -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace portBus AD9361_P1_D -pg 1 -lvl 5 -x 1660 -y 420 -defaultsOSRD
preplace portBus AD9361_P0_D -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst RF_Data_Converter -pg 1 -lvl 3 -x 910 -y 350 -defaultsOSRD
preplace inst Rx -pg 1 -lvl 4 -x 1430 -y 150 -defaultsOSRD
preplace inst Clock_Gen -pg 1 -lvl 1 -x 160 -y 300 -defaultsOSRD
preplace inst Tx -pg 1 -lvl 2 -x 500 -y 310 -defaultsOSRD
preplace inst xlconstant_is_bpsk -pg 1 -lvl 3 -x 910 -y 140 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1430 -y 560 -defaultsOSRD
preplace inst Const_Config -pg 1 -lvl 1 -x 160 -y 510 -defaultsOSRD
preplace netloc AD9361_1RT_FDD_0_AD9361_FBCLK 1 3 2 1150J 350 N
preplace netloc AD9361_1RT_FDD_0_AD9361_P1_D 1 3 2 NJ 360 1630
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_CLK 1 2 2 710 80 1110
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_I 1 3 1 1160 80n
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_Q 1 3 1 1170 100n
preplace netloc AD9361_1RT_FDD_0_AD9361_TX_FRAME 1 3 2 1110J 750 1640
preplace netloc AD9361_DATACLK_1 1 0 3 NJ 180 N 180 660
preplace netloc AD9361_P0_D_1 1 0 3 NJ 120 N 120 690
preplace netloc AD9361_RX_FRAME_1 1 0 3 NJ 150 N 150 670
preplace netloc Clock_Gen_clk1M024 1 1 1 N 300
preplace netloc Clock_Gen_interconnect_aresetn 1 1 1 N 320
preplace netloc DELAY_CNT_1 1 1 1 370 340n
preplace netloc Div_clk32M768_0_clk16M384 1 1 3 330 30 N 30 1250
preplace netloc PL_CLK_100MHz_1 1 0 1 20 90n
preplace netloc PSK_Mod_0_out_I 1 2 2 700 230 1120
preplace netloc PSK_Mod_0_out_Q 1 2 2 630 470 N
preplace netloc Rx_BPSK 1 3 2 1210J 290 1610
preplace netloc Rx_I_data 1 3 2 1200J 300 1600
preplace netloc Rx_QPSK 1 3 2 1240J 320 1640
preplace netloc Rx_Q_data 1 3 2 1230J 330 1630
preplace netloc Tx_out_bits 1 2 2 640 210 1140
preplace netloc Tx_out_vld 1 2 2 650 220 1130
preplace netloc clk_wiz_128M_clk_200M 1 1 2 310 190 680
preplace netloc proc_sys_reset_16M384_mb_reset 1 1 3 370 60 N 60 1220
preplace netloc xlconstant_0_dout 1 3 1 N 140
preplace netloc xlconstant_MODE_CTRL_dout 1 1 3 360 70 N 70 1180
preplace netloc FEEDBACK_SHIFT_1 1 1 3 320 40 NJ 40 1230J
preplace netloc Clock_Gen_rst_32M768 1 1 3 300 20 NJ 20 1240J
preplace netloc clk_32M768_1 1 1 3 350 200 NJ 200 1180J
preplace netloc Rx_NCO_cos 1 3 2 1190 310 1580
preplace netloc Rx_I_1M 1 3 2 1250 370 1620
preplace netloc Rx_Q_1M 1 3 2 1220 340 1590
preplace netloc GARDNER_SHIFT_1 1 1 3 340 50 NJ 50 1150J
levelinfo -pg 1 0 160 500 910 1430 1660
pagesize -pg 1 -db -bbox -sgen -180 0 1840 760
"
}
0
