regmap	,	V_33
parent	,	V_28
ENOMEM	,	V_41
irq_reg_readl	,	F_2
IRQ_NOREQUEST	,	V_30
__iomem	,	T_4
hwirq	,	V_9
ack	,	V_17
irq_gc_mask_clr_bit	,	V_23
digicolor_handle_irq	,	F_1
IRQ_NOPROBE	,	V_31
u32	,	T_2
irq_domain_chip_generic	,	V_3
"syscon"	,	L_2
IC_FLAG_CLEAR_LO	,	V_43
digicolor_of_init	,	F_7
ret	,	V_35
ucregs	,	V_34
irq_domain_add_linear	,	F_15
pt_regs	,	V_1
clr	,	V_29
handle_domain_irq	,	F_4
irq_get_domain_generic_chip	,	F_6
"%pOF: unable to map IC registers\n"	,	L_1
IC_INT0ENABLE_LO	,	V_37
PTR_ERR	,	F_13
"%pOF: unable to allocate IRQ gc\n"	,	L_6
node	,	V_27
ffs	,	F_3
IC_FLAG_CLEAR_XLO	,	V_44
IC_INT0STATUS_LO	,	V_10
pr_err	,	F_9
"digicolor_irq"	,	L_5
"%pOF: unable to create IRQ domain\n"	,	L_4
digicolor_irq_domain	,	V_5
status	,	V_8
irq_mask	,	V_22
syscon_regmap_lookup_by_phandle	,	F_11
dgc	,	V_4
__exception_irq_entry	,	T_1
IRQ_NOAUTOEN	,	V_32
ENXIO	,	V_36
UC_IRQ_CONTROL	,	V_39
chip_types	,	V_16
irq_alloc_domain_generic_chips	,	F_16
handle_level_irq	,	V_42
device_node	,	V_26
IC_INT0ENABLE_XLO	,	V_38
irq_base	,	V_13
regmap_write	,	F_14
irq_chip_generic	,	V_7
reg_base	,	V_12
gc	,	V_6
irq_generic_chip_ops	,	V_40
mask	,	V_18
irq_gc_mask_set_bit	,	V_25
ack_reg	,	V_15
chip	,	V_19
set_handle_irq	,	F_17
irq_gc_ack_set_bit	,	V_21
writel	,	F_10
irq_ack	,	V_20
irq_unmask	,	V_24
regs	,	V_2
en_reg	,	V_14
digicolor_set_gc	,	F_5
IC_INT0STATUS_XLO	,	V_11
__init	,	T_3
of_iomap	,	F_8
"%pOF: unable to map UC registers\n"	,	L_3
IS_ERR	,	F_12
