
---------- Begin Simulation Statistics ----------
final_tick                               18204779361969                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148288                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   270740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6741.09                       # Real time elapsed on the host
host_tick_rate                                8672931                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999620546                       # Number of instructions simulated
sim_ops                                    1825081372                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058465                       # Number of seconds simulated
sim_ticks                                 58464984825                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1776412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3441579                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24530                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu0.num_fp_insts                           19                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1775051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3439115                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24625                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu1.num_fp_insts                           19                       # number of float instructions
system.cpu1.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu1.num_int_insts                          13                       # number of integer instructions
system.cpu1.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1789001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3466477                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22175                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu2.num_fp_insts                           19                       # number of float instructions
system.cpu2.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        26                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1782796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3454828                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21933                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu3.num_fp_insts                           19                       # number of float instructions
system.cpu3.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        26                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4728898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9475297                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       888877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1853698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193084269                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110331737                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249849347                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456170360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.702705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.702705                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309299699                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225680085                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 549928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619442                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34838369                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.795217                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107676396                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30538604                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       23372252                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77022588                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32703531                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499971263                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77137792                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038441                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490757560                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        169377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6496951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724511                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6718426                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10884                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536430774                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487360499                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600157                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321942511                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775868                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489246563                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419791078                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182804391                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.423071                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.423071                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570842      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222824393     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11440      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68811755     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242183      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714955      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841543      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652192      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089005      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720727      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062139      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016277      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033277      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987213      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60546812     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22671248      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492796001                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272114710                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541758419                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266610099                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294633912                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4768508                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1327781     27.84%     27.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94109      1.97%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        190767      4.00%     33.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26705      0.56%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89558      1.88%     36.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            2      0.00%     36.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141226      2.96%     39.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14557      0.31%     39.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        93954      1.97%     41.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        398982      8.37%     49.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650547     13.64%     63.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1107246     23.22%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       632066     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223878957                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    623873472                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220750400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249148914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499843943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492796001                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43800903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250815                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36355031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    175020566                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.815646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.026593                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     76344576     43.62%     43.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8714183      4.98%     48.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9878356      5.64%     54.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11282395      6.45%     60.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11559419      6.60%     67.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12358456      7.06%     74.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11915618      6.81%     81.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12786247      7.31%     88.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20181316     11.53%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    175020566                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.806827                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3511605                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3252921                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77022588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32703531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194566303                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               175570494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193073719                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110325890                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249831235                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456137698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.702756                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.702756                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309296906                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225669750                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 578159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619680                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34836910                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.795121                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107671048                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30533558                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       23366330                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77024822                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2119                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32702313                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499965254                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77137490                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2040114                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490740751                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6450277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724760                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6671813                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10862                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536474963                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487342958                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600142                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321961219                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.775768                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489229127                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419776540                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182803228                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.422968                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.422968                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1571089      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222818405     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11403      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68805210     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242487      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715472      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841310      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652238      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089333      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720693      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062469      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016355      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036420      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988503      1.62%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60544117     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22665361      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492780865                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272102101                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541731650                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266594321                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294628845                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4771246                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1329914     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94424      1.98%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193885      4.06%     33.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26827      0.56%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89558      1.88%     36.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140195      2.94%     39.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14351      0.30%     39.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        92672      1.94%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1006      0.02%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399910      8.38%     49.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648895     13.60%     63.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1105466     23.17%     86.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       634141     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223878921                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    623844188                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220748637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249174448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499837966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492780865                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43827445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250527                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36400785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    174992335                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.816014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.026846                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     76327561     43.62%     43.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8719122      4.98%     48.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9866802      5.64%     54.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11274467      6.44%     60.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11561463      6.61%     67.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12365067      7.07%     74.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11906137      6.80%     81.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12776999      7.30%     88.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20194717     11.54%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    174992335                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.806741                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3514328                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3290252                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77024822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32702313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194559371                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               175570494                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193181684                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110420860                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456438598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.702282                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.702282                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309351434                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225788527                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 492275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619159                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34856125                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.796738                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107765984                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30589095                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       23278072                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77057466                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2132                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32754226                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500228453                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77176889                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2039607                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491024722                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        167527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      7063052                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        724006                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      7283831                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10625                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       225862                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536600470                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487625796                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600171                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        322051815                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.777379                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489511373                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       420089558                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182892954                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.423929                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.423929                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570265      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222930566     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11462      0.00%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68884281     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242102      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715014      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841568      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652190      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088945      3.67%     71.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720798      1.16%     72.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062242      5.49%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016316      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032483      3.45%     81.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986449      1.62%     83.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60587151     12.29%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22722499      4.61%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     493064331                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272281753                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    542089673                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266769515                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294788285                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4772593                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009679                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329007     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94185      1.97%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        192652      4.04%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26673      0.56%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89612      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140137      2.94%     39.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14268      0.30%     39.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        92740      1.94%     41.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1006      0.02%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399265      8.37%     49.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650229     13.62%     63.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1108809     23.23%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       634007     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223984906                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    624140717                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220856281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249240308                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         500101129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        493064331                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43789734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250918                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114460                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36324806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    175078219                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.816252                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.026607                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     76363942     43.62%     43.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8703858      4.97%     48.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9879907      5.64%     54.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11287660      6.45%     60.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11541416      6.59%     67.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12376907      7.07%     74.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11967289      6.84%     81.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12774174      7.30%     88.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20183066     11.53%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    175078219                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.808355                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3506807                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3393700                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77057466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32754226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194690094                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               175570494                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193145306                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110389009                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249939904                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456334612                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.702451                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.702451                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309331546                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225751685                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 491235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619143                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34850317                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.796256                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107737962                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30569997                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       23609005                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77051587                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        14017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32738981                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500158514                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77167965                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041362                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    490940071                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        169472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6979508                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724136                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7201460                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10710                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       226033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536609111                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487539881                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600148                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322045006                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.776890                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489425932                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       419998108                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182868848                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.423587                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.423587                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570491      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222897437     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11450      0.00%     45.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68860659     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242295      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715350      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23841044      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652216      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089258      3.67%     71.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720673      1.16%     72.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062652      5.49%     77.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016392      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036086      3.46%     81.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988244      1.62%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60575044     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22702142      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     492981433                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272224926                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    541976951                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266712211                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294743470                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4769379                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009675                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1330980     27.91%     27.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94499      1.98%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        193475      4.06%     33.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26897      0.56%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89428      1.88%     36.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            3      0.00%     36.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140075      2.94%     39.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14296      0.30%     39.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        92336      1.94%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1015      0.02%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400382      8.39%     49.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       645030     13.52%     63.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1107421     23.22%     86.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       633542     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223955395                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    624085999                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220827670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249249400                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500031189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        492981433                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43823902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251446                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36382473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    175079259                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.815761                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.026854                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     76385420     43.63%     43.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8713559      4.98%     48.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9862862      5.63%     54.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11283384      6.44%     60.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11559257      6.60%     67.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12368974      7.06%     74.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11926194      6.81%     81.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12783936      7.30%     88.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20195673     11.54%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    175079259                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.807883                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3514618                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3405116                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77051587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32738981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194651792                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               175570494                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93353441                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93353442                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94147558                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94147559                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3358565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3358571                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3495160                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3495166                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 150530736807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 150530736807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 150530736807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 150530736807                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96712006                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96712013                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97642718                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97642725                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034728                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035795                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035795                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 44819.956382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44819.876313                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43068.339305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43068.265372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6872                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2236237                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1554                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6996                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.422136                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   319.645083                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1633350                       # number of writebacks
system.cpu0.dcache.writebacks::total          1633350                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1708662                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1708662                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1708662                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1708662                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1649903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1744716                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1744716                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  57443597460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57443597460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  61325287884                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  61325287884                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017868                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017868                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 34816.348270                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34816.348270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 35149.152002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35149.152002                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1633350                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67840544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67840545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2670065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2670070                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 133957352223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 133957352223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70510609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70510615                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 50170.071599                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50169.977650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1703385                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1703385                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       966680                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       966680                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  41312623689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  41312623689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 42736.607449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42736.607449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25512897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25512897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       688500                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688501                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16573384584                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16573384584                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26201397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26201398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 24071.727791                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24071.692828                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683223                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683223                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16130973771                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16130973771                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 23610.115249                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23610.115249                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794117                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794117                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136595                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136595                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930712                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930712                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146764                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146764                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94813                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94813                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3881690424                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3881690424                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101871                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101871                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40940.487317                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40940.487317                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.875690                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95927938                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633862                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.712387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.005071                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.870619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999747                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782775662                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782775662                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36769564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36769582                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36769564                       # number of overall hits
system.cpu0.icache.overall_hits::total       36769582                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34965                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34967                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34965                       # number of overall misses
system.cpu0.icache.overall_misses::total        34967                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    630538497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    630538497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    630538497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    630538497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36804529                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36804549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36804529                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36804549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 18033.419048                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18032.387594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 18033.419048                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18032.387594                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30776                       # number of writebacks
system.cpu0.icache.writebacks::total            30776                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3679                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3679                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31286                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31286                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31286                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31286                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    556506936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    556506936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    556506936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    556506936                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17787.730486                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17787.730486                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17787.730486                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17787.730486                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30776                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36769564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36769582                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34965                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34967                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    630538497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    630538497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36804529                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36804549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 18033.419048                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18032.387594                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3679                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3679                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31286                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31286                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    556506936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    556506936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17787.730486                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17787.730486                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.660009                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36800870                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31288                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.197584                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.028997                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.631012                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993420                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993477                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294467680                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294467680                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1092781                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2057736                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813012                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572370                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572369                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1092781                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93352                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5125603                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5218955                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3972096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209101568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213073664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1206622                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77223808                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2984053                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008316                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090810                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2959239     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24814      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2984053                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2254360355                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31414074                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1669655192                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12951                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466932                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479883                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12951                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466932                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479883                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18335                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1166925                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1185268                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18335                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1166925                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1185268                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    483096752                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  57801836958                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  58284933710                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    483096752                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  57801836958                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  58284933710                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31286                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1633857                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1665151                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31286                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1633857                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1665151                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586045                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714215                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711808                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586045                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714215                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711808                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 26348.336624                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 49533.463554                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 49174.476751                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 26348.336624                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 49533.463554                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 49174.476751                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1206622                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1206622                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18335                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1166925                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1185260                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18335                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1166925                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1185260                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    476991197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  57413251266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  57890242463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    476991197                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  57413251266                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  57890242463                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586045                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714215                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711803                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586045                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714215                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711803                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 26015.336624                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 49200.463840                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 48841.808939                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 26015.336624                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 49200.463840                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 48841.808939                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1206622                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1104918                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1104918                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1104918                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1104918                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558892                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558892                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558892                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558892                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69788                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69788                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       502581                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       502582                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14959208482                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14959208482                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572369                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572370                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878072                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878072                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29764.771215                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 29764.711991                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       502581                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       502581                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14791849342                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14791849342                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878072                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878070                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 29431.771878                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 29431.771878                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12951                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397144                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410095                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18335                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664344                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       682686                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    483096752                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  42842628476                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  43325725228                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1061488                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1092781                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586045                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625861                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624724                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 26348.336624                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 64488.621070                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 63463.620505                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18335                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664344                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       682679                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    476991197                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  42621401924                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  43098393121                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586045                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625861                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624717                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 26015.336624                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 64155.621070                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63131.271243                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2426.237063                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3441206                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1209358                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845482                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.383943                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005136                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.040251                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   360.056154                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2031.751579                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008395                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087904                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.496033                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.592343                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1883                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56269470                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56269470                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  58464974502                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31548.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31548.numOps                      0                       # Number of Ops committed
system.cpu0.thread31548.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93351448                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93351449                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94145958                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94145959                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3354240                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3354246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3490433                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3490439                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 150847872027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 150847872027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 150847872027                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 150847872027                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96705688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96705695                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97636391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97636398                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034685                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034685                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035749                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035749                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 44972.295372                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44972.214926                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 43217.524023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43217.449733                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7109                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2537073                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1586                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6916                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.482346                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   366.841093                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1632236                       # number of writebacks
system.cpu1.dcache.writebacks::total          1632236                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1705729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1705729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1705729                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1705729                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1648511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1648511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743330                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743330                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55496282730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55496282730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  59428039371                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59428039371                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017047                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017047                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017855                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017855                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 33664.490398                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33664.490398                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 34088.806692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34088.806692                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1632236                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67844208                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67844209                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2666164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2666169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 134166007359                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 134166007359                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70510372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70510378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 50321.738407                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50321.644036                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1700361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1700361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       965803                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       965803                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  39265662366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39265662366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013697                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013697                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 40655.974734                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40655.974734                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25507240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25507240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       688076                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       688077                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16681864668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16681864668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26195316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26195317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026267                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026267                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 24244.218179                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24244.182945                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       682708                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       682708                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16230620364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16230620364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 23773.883364                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23773.883364                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794510                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794510                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136193                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136193                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930703                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930703                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.146333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.146333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94819                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94819                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3931756641                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3931756641                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 41465.915492                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 41465.915492                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.875888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95924800                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1632748                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.750524                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005069                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.870819                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782723932                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782723932                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36771308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36771326                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36771308                       # number of overall hits
system.cpu1.icache.overall_hits::total       36771326                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34348                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34350                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34348                       # number of overall misses
system.cpu1.icache.overall_misses::total        34350                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    631728306                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    631728306                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    631728306                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    631728306                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36805656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36805676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36805656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36805676                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 18391.996797                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18390.925939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 18391.996797                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18390.925939                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30783                       # number of writebacks
system.cpu1.icache.writebacks::total            30783                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3055                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3055                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3055                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3055                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31293                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31293                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    563554548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    563554548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    563554548                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    563554548                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18008.965200                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18008.965200                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18008.965200                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18008.965200                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30783                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36771308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36771326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34348                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34350                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    631728306                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    631728306                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36805656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36805676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 18391.996797                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18390.925939                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3055                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3055                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    563554548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    563554548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18008.965200                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18008.965200                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.662913                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36802621                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31295                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1175.990446                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.029001                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.633912                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000057                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993426                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993482                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294476703                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294476703                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1091911                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2055988                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812724                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       112012                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       112012                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        572132                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       572132                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1091920                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93373                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5121765                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5215138                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208958976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212931968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1205693                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77164352                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2981769                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008402                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091277                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2956716     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25053      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2981769                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2252801585                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31421731                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1668459054                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13720                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       466015                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479735                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13720                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       466015                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479735                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17573                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1166736                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1184317                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17573                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1166736                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1184317                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    486845001                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  55911602092                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  56398447093                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    486845001                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  55911602092                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  56398447093                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31293                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1632751                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1664052                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31293                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1632751                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1664052                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561563                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714583                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711707                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561563                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714583                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711707                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 27704.148466                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 47921.382465                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 47621.073659                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 27704.148466                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 47921.382465                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 47621.073659                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1205693                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1205693                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17573                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1166736                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1184309                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17573                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1166736                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1184309                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    480993192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  55523082001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  56004075193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    480993192                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  55523082001                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  56004075193                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561563                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714583                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711702                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561563                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714583                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711702                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 27371.148466                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 47588.385034                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 47288.397870                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 27371.148466                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 47588.385034                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 47288.397870                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1205693                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1104674                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1104674                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1104674                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1104674                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557900                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557900                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557900                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557900                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       112009                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       112009                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        55611                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        55611                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       112012                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       112012                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18537                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18537                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        54612                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        54612                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        18204                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18204                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69510                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69510                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502621                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502622                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  15060809115                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  15060809115                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       572131                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       572132                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878507                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878507                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29964.544090                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29964.484473                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502621                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502621                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14893436322                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14893436322                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878507                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878505                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29631.544090                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29631.544090                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13720                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396505                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410225                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17573                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       664115                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       681695                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    486845001                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  40850792977                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  41337637978                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31293                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1060620                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1091920                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561563                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.626157                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.624309                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 27704.148466                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61511.625211                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 60639.491236                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17573                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       664115                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       681688                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    480993192                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  40629645679                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  41110638871                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561563                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.626157                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624302                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 27371.148466                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61178.629724                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60307.118317                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2403.057641                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3438629                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1208324                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.845784                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    33.884459                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005136                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.035674                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.030322                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2021.102050                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008273                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084724                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493433                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586684                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          542                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1484                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56226804                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56226804                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  58464974502                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-5058.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-5058.numOps                      0                       # Number of Ops committed
system.cpu1.thread-5058.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93420909                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93420910                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94216043                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94216044                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3381544                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3381550                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3517100                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3517106                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 149304688381                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 149304688381                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 149304688381                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 149304688381                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96802453                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96802460                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97733143                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97733150                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034932                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034932                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035987                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035987                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 44152.815513                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44152.737171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 42451.078554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42451.006134                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6659                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2397854                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1478                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7564                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.505413                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   317.008726                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1645650                       # number of writebacks
system.cpu2.dcache.writebacks::total          1645650                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1719024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1719024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1719024                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1719024                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1662520                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1662520                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1757326                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1757326                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  57869992936                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57869992936                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  61609185334                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  61609185334                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017174                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017174                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017981                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017981                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 34808.599557                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34808.599557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 35058.483932                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35058.483932                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1645650                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67861364                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67861365                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2688577                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2688582                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 132522438240                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 132522438240                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70549941                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70549947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038109                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038109                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 49290.921644                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49290.829977                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1713642                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1713642                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       974935                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       974935                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  41556228174                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  41556228174                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 42624.614127                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42624.614127                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25559545                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25559545                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       692967                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       692968                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16782250141                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16782250141                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26252512                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26252513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026396                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026396                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 24217.964407                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 24217.929459                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5382                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5382                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       687585                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       687585                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16313764762                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16313764762                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 23726.178963                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23726.178963                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       795134                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       795134                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       135556                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       135556                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930690                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930690                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.145651                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.145651                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94806                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94806                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3739192398                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3739192398                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101866                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101866                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 39440.461553                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39440.461553                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.876171                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           96008475                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1646162                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.322616                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.005059                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.871113                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783511362                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783511362                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36785274                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36785292                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36785274                       # number of overall hits
system.cpu2.icache.overall_hits::total       36785292                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34983                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34985                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34983                       # number of overall misses
system.cpu2.icache.overall_misses::total        34985                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    607525533                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    607525533                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    607525533                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    607525533                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36820257                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36820277                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36820257                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36820277                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17366.307435                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17365.314649                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17366.307435                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17365.314649                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30781                       # number of writebacks
system.cpu2.icache.writebacks::total            30781                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3692                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3692                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3692                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3692                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31291                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31291                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31291                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31291                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    532948518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    532948518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    532948518                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    532948518                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17032.006583                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17032.006583                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17032.006583                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17032.006583                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30781                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36785274                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36785292                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34983                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34985                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    607525533                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    607525533                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36820257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36820277                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17366.307435                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17365.314649                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3692                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3692                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31291                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31291                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    532948518                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    532948518                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17032.006583                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17032.006583                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.661884                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36816585                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31293                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1176.511840                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.028988                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.632896                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993424                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993480                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294593509                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294593509                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1101035                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2074911                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       807381                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       112512                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       112512                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        576420                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       576420                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1101035                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93367                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5162998                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5256365                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3972736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    210675968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           214648704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1205861                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               77175104                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2995850                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007511                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086340                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2973348     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22502      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2995850                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2270855483                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31452269                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1682007216                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12966                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477602                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490568                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12966                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477602                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490568                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18325                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1168554                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1186887                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18325                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1168554                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1186887                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    459081125                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  58032243979                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  58491325104                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    459081125                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  58032243979                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  58491325104                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31291                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1646156                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1677455                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31291                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1646156                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1677455                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585632                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.709868                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.707552                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585632                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.709868                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.707552                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25052.175989                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 49661.585155                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 49281.292241                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25052.175989                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 49661.585155                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 49281.292241                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1205861                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1205861                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18325                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1168554                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1186879                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18325                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1168554                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1186879                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    452978900                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  57643115497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  58096094397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    452978900                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  57643115497                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  58096094397                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585632                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.709868                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.707547                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585632                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.709868                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.707547                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 24719.175989                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49328.585155                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 48948.624415                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 24719.175989                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 49328.585155                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 48948.624415                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1205861                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1120974                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1120974                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1120974                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1120974                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       555121                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       555121                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       555121                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       555121                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       112510                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       112510                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       112512                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       112512                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73888                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73888                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       502531                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       502532                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  15122469715                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  15122469715                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       576419                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       576420                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871815                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871816                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 30092.610635                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 30092.550753                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       502531                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       502531                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14955126892                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14955126892                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871815                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871814                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 29759.610635                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 29759.610635                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12966                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403714                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416680                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18325                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       666023                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       684355                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    459081125                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  42909774264                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  43368855389                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31291                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1069737                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1101035                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585632                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.622604                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.621556                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25052.175989                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 64426.865535                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 63371.868970                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18325                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       666023                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       684348                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    452978900                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  42687988605                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  43140967505                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585632                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.622604                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.621550                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 24719.175989                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 64093.865535                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63039.517183                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2475.372869                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3466062                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1208618                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.867789                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    30.693114                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005134                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.040228                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   363.153411                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2081.480982                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007493                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088661                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508174                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.604339                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2757                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          488                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1513                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.673096                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56665754                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56665754                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  58464974502                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31548.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31548.numOps                      0                       # Number of Ops committed
system.cpu2.thread31548.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93402900                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93402901                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94197459                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94197460                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3369665                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3369671                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3505772                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3505778                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 149779038574                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 149779038574                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 149779038574                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 149779038574                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96772565                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96772572                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97703231                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97703238                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034820                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034821                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.035882                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035882                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 44449.237112                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44449.157966                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 42723.553778                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42723.480658                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6747                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2593413                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7398                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.643496                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   350.555961                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1640184                       # number of writebacks
system.cpu3.dcache.writebacks::total          1640184                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1713358                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1713358                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1713358                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1713358                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1656307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1656307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1751125                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1751125                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  56322001495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56322001495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  60166477504                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  60166477504                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017115                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017115                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017923                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017923                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 34004.566481                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34004.566481                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 34358.756516                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34358.756516                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1640184                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67861767                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67861768                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2678909                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2678914                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 133288079499                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 133288079499                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70540676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70540682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.037977                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037977                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 49754.612605                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49754.519742                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1708014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1708014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       970895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       970895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  40286116557                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  40286116557                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013764                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013764                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 41493.793414                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41493.793414                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25541133                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25541133                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       690756                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       690757                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16490959075                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16490959075                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26231889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26231890                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23873.783326                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23873.748764                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5344                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5344                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       685412                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       685412                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16035884938                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16035884938                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23395.979262                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23395.979262                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794559                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794559                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       136107                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       136107                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930666                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930666                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.146247                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.146247                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94818                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94818                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3844476009                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3844476009                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101882                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101882                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 40545.845820                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 40545.845820                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.876387                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           95983800                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1640696                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.501880                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005057                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.871331                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999749                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783266600                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783266600                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36781027                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36781045                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36781027                       # number of overall hits
system.cpu3.icache.overall_hits::total       36781045                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34371                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34373                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34371                       # number of overall misses
system.cpu3.icache.overall_misses::total        34373                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    582388362                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    582388362                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    582388362                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    582388362                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36815398                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36815418                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36815398                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36815418                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000934                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000934                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000934                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000934                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16944.178581                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16943.192680                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16944.178581                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16943.192680                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30800                       # number of writebacks
system.cpu3.icache.writebacks::total            30800                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3061                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3061                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3061                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3061                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31310                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31310                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31310                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31310                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    521526618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    521526618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    521526618                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    521526618                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 16656.870584                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16656.870584                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 16656.870584                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16656.870584                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30800                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36781027                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36781045                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34371                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34373                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    582388362                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    582388362                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36815398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36815418                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000934                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000934                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16944.178581                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16943.192680                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3061                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3061                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31310                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31310                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    521526618                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    521526618                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 16656.870584                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16656.870584                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.666364                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36812357                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31312                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1175.662909                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.028995                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.637369                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993432                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993489                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294554656                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294554656                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1097028                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2065251                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805097                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       111792                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       111792                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        574981                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       574980                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1097028                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93424                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5145161                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5238585                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3975168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    209976320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           213951488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1199364                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               76759296                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2983188                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007489                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086214                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2960847     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22341      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2983188                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2263342024                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31472246                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1676326510                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13739                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477627                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491366                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13739                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477627                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491366                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17571                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1163064                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1180643                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17571                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1163064                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1180643                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    444689198                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  56600132199                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  57044821397                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    444689198                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  56600132199                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  57044821397                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31310                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1640691                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1672009                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31310                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1640691                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1672009                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561195                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.708887                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706122                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561195                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.708887                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706122                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 25308.132605                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 48664.675546                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 48316.740452                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 25308.132605                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 48664.675546                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 48316.740452                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1199364                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1199364                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17571                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1163064                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1180635                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17571                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1163064                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1180635                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    438838055                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  56212832220                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  56651670275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    438838055                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  56212832220                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  56651670275                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561195                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.708887                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706118                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561195                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.708887                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706118                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 24975.132605                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 48331.675832                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 47984.068129                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 24975.132605                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 48331.675832                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 47984.068129                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1199364                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1117549                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1117549                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1117549                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1117549                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553017                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553017                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553017                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553017                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       111790                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       111790                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       111792                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       111792                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73447                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73447                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       501533                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       501534                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14850709089                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14850709089                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       574980                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       574981                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872262                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872262                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29610.631980                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29610.572940                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       501533                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       501533                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14683698933                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14683698933                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872262                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872260                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29277.632644                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29277.632644                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13739                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404180                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       417919                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17571                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       661531                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       679109                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    444689198                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  41749423110                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  42194112308                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31310                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1065711                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1097028                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561195                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.620741                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.619044                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 25308.132605                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 63110.304899                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 62131.575797                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17571                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       661531                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       679102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    438838055                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  41529133287                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  41967971342                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561195                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.620741                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.619038                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 24975.132605                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 62777.304899                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61799.216233                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2449.593055                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3454366                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1202009                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.873827                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    27.810359                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005134                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.035678                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   348.302437                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.439447                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006790                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000253                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085035                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.505967                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598045                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1564                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56472041                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56472041                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  58464974502                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2727836                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4301783                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918729                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            392038                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2009270                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2009268                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2727844                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3552828                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3549737                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3557475                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3538732                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14198772                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151521280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151386560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    151717376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150917440                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                605542656                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            888050                       # Total snoops (count)
system.l3bus.snoopTraffic                    31744768                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5635272                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5635272    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5635272                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4732198444                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           790930936                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           790361942                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           791976971                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           787810158                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16889                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930182                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16126                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       930517                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16870                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       923209                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16114                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       921589                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3771496                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16889                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930182                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16126                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       930517                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16870                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       923209                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16114                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       921589                       # number of overall hits
system.l3cache.overall_hits::total            3771496                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1446                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       236743                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1447                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       236218                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       245345                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1457                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       241475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            965618                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1446                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       236743                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1447                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       236218                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       245345                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1457                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       241475                       # number of overall misses
system.l3cache.overall_misses::total           965618                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    166707458                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  39652656775                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    184523617                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  37760638023                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    143014503                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  39974258680                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    142597922                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  38590848442                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 156615245420                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    166707458                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  39652656775                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    184523617                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  37760638023                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    143014503                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  39974258680                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    142597922                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  38590848442                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 156615245420                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18335                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1166925                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17573                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1166735                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18325                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1168554                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17571                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1163064                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4737114                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18335                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1166925                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17573                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1166735                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18325                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1168554                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17571                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1163064                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4737114                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.078866                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202878                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082342                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.202461                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079400                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.209956                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082921                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.207620                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203841                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.078866                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202878                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082342                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.202461                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079400                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.209956                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082921                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.207620                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203841                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 115288.698479                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 167492.414876                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 127521.504492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 159855.040780                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98291.754639                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 162930.806334                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 97870.914207                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 159813.017671                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 162191.721178                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 115288.698479                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 167492.414876                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 127521.504492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 159855.040780                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98291.754639                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 162930.806334                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 97870.914207                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 159813.017671                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 162191.721178                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         496012                       # number of writebacks
system.l3cache.writebacks::total               496012                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1446                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       236743                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1447                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       236218                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       245345                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1457                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       241475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       965586                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1446                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       236743                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1447                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       236218                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       245345                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1457                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       241475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       965586                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    157077098                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  38075955055                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    174886597                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36187452783                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    133324203                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  38340260980                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    132894302                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  36982631602                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 150184482620                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    157077098                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  38075955055                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    174886597                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36187452783                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    133324203                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  38340260980                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    132894302                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  36982631602                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 150184482620                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.078866                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202878                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082342                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.202461                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079400                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.209956                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082921                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.207620                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203834                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.078866                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202878                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082342                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.202461                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079400                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.209956                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082921                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.207620                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203834                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 108628.698479                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 160832.443008                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 120861.504492                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 153195.153557                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91631.754639                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 156270.806334                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91210.914207                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 153153.045251                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 155537.137676                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 108628.698479                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 160832.443008                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 120861.504492                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 153195.153557                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91631.754639                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 156270.806334                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91210.914207                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 153153.045251                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 155537.137676                       # average overall mshr miss latency
system.l3cache.replacements                    888050                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3805771                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3805771                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3805771                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3805771                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918729                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918729                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918729                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918729                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470143                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470386                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467744                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       467674                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875947                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32438                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32235                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        34787                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        33859                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         133323                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6188486946                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   6286499965                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   6385570072                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   6119958085                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  24980515068                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       502581                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502621                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       502531                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       501533                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2009270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064543                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.064134                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.069224                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.067511                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066354                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 190778.930452                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 195020.938886                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 183561.964872                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 180748.341209                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 187368.384060                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32438                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32235                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        34787                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        33859                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       133319                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5972456526                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6071814865                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   6153888652                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5894463805                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  24092623848                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064543                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.064134                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.069224                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.067511                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066352                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 184119.135767                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 188360.938886                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 176901.964872                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 174088.537907                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 180714.105626                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16889                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460039                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16126                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       460131                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16870                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       455465                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16114                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       453915                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1895549                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1446                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204305                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1447                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       203983                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       210558                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1457                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       207616                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       832295                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    166707458                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  33464169829                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    184523617                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31474138058                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    143014503                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  33588688608                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    142597922                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  32470890357                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 131634730352                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18335                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664344                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17573                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       664114                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18325                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       666023                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17571                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       661531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2727844                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.078866                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307529                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082342                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.307151                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079400                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.316142                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082921                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.313842                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.305111                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 115288.698479                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 163795.158361                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 127521.504492                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 154297.848634                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98291.754639                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 159522.262787                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 97870.914207                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 156398.786014                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 158158.742215                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1446                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204305                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1447                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       203983                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       210558                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1457                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       207616                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       832267                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    157077098                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  32103498529                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    174886597                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30115637918                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    133324203                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32186372328                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    132894302                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  31088167797                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 126091858772                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.078866                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307529                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082342                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.307151                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079400                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.316142                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082921                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.313842                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.305101                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 108628.698479                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 157135.158361                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 120861.504492                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 147637.979234                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 91631.754639                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 152862.262787                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91210.914207                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 149738.786014                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 151504.095167                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58523.792977                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8496023                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4724372                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798339                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146454048000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58523.792977                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.893002                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.893002                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64799                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          608                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3922                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        38276                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        21993                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.988754                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156110628                       # Number of tag accesses
system.l3cache.tags.data_accesses           156110628                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    496009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    236741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    236217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    245345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    241472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003856557932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1752204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             475119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      965584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     496009                       # Number of write requests accepted
system.mem_ctrls.readBursts                    965584                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   496009                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                965584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               496009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  156505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  140374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  118113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  113498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   95389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   79560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   50036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  17132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  21253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  27601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  29950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  32396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  34966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  37373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  37819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  14426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  11526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   9252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    53                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.550229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    343.282679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29652     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29664                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.594466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.620841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24984     84.22%     84.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              141      0.48%     84.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1716      5.78%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              949      3.20%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              539      1.82%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              350      1.18%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              220      0.74%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              168      0.57%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              104      0.35%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               80      0.27%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               75      0.25%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               53      0.18%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               46      0.16%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               37      0.12%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               26      0.09%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               22      0.07%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               17      0.06%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               19      0.06%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               12      0.04%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               10      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               10      0.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               15      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                5      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                4      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                6      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41               10      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                6      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                7      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::77                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29664                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61797376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31744576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1057.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    542.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58464893250                       # Total gap between requests
system.mem_ctrls.avgGap                      40000.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15151424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15117888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15702080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15454208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31740928                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1582896.160445552552                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 259153817.372088909149                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1583990.832755680894                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 258580209.081581652164                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1592748.211236707401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 268572377.928433001041                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1594937.555856964085                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 264332712.071305990219                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 542904921.552761197090                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1446                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       236743                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1447                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       236217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       245345                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1457                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       241474                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       496009                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    102850415                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  29182885162                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    120598048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  27314714123                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     78763131                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  29124226676                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     78266529                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  27912931525                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3235207889368                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     71127.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    123268.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     83343.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    115633.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54132.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    118707.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     53717.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    115593.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6522478.20                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           572300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9166                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     7313                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  35619                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15151552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15117888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15702080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15454336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61799424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       372032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31744576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31744576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1446                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       236743                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1447                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       236217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       245345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       241474                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         965616                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       496009                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        496009                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1582896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    259156007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1583991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    258580209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1592748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    268572378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1594938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    264334901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1057033097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1582896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1583991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1592748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1594938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6363330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    542967318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       542967318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    542967318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1582896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    259156007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1583991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    258580209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1592748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    268572378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1594938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    264334901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1600000415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               965580                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              495952                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        30206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        30029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        29642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        16157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        16107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        15038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        14899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        14953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15426                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             97025310249                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3217312560                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       113915235609                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               100483.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          117975.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              707384                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             181835                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       572292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.440593                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.887180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   203.531632                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       355438     62.11%     62.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       110114     19.24%     81.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41373      7.23%     88.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21169      3.70%     92.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11243      1.96%     94.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11280      1.97%     96.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4700      0.82%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5292      0.92%     97.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11683      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       572292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61797120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31740928                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1056.993689                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              542.904922                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1784902313.376005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2372917669.113595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4061535375.744024                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1864033608.192006                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20843006401.222237                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31331327621.933784                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14092100776.054165                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  76349823765.634293                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1305.906843                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21211818574                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5265750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31987405928                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             832291                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       496009                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392038                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133322                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133321                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         832294                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2819275                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2819275                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2819275                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93543744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93543744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93543744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            965616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  965616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              965616                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1277965694                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1759828600                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38181559                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30612187                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554791                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18151478                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18124576                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851792                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968465                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           46                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2007294                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981162                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26132                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1494                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38874128                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554370                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    169815343                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.686273                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.408309                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     88172755     51.92%     51.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13878394      8.17%     60.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3423650      2.02%     62.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7177309      4.23%     66.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5746219      3.38%     69.72% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3964448      2.33%     72.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2804762      1.65%     73.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2905397      1.71%     75.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41742409     24.58%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    169815343                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249849347                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456170360                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95447805                       # Number of memory references committed
system.switch_cpus0.commit.loads             69287420                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33065416                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252928982                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282273844                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206187039     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65052490     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185461      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521247      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54101959     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19639138      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456170360                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41742409                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8329297                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     93600445                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60004995                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12361312                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724511                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17520482                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3906                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511623470                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        19783                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77832639                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30579808                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24092                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11391                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1223864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284762368                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38181559                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22074203                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            173040976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456702                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3483                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        23891                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36804529                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    175020566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.997299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.483936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        88930926     50.81%     50.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5304711      3.03%     53.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4935917      2.82%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8471816      4.84%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4967506      2.84%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6444276      3.68%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5157257      2.95%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5503247      3.14%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45304910     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    175020566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.217471                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.621926                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36808306                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3848                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323429                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735168                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1669                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10884                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543146                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005236                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8455                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  58464984825                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724511                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13180804                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40707597                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67093369                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     53314279                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506543624                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1548692                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      11982799                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14340209                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      24159276                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535656925                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163365709                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434668490                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323017853                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486068627                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49588298                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55737002                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               621028270                       # The number of ROB reads
system.switch_cpus0.rob.writes              995298136                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249849347                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456170360                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38181925                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30612949                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554936                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18150596                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18123626                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851410                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968564                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2006958                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981692                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        25266                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1561                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38897665                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554710                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    169783689                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.686581                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.408162                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     88139913     51.91%     51.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13876956      8.17%     60.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3421965      2.02%     62.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7181614      4.23%     66.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5750877      3.39%     69.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3971468      2.34%     72.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2804127      1.65%     73.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907792      1.71%     75.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41728977     24.58%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    169783689                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249831235                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456137698                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95437120                       # Number of memory references committed
system.switch_cpus1.commit.loads             69282846                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33063323                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252909235                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282250321                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156980      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206174188     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10835      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65043398     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185434      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521244      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54097412     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19633030      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456137698                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41728977                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8306341                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     93593396                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60014875                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12352957                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724760                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17519341                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3919                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511624587                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19900                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77833061                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30574761                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                24040                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11378                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1197265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284764057                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38181925                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22073882                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            173038827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1457238                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3695                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        23928                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36805656                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    174992335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.997876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.484013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        88900181     50.80%     50.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5306225      3.03%     53.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4935356      2.82%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8469632      4.84%     61.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4967039      2.84%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6443435      3.68%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5160755      2.95%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5508152      3.15%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45301560     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    174992335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.217473                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.621936                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36809630                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 4045                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323919                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7741966                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1587                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10862                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6548011                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005327                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8405                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  58464984825                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724760                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13155971                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40740212                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67097193                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     53274193                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506542441                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1548818                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12195487                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14261847                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      24201244                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535655851                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163394640                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434689942                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323020155                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486033928                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49621793                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55734928                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               621000923                       # The number of ROB reads
system.switch_cpus1.rob.writes              995283485                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249831235                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456137698                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38198687                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30629761                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555300                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18169781                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18142915                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852139                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968437                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007217                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1981031                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26186                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1540                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38863148                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554060                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    169874919                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.686910                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.408367                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     88180581     51.91%     51.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13881861      8.17%     60.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3433331      2.02%     62.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7186382      4.23%     66.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5749517      3.38%     69.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3960420      2.33%     72.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2811232      1.65%     73.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909391      1.71%     75.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41762204     24.58%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    169874919                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456438598                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95535532                       # Number of memory references committed
system.switch_cpus2.commit.loads             69324056                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33082923                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253088912                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282469051                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206294742     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65125111     14.27%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185787      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521339      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54138269     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19690137      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456438598                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41762204                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8343289                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     93604739                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60036238                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12369941                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        724006                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17538128                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3939                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511884081                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77868402                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30630299                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24746                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11407                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1225559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284907661                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38198687                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22092383                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            173103900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1455754                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2686                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        18197                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36820257                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    175078219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.997799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.483988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        88944877     50.80%     50.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5304049      3.03%     53.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4943783      2.82%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8474138      4.84%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4974397      2.84%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6444393      3.68%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5162146      2.95%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5500640      3.14%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45329796     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    175078219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.217569                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.622754                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36823238                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3052                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320164                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7733390                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1617                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10625                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542730                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004811                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9009                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  58464984825                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        724006                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13197238                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40494706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67131367                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53530896                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506802024                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1537739                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12204418                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14162234                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      24563603                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535931766                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163903634                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434950393                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323063055                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486355473                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49576159                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55758009                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               621325309                       # The number of ROB reads
system.switch_cpus2.rob.writes              995810873                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456438598                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38194814                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30625113                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555293                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18164116                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18137041                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.850942                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968507                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2007484                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981513                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25971                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1583                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38894328                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554150                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    169871293                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.686355                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.408087                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     88191086     51.92%     51.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13880508      8.17%     60.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3428450      2.02%     62.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7185094      4.23%     66.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5753566      3.39%     69.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3970270      2.34%     72.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2806537      1.65%     73.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909170      1.71%     75.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41746612     24.58%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    169871293                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249939904                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456334612                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95501574                       # Number of memory references committed
system.switch_cpus3.commit.loads             69310697                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33075845                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253028734                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282391665                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157079      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206251222     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10866      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65098694     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185636      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521293      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54125061     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19669584      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456334612                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41746612                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8317993                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     93638657                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60043082                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12355385                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724136                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17532287                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3951                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511820620                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20408                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77860480                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30611201                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24417                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11396                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1199932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284871851                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38194814                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22087061                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            173129971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456050                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2800                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        18530                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36815398                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    175079259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.997495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.483973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        88956511     50.81%     50.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5303750      3.03%     53.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4943684      2.82%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8468685      4.84%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4973008      2.84%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6441050      3.68%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5164852      2.95%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5506168      3.14%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45321551     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    175079259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.217547                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.622550                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36818482                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3154                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204779361969                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5320995                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7740890                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1579                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10710                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6548104                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005185                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8790                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  58464984825                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724136                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13169871                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40905249                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67125895                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     53154102                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506737037                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1553404                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12216895                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14185230                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24160320                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535861164                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1163787762                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       434898682                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323050206                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486242609                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49618555                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55755334                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               621264469                       # The number of ROB reads
system.switch_cpus3.rob.writes              995669885                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249939904                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456334612                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
