Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system.qsys --block-symbol-file --output-directory=/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab5/nios_system.qsys
Progress: Reading input file
Progress: Adding KEYS [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYS
Progress: Adding LEDR [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDR
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 16.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system.qsys --synthesis=VHDL --output-directory=/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab5/nios_system.qsys
Progress: Reading input file
Progress: Adding KEYS [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYS
Progress: Adding LEDR [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDR
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 16.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: KEYS: Starting RTL generation for module 'nios_system_KEYS'
Info: KEYS:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_KEYS --dir=/tmp/alt9324_1475560037547826660.dir/0035_KEYS_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0035_KEYS_gen//nios_system_KEYS_component_configuration.pl  --do_build_sim=0  ]
Info: KEYS: Done RTL generation for module 'nios_system_KEYS'
Info: KEYS: "nios_system" instantiated altera_avalon_pio "KEYS"
Info: LEDR: Starting RTL generation for module 'nios_system_LEDR'
Info: LEDR:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDR --dir=/tmp/alt9324_1475560037547826660.dir/0036_LEDR_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0036_LEDR_gen//nios_system_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'nios_system_LEDR'
Info: LEDR: "nios_system" instantiated altera_avalon_pio "LEDR"
Info: clocks: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt9324_1475560037547826660.dir/0037_jtag_uart_0_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0037_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/eperlcmd -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=/tmp/alt9324_1475560037547826660.dir/0038_nios2_qsys_0_gen/ --quartus_bindir=/home/andreasb/intelFPGA_lite/16.1/quartus/linux64 --verilog --config=/tmp/alt9324_1475560037547826660.dir/0038_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   Couldn't query license setup in Quartus directory /home/andreasb/intelFPGA_lite/16.1/quartus/linux64
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.11.28 19:38:22 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.11.28 19:38:23 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.11.28 19:38:23 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2022.11.28 19:38:24 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=/tmp/alt9324_1475560037547826660.dir/0039_onchip_memory2_0_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0039_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: performance_counter_0: Starting RTL generation for module 'nios_system_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=nios_system_performance_counter_0 --dir=/tmp/alt9324_1475560037547826660.dir/0040_performance_counter_0_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0040_performance_counter_0_gen//nios_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'nios_system_performance_counter_0'
Info: performance_counter_0: "nios_system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=/tmp/alt9324_1475560037547826660.dir/0041_sdram_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0041_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec /home/andreasb/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /home/andreasb/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/andreasb/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/andreasb/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=/tmp/alt9324_1475560037547826660.dir/0042_timer_0_gen/ --quartus_dir=/home/andreasb/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt9324_1475560037547826660.dir/0042_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 39 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
