

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 14:28:02 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    79234|    79234|  0.792 ms|  0.792 ms|  79235|  79235|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122  |top_kernel_Pipeline_VITIS_LOOP_15_2  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130  |top_kernel_Pipeline_VITIS_LOOP_24_3  |      109|      109|  1.090 us|  1.090 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140  |top_kernel_Pipeline_VITIS_LOOP_35_5  |      258|      258|  2.580 us|  2.580 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148  |top_kernel_Pipeline_VITIS_LOOP_44_6  |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    45824|    45824|       179|          -|          -|   256|        no|
        |- VITIS_LOOP_31_4  |    33408|    33408|       522|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:11]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc5 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 0, i9 %i" [top.cpp:11]   --->   Operation 19 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:11]   --->   Operation 21 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.92ns)   --->   "%icmp_ln11 = icmp_eq  i9 %i_2, i9 256" [top.cpp:11]   --->   Operation 22 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln11 = add i9 %i_2, i9 1" [top.cpp:11]   --->   Operation 23 'add' 'add_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_15_2.split, void %VITIS_LOOP_35_5.preheader" [top.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i9 %i_2" [top.cpp:11]   --->   Operation 25 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0" [top.cpp:26]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 27 'call' 'call_ln26' <Predicate = (!icmp_ln11)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 %add_ln11, i9 %i" [top.cpp:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:31]   --->   Operation 29 'alloca' 'j' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 0, i7 %j" [top.cpp:31]   --->   Operation 30 'store' 'store_ln31' <Predicate = (icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 31 'br' 'br_ln31' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 32 [1/2] (1.87ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 32 'call' 'call_ln26' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 33 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i24 %p_loc_load" [top.cpp:21]   --->   Operation 34 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.10ns)   --->   "%add_ln21 = add i25 %sext_ln21, i25 65536" [top.cpp:21]   --->   Operation 35 'add' 'add_ln21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 24" [top.cpp:21]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln21" [top.cpp:21]   --->   Operation 37 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 23" [top.cpp:21]   --->   Operation 38 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21 = xor i1 %tmp_1, i1 1" [top.cpp:21]   --->   Operation 39 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln21 = and i1 %tmp_8, i1 %xor_ln21" [top.cpp:21]   --->   Operation 40 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21_1 = xor i1 %tmp_1, i1 %tmp_8" [top.cpp:21]   --->   Operation 41 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln21 = select i1 %and_ln21, i24 8388607, i24 8388608" [top.cpp:21]   --->   Operation 42 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln21_1, i24 %select_ln21, i24 %denom" [top.cpp:21]   --->   Operation 43 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 44 'call' 'call_ln26' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:11]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:11]   --->   Operation 46 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 47 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 48 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.24>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:31]   --->   Operation 49 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.89ns)   --->   "%icmp_ln31 = icmp_eq  i7 %j_2, i7 64" [top.cpp:31]   --->   Operation 50 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.89ns)   --->   "%add_ln31 = add i7 %j_2, i7 1" [top.cpp:31]   --->   Operation 51 'add' 'add_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_35_5.split, void %for.end69" [top.cpp:31]   --->   Operation 52 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %j_2" [top.cpp:31]   --->   Operation 53 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (1.35ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_35_5, i6 %trunc_ln31, i24 %p_loc5, i24 %tmp" [top.cpp:31]   --->   Operation 54 'call' 'call_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 %add_ln31, i7 %j" [top.cpp:31]   --->   Operation 55 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [top.cpp:49]   --->   Operation 56 'ret' 'ret_ln49' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.89>
ST_7 : Operation 57 [1/2] (1.89ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_35_5, i6 %trunc_ln31, i24 %p_loc5, i24 %tmp" [top.cpp:31]   --->   Operation 57 'call' 'call_ln31' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 4> <Delay = 7.25>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc5_load = load i24 %p_loc5"   --->   Operation 58 'load' 'p_loc5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_loc5_load, i16 0" [top.cpp:41]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i40 %shl_ln" [top.cpp:41]   --->   Operation 60 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (4.26ns)   --->   "%mul_ln41 = mul i81 %sext_ln41, i81 1099511758849" [top.cpp:41]   --->   Operation 61 'mul' 'mul_ln41' <Predicate = true> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (1.53ns)   --->   "%sub_ln41 = sub i81 0, i81 %mul_ln41" [top.cpp:41]   --->   Operation 62 'sub' 'sub_ln41' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc5_load, i32 23" [top.cpp:41]   --->   Operation 63 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln41, i32 63, i32 79" [top.cpp:41]   --->   Operation 64 'partselect' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_20_cast8 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln41, i32 63, i32 80" [top.cpp:41]   --->   Operation 65 'partselect' 'tmp_20_cast8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_20_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln41, i32 63, i32 79" [top.cpp:41]   --->   Operation 66 'partselect' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%select_ln41_1 = select i1 %tmp_9, i17 %tmp_19_cast, i17 %tmp_20_cast" [top.cpp:41]   --->   Operation 67 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%zext_ln41 = zext i17 %select_ln41_1" [top.cpp:41]   --->   Operation 68 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln41_1 = sub i18 0, i18 %zext_ln41" [top.cpp:41]   --->   Operation 69 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_9, i18 %sub_ln41_1, i18 %tmp_20_cast8" [top.cpp:41]   --->   Operation 70 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17" [top.cpp:41]   --->   Operation 71 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.11>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i18 %scale" [top.cpp:41]   --->   Operation 72 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln41_1, i32 39" [top.cpp:41]   --->   Operation 73 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%sext_ln41_2 = sext i18 %scale" [top.cpp:41]   --->   Operation 74 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln41_1, i32 23" [top.cpp:41]   --->   Operation 75 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41 = or i1 %tmp_11, i1 %tmp_12" [top.cpp:41]   --->   Operation 76 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %tmp_10, i1 1" [top.cpp:41]   --->   Operation 77 'xor' 'xor_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %or_ln41, i1 %xor_ln41" [top.cpp:41]   --->   Operation 78 'and' 'and_ln41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln41_2 = and i1 %tmp_12, i1 %tmp_11" [top.cpp:41]   --->   Operation 79 'and' 'and_ln41_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%xor_ln41_1 = xor i1 %and_ln41_2, i1 1" [top.cpp:41]   --->   Operation 80 'xor' 'xor_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln41_1 = and i1 %tmp_10, i1 %xor_ln41_1" [top.cpp:41]   --->   Operation 81 'and' 'and_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%select_ln41 = select i1 %and_ln41, i24 8388607, i24 8388608" [top.cpp:41]   --->   Operation 82 'select' 'select_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%or_ln41_1 = or i1 %and_ln41, i1 %and_ln41_1" [top.cpp:41]   --->   Operation 83 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_1 = select i1 %or_ln41_1, i24 %select_ln41, i24 %sext_ln41_2" [top.cpp:41]   --->   Operation 84 'select' 'scale_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 85 [2/2] (1.35ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_44_6, i6 %trunc_ln31, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:31]   --->   Operation 85 'call' 'call_ln31' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:31]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:31]   --->   Operation 87 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_44_6, i6 %trunc_ln31, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:31]   --->   Operation 88 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 89 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111100000]
p_loc5                 (alloca           ) [ 00111111111]
p_loc                  (alloca           ) [ 00111100000]
spectopmodule_ln5      (spectopmodule    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
store_ln11             (store            ) [ 00000000000]
br_ln11                (br               ) [ 00000000000]
i_2                    (load             ) [ 00000000000]
icmp_ln11              (icmp             ) [ 00111100000]
add_ln11               (add              ) [ 00000000000]
br_ln11                (br               ) [ 00000000000]
trunc_ln11             (trunc            ) [ 00000000000]
tmp_s                  (bitconcatenate   ) [ 00011100000]
store_ln11             (store            ) [ 00000000000]
j                      (alloca           ) [ 00111111111]
store_ln31             (store            ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
call_ln26              (call             ) [ 00000000000]
p_loc_load             (load             ) [ 00000000000]
sext_ln21              (sext             ) [ 00000000000]
add_ln21               (add              ) [ 00000000000]
tmp_1                  (bitselect        ) [ 00000000000]
denom                  (trunc            ) [ 00000000000]
tmp_8                  (bitselect        ) [ 00000000000]
xor_ln21               (xor              ) [ 00000000000]
and_ln21               (and              ) [ 00000000000]
xor_ln21_1             (xor              ) [ 00000000000]
select_ln21            (select           ) [ 00000000000]
denom_1                (select           ) [ 00000100000]
speclooptripcount_ln11 (speclooptripcount) [ 00000000000]
specloopname_ln11      (specloopname     ) [ 00000000000]
call_ln26              (call             ) [ 00000000000]
br_ln11                (br               ) [ 00000000000]
j_2                    (load             ) [ 00000000000]
icmp_ln31              (icmp             ) [ 00000011111]
add_ln31               (add              ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
trunc_ln31             (trunc            ) [ 00000001111]
store_ln31             (store            ) [ 00000000000]
ret_ln49               (ret              ) [ 00000000000]
call_ln31              (call             ) [ 00000000000]
p_loc5_load            (load             ) [ 00000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000]
sext_ln41              (sext             ) [ 00000000000]
mul_ln41               (mul              ) [ 00000000000]
sub_ln41               (sub              ) [ 00000000000]
tmp_9                  (bitselect        ) [ 00000000000]
tmp_19_cast            (partselect       ) [ 00000000000]
tmp_20_cast8           (partselect       ) [ 00000000000]
tmp_20_cast            (partselect       ) [ 00000000000]
select_ln41_1          (select           ) [ 00000000000]
zext_ln41              (zext             ) [ 00000000000]
sub_ln41_1             (sub              ) [ 00000000000]
scale                  (select           ) [ 00000000010]
tmp_12                 (bitselect        ) [ 00000000010]
sext_ln41_1            (sext             ) [ 00000000000]
tmp_10                 (bitselect        ) [ 00000000000]
sext_ln41_2            (sext             ) [ 00000000000]
tmp_11                 (bitselect        ) [ 00000000000]
or_ln41                (or               ) [ 00000000000]
xor_ln41               (xor              ) [ 00000000000]
and_ln41               (and              ) [ 00000000000]
and_ln41_2             (and              ) [ 00000000000]
xor_ln41_1             (xor              ) [ 00000000000]
and_ln41_1             (and              ) [ 00000000000]
select_ln41            (select           ) [ 00000000000]
or_ln41_1              (or               ) [ 00000000000]
scale_1                (select           ) [ 00000000001]
speclooptripcount_ln31 (speclooptripcount) [ 00000000000]
specloopname_ln31      (specloopname     ) [ 00000000000]
call_ln31              (call             ) [ 00000000000]
br_ln31                (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_15_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_24_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_35_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_44_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_loc5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="14" slack="0"/>
<pin id="125" dir="0" index="2" bw="24" slack="0"/>
<pin id="126" dir="0" index="3" bw="24" slack="1"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="14" slack="2"/>
<pin id="133" dir="0" index="2" bw="24" slack="0"/>
<pin id="134" dir="0" index="3" bw="24" slack="0"/>
<pin id="135" dir="0" index="4" bw="24" slack="0"/>
<pin id="136" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="0" index="2" bw="24" slack="2"/>
<pin id="144" dir="0" index="3" bw="24" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="3"/>
<pin id="151" dir="0" index="2" bw="24" slack="0"/>
<pin id="152" dir="0" index="3" bw="24" slack="0"/>
<pin id="153" dir="0" index="4" bw="24" slack="0"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mul_ln41_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="0"/>
<pin id="160" dir="0" index="1" bw="42" slack="0"/>
<pin id="161" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln11_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_2_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="1"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln11_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln11_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln11_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln11_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln31_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_loc_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="24" slack="3"/>
<pin id="208" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln21_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln21_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="25" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="denom_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="25" slack="0"/>
<pin id="229" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="25" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln21_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="and_ln21_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln21_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln21_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="0"/>
<pin id="260" dir="0" index="2" bw="24" slack="0"/>
<pin id="261" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="denom_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="24" slack="0"/>
<pin id="268" dir="0" index="2" bw="24" slack="0"/>
<pin id="269" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_2_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln31_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln31_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln31_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln31_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="1"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_loc5_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="4"/>
<pin id="301" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc5_load/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="shl_ln_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="40" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln41_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="40" slack="0"/>
<pin id="312" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln41_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="81" slack="0"/>
<pin id="318" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="24" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_19_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="0"/>
<pin id="331" dir="0" index="1" bw="81" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="8" slack="0"/>
<pin id="334" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_cast/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_20_cast8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="0"/>
<pin id="341" dir="0" index="1" bw="81" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="8" slack="0"/>
<pin id="344" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_cast8/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_20_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="17" slack="0"/>
<pin id="351" dir="0" index="1" bw="81" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="8" slack="0"/>
<pin id="354" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_cast/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln41_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="17" slack="0"/>
<pin id="362" dir="0" index="2" bw="17" slack="0"/>
<pin id="363" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln41_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="17" slack="0"/>
<pin id="369" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln41_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="17" slack="0"/>
<pin id="374" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41_1/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="scale_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="0"/>
<pin id="380" dir="0" index="2" bw="18" slack="0"/>
<pin id="381" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_12_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="18" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln41_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="1"/>
<pin id="395" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="18" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln41_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="18" slack="1"/>
<pin id="406" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_2/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_11_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="18" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln41_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="1"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln41_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln41/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln41_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln41_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41_2/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln41_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln41_1/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln41_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41_1/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln41_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="24" slack="0"/>
<pin id="452" dir="0" index="2" bw="24" slack="0"/>
<pin id="453" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln41_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_1/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="scale_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="24" slack="0"/>
<pin id="466" dir="0" index="2" bw="18" slack="0"/>
<pin id="467" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_1/9 "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_loc5_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="24" slack="2"/>
<pin id="481" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_loc5 "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_loc_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="1"/>
<pin id="487" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_s_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="1"/>
<pin id="496" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="500" class="1005" name="j_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="507" class="1005" name="denom_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="24" slack="1"/>
<pin id="509" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln31_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="1"/>
<pin id="517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="521" class="1005" name="scale_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="1"/>
<pin id="523" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_12_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="533" class="1005" name="scale_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="1"/>
<pin id="535" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="scale_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="100" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="187" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="200"><net_src comp="177" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="213" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="213" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="219" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="231" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="219" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="231" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="245" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="251" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="257" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="227" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="130" pin=3"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="66" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="298"><net_src comp="283" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="158" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="299" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="80" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="315" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="84" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="158" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="82" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="158" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="82" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="84" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="364"><net_src comp="321" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="329" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="349" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="90" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="321" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="339" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="92" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="94" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="401"><net_src comp="96" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="98" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="393" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="396" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="415" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="407" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="396" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="426" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="426" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="443" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="449" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="404" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="463" pin="3"/><net_sink comp="148" pin=3"/></net>

<net id="475"><net_src comp="106" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="482"><net_src comp="110" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="488"><net_src comp="114" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="497"><net_src comp="187" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="503"><net_src comp="118" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="510"><net_src comp="265" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="518"><net_src comp="289" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="524"><net_src comp="377" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="530"><net_src comp="385" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="536"><net_src comp="463" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="148" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {9 10 }
	Port: tmp | {4 5 }
 - Input state : 
	Port: top_kernel : A | {2 3 4 5 }
	Port: top_kernel : tmp | {6 7 9 10 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		trunc_ln11 : 1
		tmp_s : 2
		call_ln26 : 3
		store_ln11 : 2
		store_ln31 : 1
	State 3
	State 4
		sext_ln21 : 1
		add_ln21 : 2
		tmp_1 : 3
		denom : 3
		tmp_8 : 3
		xor_ln21 : 4
		and_ln21 : 4
		xor_ln21_1 : 4
		select_ln21 : 4
		denom_1 : 5
		call_ln26 : 6
	State 5
	State 6
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		trunc_ln31 : 1
		call_ln31 : 2
		store_ln31 : 2
	State 7
	State 8
		shl_ln : 1
		sext_ln41 : 2
		mul_ln41 : 3
		sub_ln41 : 4
		tmp_9 : 1
		tmp_19_cast : 5
		tmp_20_cast8 : 4
		tmp_20_cast : 4
		select_ln41_1 : 6
		zext_ln41 : 7
		sub_ln41_1 : 8
		scale : 9
		tmp_12 : 10
	State 9
		tmp_10 : 1
		tmp_11 : 1
		or_ln41 : 2
		xor_ln41 : 2
		and_ln41 : 2
		and_ln41_2 : 2
		xor_ln41_1 : 2
		and_ln41_1 : 2
		select_ln41 : 2
		or_ln41_1 : 2
		scale_1 : 2
		call_ln31 : 3
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          | grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122 |    0    |  0.489  |    45   |   174   |
|   call   | grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130 |    0    |  0.978  |   3657  |   2841  |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140 |    0    |  0.489  |    47   |   157   |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148 |    2    |  0.489  |   160   |   235   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               select_ln21_fu_257               |    0    |    0    |    0    |    24   |
|          |                 denom_1_fu_265                 |    0    |    0    |    0    |    24   |
|  select  |              select_ln41_1_fu_359              |    0    |    0    |    0    |    17   |
|          |                  scale_fu_377                  |    0    |    0    |    0    |    18   |
|          |               select_ln41_fu_449               |    0    |    0    |    0    |    24   |
|          |                 scale_1_fu_463                 |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln41_fu_315                |    0    |    0    |    0    |    88   |
|          |                sub_ln41_1_fu_371               |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln11_fu_177                |    0    |    0    |    0    |    16   |
|    add   |                 add_ln21_fu_213                |    0    |    0    |    0    |    31   |
|          |                 add_ln31_fu_283                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln11_fu_171                |    0    |    0    |    0    |    16   |
|          |                icmp_ln31_fu_277                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                 mul_ln41_fu_158                |    5    |    0    |    0    |    22   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 xor_ln21_fu_239                |    0    |    0    |    0    |    2    |
|    xor   |                xor_ln21_1_fu_251               |    0    |    0    |    0    |    2    |
|          |                 xor_ln41_fu_420                |    0    |    0    |    0    |    2    |
|          |                xor_ln41_1_fu_437               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 and_ln21_fu_245                |    0    |    0    |    0    |    2    |
|    and   |                 and_ln41_fu_426                |    0    |    0    |    0    |    2    |
|          |                and_ln41_2_fu_432               |    0    |    0    |    0    |    2    |
|          |                and_ln41_1_fu_443               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln41_fu_415                 |    0    |    0    |    0    |    2    |
|          |                or_ln41_1_fu_457                |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln11_fu_183               |    0    |    0    |    0    |    0    |
|   trunc  |                  denom_fu_227                  |    0    |    0    |    0    |    0    |
|          |                trunc_ln31_fu_289               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_s_fu_187                  |    0    |    0    |    0    |    0    |
|          |                  shl_ln_fu_302                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                sext_ln21_fu_209                |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln41_fu_310                |    0    |    0    |    0    |    0    |
|          |               sext_ln41_1_fu_393               |    0    |    0    |    0    |    0    |
|          |               sext_ln41_2_fu_404               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_1_fu_219                  |    0    |    0    |    0    |    0    |
|          |                  tmp_8_fu_231                  |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_9_fu_321                  |    0    |    0    |    0    |    0    |
|          |                  tmp_12_fu_385                 |    0    |    0    |    0    |    0    |
|          |                  tmp_10_fu_396                 |    0    |    0    |    0    |    0    |
|          |                  tmp_11_fu_407                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               tmp_19_cast_fu_329               |    0    |    0    |    0    |    0    |
|partselect|               tmp_20_cast8_fu_339              |    0    |    0    |    0    |    0    |
|          |               tmp_20_cast_fu_349               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln41_fu_367                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    7    |  2.445  |   3909  |   3783  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| tmp|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  denom_1_reg_507 |   24   |
|     i_reg_472    |    9   |
|     j_reg_500    |    7   |
|  p_loc5_reg_479  |   24   |
|   p_loc_reg_485  |   24   |
|  scale_1_reg_533 |   24   |
|   scale_reg_521  |   18   |
|  tmp_12_reg_527  |    1   |
|   tmp_s_reg_494  |   14   |
|trunc_ln31_reg_515|    6   |
+------------------+--------+
|       Total      |   151  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122 |  p1  |   2  |  14  |   28   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130 |  p3  |   2  |  24  |   48   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140 |  p1  |   2  |   6  |   12   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148 |  p3  |   2  |  24  |   48   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   136  ||  1.956  ||    0    ||    36   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    2   |  3909  |  3783  |    -   |
|   Memory  |   22   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |    -   |   151  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |    7   |    4   |  4060  |  3819  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
