Release 11.3 - xst L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ../../ToDo und Dokumente/Practice_No_5_Win/Task4_Animation/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to ../../ToDo und Dokumente/Practice_No_5_Win/Task4_Animation/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: E_UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "E_UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "E_UART"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : E_UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : E_UART.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/DECISION.vhd" in Library work.
Architecture a_decision of Entity e_decision is up to date.
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/RECEIVCE.vhd" in Library work.
Architecture a_receive of Entity e_receive is up to date.
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/GENERATE_PARITYBIT.vhd" in Library work.
Architecture a_generate_paritybit of Entity e_generate_paritybit is up to date.
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/BUFFER.vhd" in Library work.
Architecture a_buffer of Entity e_buffer is up to date.
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/BAUD_GENERATOR.vhd" in Library work.
Architecture a_baud_generator of Entity e_baud_generator is up to date.
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/RX.vhd" in Library work.
Architecture a_rx of Entity e_rx is up to date.
Compiling vhdl file "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/UART.vhd" in Library work.
Entity <e_uart> compiled.
Entity <e_uart> (Architecture <a_uart>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <E_UART> in library <work> (architecture <a_uart>).

Analyzing hierarchy for entity <E_BAUD_GENERATOR> in library <work> (architecture <a_baud_generator>).

Analyzing hierarchy for entity <E_RX> in library <work> (architecture <a_rx>).

Analyzing hierarchy for entity <E_RECEIVE> in library <work> (architecture <a_receive>).

Analyzing hierarchy for entity <E_GENERATE_PARITYBIT> in library <work> (architecture <a_generate_paritybit>).

Analyzing hierarchy for entity <E_BUFFER> in library <work> (architecture <a_buffer>).

Analyzing hierarchy for entity <E_DECISION> in library <work> (architecture <a_decision>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <E_UART> in library <work> (Architecture <a_uart>).
INFO:Xst:2679 - Register <S_Send_Event_Handshake> in unit <E_UART> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <E_UART> analyzed. Unit <E_UART> generated.

Analyzing Entity <E_BAUD_GENERATOR> in library <work> (Architecture <a_baud_generator>).
INFO:Xst:1561 - "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/BAUD_GENERATOR.vhd" line 128: Mux is complete : default of case is discarded
Entity <E_BAUD_GENERATOR> analyzed. Unit <E_BAUD_GENERATOR> generated.

Analyzing Entity <E_RX> in library <work> (Architecture <a_rx>).
Entity <E_RX> analyzed. Unit <E_RX> generated.

Analyzing Entity <E_RECEIVE> in library <work> (Architecture <a_receive>).
Entity <E_RECEIVE> analyzed. Unit <E_RECEIVE> generated.

Analyzing Entity <E_DECISION> in library <work> (Architecture <a_decision>).
Entity <E_DECISION> analyzed. Unit <E_DECISION> generated.

Analyzing Entity <E_GENERATE_PARITYBIT> in library <work> (Architecture <a_generate_paritybit>).
INFO:Xst:2679 - Register <S_GENERATE_PARITYBIT_Busy> in unit <E_GENERATE_PARITYBIT> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <E_GENERATE_PARITYBIT> analyzed. Unit <E_GENERATE_PARITYBIT> generated.

Analyzing Entity <E_BUFFER> in library <work> (Architecture <a_buffer>).
Entity <E_BUFFER> analyzed. Unit <E_BUFFER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <E_BAUD_GENERATOR>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/BAUD_GENERATOR.vhd".
    Found 13-bit register for signal <E_CALC_CLOCK_DIVISOR>.
    Found 15-bit register for signal <E_CLOCK_DIVISOR>.
    Found 32-bit up counter for signal <E_Clock_Divisor_Counter1>.
    Found 32-bit comparator equal for signal <E_Clock_Divisor_Counter1$and0000>.
    Found 32-bit comparator less for signal <E_Clock_Divisor_Counter1$cmp_lt0000> created at line 135.
    Found 32-bit up counter for signal <E_Clock_Divisor_Counter2>.
    Found 32-bit comparator equal for signal <E_Clock_Divisor_Counter2$and0000>.
    Found 32-bit comparator less for signal <E_Clock_Divisor_Counter2$cmp_lt0000> created at line 143.
    Found 32-bit up counter for signal <E_Clock_Generator_Counter>.
    Found 1-bit register for signal <E_Clock_Generator_Event_Flag>.
    Found 32-bit comparator not equal for signal <E_Clock_Generator_Event_Flag$cmp_ne0000> created at line 136.
    Found 1-bit register for signal <E_Clock_Generator_Event_Flag5x>.
    Found 32-bit comparator not equal for signal <E_Clock_Generator_Event_Flag5x$cmp_ne0000> created at line 144.
    Summary:
	inferred   3 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <E_BAUD_GENERATOR> synthesized.


Synthesizing Unit <E_GENERATE_PARITYBIT>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/GENERATE_PARITYBIT.vhd".
    Found 1-bit register for signal <S_GENERATE_PARITYBIT_Paritiy_Out>.
    Found 1-bit register for signal <S_Start_Calc_Event>.
    Found 1-bit register for signal <S_Start_Calc_Event_Handshake>.
    Found 1-bit register for signal <S_Start_Calc_Old>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <E_GENERATE_PARITYBIT> synthesized.


Synthesizing Unit <E_BUFFER>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/BUFFER.vhd".
    Found 1-bit register for signal <S_BUFFER_Irq>.
    Found 1-bit register for signal <S_Load_Event>.
    Found 1-bit register for signal <S_Load_Event_Handshake>.
    Found 1-bit register for signal <S_Load_Old>.
    Found 1-bit register for signal <S_Save_Event>.
    Found 1-bit register for signal <S_Save_Event_Handshake>.
    Found 1-bit register for signal <S_Save_Old>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <E_BUFFER> synthesized.


Synthesizing Unit <E_DECISION>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/DECISION.vhd".
    Found 8x1-bit ROM for signal <S_DECISION_Result>.
    Summary:
	inferred   1 ROM(s).
Unit <E_DECISION> synthesized.


Synthesizing Unit <E_RECEIVE>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/RECEIVCE.vhd".
    Found finite state machine <FSM_0> for signal <S_Counter>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | S_RECEIVE_Baudrate_5x     (rising_edge)        |
    | Reset              | S_Counter$or0000          (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <S_State>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 50                                             |
    | Inputs             | 2                                              |
    | Outputs            | 22                                             |
    | Clock              | S_RECEIVE_Clock_In        (rising_edge)        |
    | Clock enable       | S_State$not0000           (positive)           |
    | Reset              | S_RECEIVE_Reset           (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <S_DECISION_Value1>.
    Found 1-bit register for signal <S_DECISION_Value2>.
    Found 1-bit register for signal <S_DECISION_Value3>.
    Found 1-bit register for signal <S_Enable_Receive>.
    Found 1-bit register for signal <S_RECEIVE_Busy>.
    Found 8-bit register for signal <S_RECEIVE_Data_Parallel_Out>.
    Found 1-bit register for signal <S_RECEIVE_Paritybit>.
    Found 1-bit register for signal <S_Save_Bit>.
    Found 1-bit register for signal <S_Save_Ready>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
Unit <E_RECEIVE> synthesized.


Synthesizing Unit <E_RX>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/RX.vhd".
    Found finite state machine <FSM_2> for signal <S_RX_State>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | S_RX_Clock_In             (rising_edge)        |
    | Clock enable       | S_RX_State$not0000        (positive)           |
    | Reset              | S_RX_Reset                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <S_RECEIVE_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | S_RX_Clock_In             (rising_edge)        |
    | Reset              | S_RX_Reset                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <S_BUFFER_Data_In>.
    Found 1-bit register for signal <S_BUFFER_Load>.
    Found 1-bit register for signal <S_BUFFER_Save>.
    Found 8-bit register for signal <S_GENERATE_PARITYBIT_Data>.
    Found 1-bit register for signal <S_GENERATE_PARITYBIT_Start_Calc>.
    Found 1-bit register for signal <S_RX_Busy>.
    Found 8-bit register for signal <S_RX_Data_Parallel_Out>.
    Found 1-bit register for signal <S_RX_Load_Event>.
    Found 1-bit register for signal <S_RX_Load_Event_Handshake>.
    Found 1-bit register for signal <S_RX_Load_Old>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  31 D-type flip-flop(s).
Unit <E_RX> synthesized.


Synthesizing Unit <E_UART>.
    Related source file is "C:/Users/Scherr Thomas/Desktop/UART VHDL_20_12/UART VHDL/UART.vhd".
WARNING:Xst:653 - Signal <S_UART_Serial_Out> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <S_UART_Data_In> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_RX_irq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <S_RX_Load> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <S_RX_Busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_BAUD_GENERATOR_Baudrate> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <S_Send_Event>.
    Found 1-bit register for signal <S_Send_Event_Handshake>.
    Found 1-bit register for signal <S_Send_Old>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <E_UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 35
 1-bit register                                        : 30
 13-bit register                                       : 1
 15-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 6
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <C_RX/S_RECEIVE_State/FSM> on signal <S_RECEIVE_State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <C_RX/S_RX_State/FSM> on signal <S_RX_State[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <C_RX/C_RECEIVE/S_State/FSM> on signal <S_State[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000000100
 0011  | 000000001000
 0100  | 000000010000
 0101  | 000000100000
 0110  | 000001000000
 0111  | 000010000000
 1000  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <C_RX/C_RECEIVE/S_Counter/FSM> on signal <S_Counter[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
INFO:Xst:2261 - The FF/Latch <E_CALC_CLOCK_DIVISOR_0> in Unit <C_BAUD_GENERATOR> is equivalent to the following 8 FFs/Latches, which will be removed : <E_CALC_CLOCK_DIVISOR_3> <E_CALC_CLOCK_DIVISOR_4> <E_CALC_CLOCK_DIVISOR_5> <E_CALC_CLOCK_DIVISOR_7> <E_CALC_CLOCK_DIVISOR_8> <E_CALC_CLOCK_DIVISOR_9> <E_CALC_CLOCK_DIVISOR_10> <E_CALC_CLOCK_DIVISOR_11> 
INFO:Xst:2261 - The FF/Latch <E_CALC_CLOCK_DIVISOR_1> in Unit <C_BAUD_GENERATOR> is equivalent to the following 3 FFs/Latches, which will be removed : <E_CALC_CLOCK_DIVISOR_2> <E_CALC_CLOCK_DIVISOR_6> <E_CALC_CLOCK_DIVISOR_12> 
WARNING:Xst:1426 - The value init of the FF/Latch E_CALC_CLOCK_DIVISOR_1 hinder the constant cleaning in the block C_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <E_CALC_CLOCK_DIVISOR_0> has a constant value of 0 in block <C_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FFd1> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_RX_Load_Event> (without init value) has a constant value of 0 in block <C_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_RX_Load_Event_Handshake> (without init value) has a constant value of 0 in block <C_RX>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 6
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch E_CLOCK_DIVISOR_14 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CLOCK_DIVISOR_12 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CLOCK_DIVISOR_8 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CLOCK_DIVISOR_6 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CLOCK_DIVISOR_5 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CLOCK_DIVISOR_0 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CALC_CLOCK_DIVISOR_12 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CALC_CLOCK_DIVISOR_6 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CALC_CLOCK_DIVISOR_2 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_CALC_CLOCK_DIVISOR_1 hinder the constant cleaning in the block E_BAUD_GENERATOR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <E_CALC_CLOCK_DIVISOR_11> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_10> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_9> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_8> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_7> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_5> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_4> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_3> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CALC_CLOCK_DIVISOR_0> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_13> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_11> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_10> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_9> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_7> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_4> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_3> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_2> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_CLOCK_DIVISOR_1> has a constant value of 0 in block <E_BAUD_GENERATOR>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <E_CLOCK_DIVISOR_0> in Unit <E_BAUD_GENERATOR> is equivalent to the following 9 FFs/Latches, which will be removed : <E_CLOCK_DIVISOR_5> <E_CLOCK_DIVISOR_6> <E_CLOCK_DIVISOR_8> <E_CLOCK_DIVISOR_12> <E_CLOCK_DIVISOR_14> <E_CALC_CLOCK_DIVISOR_1> <E_CALC_CLOCK_DIVISOR_2> <E_CALC_CLOCK_DIVISOR_6> <E_CALC_CLOCK_DIVISOR_12> 
WARNING:Xst:1710 - FF/Latch <S_RX_Load_Event> (without init value) has a constant value of 0 in block <E_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_RX_Load_Old> (without init value) has a constant value of 0 in block <E_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <S_BUFFER_Save> of sequential type is unconnected in block <E_RX>.
WARNING:Xst:2677 - Node <S_BUFFER_Load> of sequential type is unconnected in block <E_RX>.
WARNING:Xst:1710 - FF/Latch <S_RX_Load_Event_Handshake> (without init value) has a constant value of 0 in block <E_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_RX_Busy> (without init value) has a constant value of 0 in block <E_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_RX_State_FSM_FFd1> (without init value) has a constant value of 0 in block <E_RX>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <E_UART> ...

Optimizing unit <E_BAUD_GENERATOR> ...

Optimizing unit <E_GENERATE_PARITYBIT> ...

Optimizing unit <E_RECEIVE> ...

Optimizing unit <E_RX> ...
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_31> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_30> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_29> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_28> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_27> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_26> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_25> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_24> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_23> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_22> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_21> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_20> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_19> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_18> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_17> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_16> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_15> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_14> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_13> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_12> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_11> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_10> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_9> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_8> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_7> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_6> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_5> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_4> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_3> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_2> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_1> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Divisor_Counter1_0> of sequential type is unconnected in block <E_UART>.
WARNING:Xst:2677 - Node <C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag> of sequential type is unconnected in block <E_UART>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block E_UART, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : E_UART.ngr
Top Level Output File Name         : E_UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 194
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 20
#      LUT3                        : 48
#      LUT4                        : 34
#      MUXCY                       : 53
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 99
#      FDC                         : 9
#      FDCE                        : 27
#      FDE                         : 60
#      FDP                         : 1
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       69  out of   4656     1%  
 Number of Slice Flip Flops:             99  out of   9312     1%  
 Number of 4 input LUTs:                107  out of   9312     1%  
 Number of IOs:                          17
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+---------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                 | Load  |
-----------------------------------------------+---------------------------------------+-------+
E_UART_Clock_In                                | BUFGP                                 | 89    |
C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x| NONE(C_RX/C_RECEIVE/S_DECISION_Value1)| 10    |
-----------------------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Control Signal                                                                          | Buffer(FF name)                                      | Load  |
----------------------------------------------------------------------------------------+------------------------------------------------------+-------+
C_BAUD_GENERATOR/E_BAUD_GENERATOR_Reset_inv(C_RX/C_RECEIVE/E_RECEIVE_Reset_inv1_INV_0:O)| NONE(C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x)| 32    |
C_RX/C_RECEIVE/S_Save_Bit_not0001_inv(C_RX/C_RECEIVE/S_Counter_or00001:O)               | NONE(C_RX/C_RECEIVE/S_Counter_FSM_FFd1)              | 7     |
----------------------------------------------------------------------------------------+------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.498ns (Maximum Frequency: 117.673MHz)
   Minimum input arrival time before clock: 4.897ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_UART_Clock_In'
  Clock period: 8.498ns (frequency: 117.673MHz)
  Total number of paths / destination ports: 22115 / 162
-------------------------------------------------------------------------
Delay:               8.498ns (Levels of Logic = 42)
  Source:            C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_7 (FF)
  Destination:       C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_31 (FF)
  Source Clock:      E_UART_Clock_In rising
  Destination Clock: E_UART_Clock_In rising

  Data Path: C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_7 to C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_7 (C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_7)
     LUT4:I0->O            1   0.704   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_lut<1> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<1> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<2> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<3> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<4> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<5> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<6> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<7> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<7>)
     MUXCY:CI->O          35   0.331   1.298  C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<8> (C_BAUD_GENERATOR/Mcompar_E_Clock_Divisor_Counter2_and0000_cy<8>)
     LUT3:I2->O            1   0.704   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_lut<0> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_lut<0>)
     MUXCY:S->O            1   0.464   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<0> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<1> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<2> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<3> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<4> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<5> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<6> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<7> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<8> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<9> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<10> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<11> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<12> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<13> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<14> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<15> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<16> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<17> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<18> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<19> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<20> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<21> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<22> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<23> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<24> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<25> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<26> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<27> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<28> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<29> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<30> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_cy<30>)
     XORCY:CI->O           1   0.804   0.000  C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter2_xor<31> (C_BAUD_GENERATOR/Mcount_E_Clock_Divisor_Counter231)
     FDE:D                     0.308          C_BAUD_GENERATOR/E_Clock_Divisor_Counter2_31
    ----------------------------------------
    Total                      8.498ns (6.494ns logic, 2.004ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x'
  Clock period: 3.512ns (frequency: 284.738MHz)
  Total number of paths / destination ports: 18 / 11
-------------------------------------------------------------------------
Delay:               3.512ns (Levels of Logic = 2)
  Source:            C_RX/C_RECEIVE/S_Counter_FSM_FFd2 (FF)
  Destination:       C_RX/C_RECEIVE/S_Save_Ready (FF)
  Source Clock:      C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x rising
  Destination Clock: C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x rising

  Data Path: C_RX/C_RECEIVE/S_Counter_FSM_FFd2 to C_RX/C_RECEIVE/S_Save_Ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  C_RX/C_RECEIVE/S_Counter_FSM_FFd2 (C_RX/C_RECEIVE/S_Counter_FSM_FFd2)
     LUT3:I0->O            1   0.704   0.499  C_RX/C_RECEIVE/S_Save_Ready_mux0000_SW0 (N2)
     LUT4:I1->O            1   0.704   0.000  C_RX/C_RECEIVE/S_Save_Ready_mux0000 (C_RX/C_RECEIVE/S_Save_Ready_mux0000)
     FDC:D                     0.308          C_RX/C_RECEIVE/S_Save_Ready
    ----------------------------------------
    Total                      3.512ns (2.307ns logic, 1.205ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_UART_Clock_In'
  Total number of paths / destination ports: 85 / 85
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 3)
  Source:            E_UART_Serial_In (PAD)
  Destination:       C_RX/C_RECEIVE/S_State_FSM_FFd3 (FF)
  Destination Clock: E_UART_Clock_In rising

  Data Path: E_UART_Serial_In to C_RX/C_RECEIVE/S_State_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  E_UART_Serial_In_IBUF (E_UART_Serial_In_IBUF)
     LUT2:I0->O           11   0.704   0.968  C_RX/C_RECEIVE/S_State_FSM_FFd11-In11 (C_RX/C_RECEIVE/S_State_and0000)
     LUT4:I2->O            1   0.704   0.000  C_RX/C_RECEIVE/S_State_FSM_FFd9-In1 (C_RX/C_RECEIVE/S_State_FSM_FFd9-In)
     FDCE:D                    0.308          C_RX/C_RECEIVE/S_State_FSM_FFd9
    ----------------------------------------
    Total                      4.897ns (2.934ns logic, 1.963ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.954ns (Levels of Logic = 2)
  Source:            E_UART_Reset (PAD)
  Destination:       C_RX/C_RECEIVE/S_DECISION_Value1 (FF)
  Destination Clock: C_BAUD_GENERATOR/E_Clock_Generator_Event_Flag5x rising

  Data Path: E_UART_Reset to C_RX/C_RECEIVE/S_DECISION_Value1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  E_UART_Reset_IBUF (E_UART_Reset_IBUF)
     LUT3:I0->O            1   0.704   0.420  C_RX/C_RECEIVE/S_DECISION_Value3_and00001 (C_RX/C_RECEIVE/S_DECISION_Value3_and0000)
     FDE:CE                    0.555          C_RX/C_RECEIVE/S_DECISION_Value3
    ----------------------------------------
    Total                      3.954ns (2.477ns logic, 1.477ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_UART_Clock_In'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            C_RX/S_RX_Data_Parallel_Out_7 (FF)
  Destination:       E_UART_Data_Out<7> (PAD)
  Source Clock:      E_UART_Clock_In rising

  Data Path: C_RX/S_RX_Data_Parallel_Out_7 to E_UART_Data_Out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  C_RX/S_RX_Data_Parallel_Out_7 (C_RX/S_RX_Data_Parallel_Out_7)
     OBUF:I->O                 3.272          E_UART_Data_Out_7_OBUF (E_UART_Data_Out<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.78 secs
 
--> 

Total memory usage is 195732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    7 (   0 filtered)

