{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663806527204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663806527205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 21:28:47 2022 " "Processing started: Wed Sep 21 21:28:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663806527205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806527205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806527205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663806527543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663806527543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 7 7 " "Found 7 design units, including 7 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_NBits " "Found entity 1: Mux_4x1_NBits" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2x1_NBits " "Found entity 2: Mux_2x1_NBits" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""} { "Info" "ISGN_ENTITY_NAME" "3 Addr32_0 " "Found entity 3: Addr32_0" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""} { "Info" "ISGN_ENTITY_NAME" "4 DIG_BitExtender " "Found entity 4: DIG_BitExtender" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""} { "Info" "ISGN_ENTITY_NAME" "5 Shift32 " "Found entity 5: Shift32" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""} { "Info" "ISGN_ENTITY_NAME" "6 Addr32_1 " "Found entity 6: Addr32_1" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""} { "Info" "ISGN_ENTITY_NAME" "7 MIPS " "Found entity 7: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux.v " "Can't analyze file -- file Mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534130 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extender.v " "Can't analyze file -- file sign_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534135 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SignExtender.v " "Can't analyze file -- file SignExtender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Alu.v " "Can't analyze file -- file Alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/Leandro/Documents/arq/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "d_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/d_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UlaCtrl " "Found entity 1: UlaCtrl" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Leandro/Documents/arq/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534152 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sll.v " "Can't analyze file -- file sll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534156 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add_ula.v " "Can't analyze file -- file add_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534160 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_gate.v " "Can't analyze file -- file and_gate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534164 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sll2.v " "Can't analyze file -- file sll2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534168 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "zero_extender.v " "Can't analyze file -- file zero_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663806534172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663806534203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegFile_i0 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegFile_i0\"" {  } { { "MIPS.v" "RegFile_i0" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534206 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegFile.v(51) " "Verilog HDL Always Construct warning at RegFile.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/Leandro/Documents/arq/RegFile.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534215 "|MIPS|RegFile:RegFile_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:DMem_i1 " "Elaborating entity \"DMem\" for hierarchy \"DMem:DMem_i1\"" {  } { { "MIPS.v" "DMem_i1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_i2 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_i2\"" {  } { { "MIPS.v" "Mux_4x1_NBits_i2" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits Mux_2x1_NBits:Mux_2x1_NBits_i3 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"Mux_2x1_NBits:Mux_2x1_NBits_i3\"" {  } { { "MIPS.v" "Mux_2x1_NBits_i3" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "ula.v" "" { Text "C:/Users/Leandro/Documents/arq/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663806534230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663806534230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:Ula_i4 " "Elaborating entity \"Ula\" for hierarchy \"Ula:Ula_i4\"" {  } { { "MIPS.v" "Ula_i4" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_i8 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_i8\"" {  } { { "MIPS.v" "PC_i8" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem_i9 " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem_i9\"" {  } { { "MIPS.v" "IMem_i9" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534234 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 127 i_mem.v(9) " "Verilog HDL warning at i_mem.v(9): number of words (0) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1663806534235 "|MIPS|IMem:IMem_i9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 i_mem.v(6) " "Net \"instructions.data_a\" at i_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663806534235 "|MIPS|IMem:IMem_i9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 i_mem.v(6) " "Net \"instructions.waddr_a\" at i_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663806534235 "|MIPS|IMem:IMem_i9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 i_mem.v(6) " "Net \"instructions.we_a\" at i_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663806534235 "|MIPS|IMem:IMem_i9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr32_0 Addr32_0:Addr32_0_i10 " "Elaborating entity \"Addr32_0\" for hierarchy \"Addr32_0:Addr32_0_i10\"" {  } { { "MIPS.v" "Addr32_0_i10" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control_i11 " "Elaborating entity \"Control\" for hierarchy \"Control:Control_i11\"" {  } { { "MIPS.v" "Control_i11" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534236 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(8) " "Verilog HDL Case Statement warning at control.v(8): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Brchne control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"Brchne\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534237 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control.v(8) " "Verilog HDL Always Construct warning at control.v(8): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead\[0\] control.v(8) " "Inferred latch for \"MemRead\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead\[1\] control.v(8) " "Inferred latch for \"MemRead\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.v(8) " "Inferred latch for \"ALUOp\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.v(8) " "Inferred latch for \"ALUOp\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control.v(8) " "Inferred latch for \"ALUOp\[2\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal\[0\] control.v(8) " "Inferred latch for \"Jal\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal\[1\] control.v(8) " "Inferred latch for \"Jal\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump\[0\] control.v(8) " "Inferred latch for \"Jump\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump\[1\] control.v(8) " "Inferred latch for \"Jump\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg\[0\] control.v(8) " "Inferred latch for \"MemtoReg\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg\[1\] control.v(8) " "Inferred latch for \"MemtoReg\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite\[0\] control.v(8) " "Inferred latch for \"MemWrite\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite\[1\] control.v(8) " "Inferred latch for \"MemWrite\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brchne\[0\] control.v(8) " "Inferred latch for \"Brchne\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brchne\[1\] control.v(8) " "Inferred latch for \"Brchne\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[0\] control.v(8) " "Inferred latch for \"Branch\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[1\] control.v(8) " "Inferred latch for \"Branch\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[0\] control.v(8) " "Inferred latch for \"ALUSrc\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[1\] control.v(8) " "Inferred latch for \"ALUSrc\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[0\] control.v(8) " "Inferred latch for \"RegDst\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[1\] control.v(8) " "Inferred latch for \"RegDst\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[0\] control.v(8) " "Inferred latch for \"RegWrite\[0\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[1\] control.v(8) " "Inferred latch for \"RegWrite\[1\]\" at control.v(8)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806534238 "|MIPS|Control:Control_i11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender DIG_BitExtender:DIG_BitExtender_i12 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"DIG_BitExtender:DIG_BitExtender_i12\"" {  } { { "MIPS.v" "DIG_BitExtender_i12" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaCtrl UlaCtrl:UlaCtrl_i13 " "Elaborating entity \"UlaCtrl\" for hierarchy \"UlaCtrl:UlaCtrl_i13\"" {  } { { "MIPS.v" "UlaCtrl_i13" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula_ctrl.v(44) " "Verilog HDL assignment warning at ula_ctrl.v(44): truncated value with size 32 to match size of target (1)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663806534240 "|MIPS|UlaCtrl:UlaCtrl_i13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula_ctrl.v(45) " "Verilog HDL assignment warning at ula_ctrl.v(45): truncated value with size 32 to match size of target (1)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663806534240 "|MIPS|UlaCtrl:UlaCtrl_i13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_i14 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_i14\"" {  } { { "MIPS.v" "Mux_4x1_NBits_i14" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender DIG_BitExtender:DIG_BitExtender_i15 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"DIG_BitExtender:DIG_BitExtender_i15\"" {  } { { "MIPS.v" "DIG_BitExtender_i15" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift32 Shift32:Shift32_i16 " "Elaborating entity \"Shift32\" for hierarchy \"Shift32:Shift32_i16\"" {  } { { "MIPS.v" "Shift32_i16" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr32_1 Addr32_1:Addr32_1_i17 " "Elaborating entity \"Addr32_1\" for hierarchy \"Addr32_1:Addr32_1_i17\"" {  } { { "MIPS.v" "Addr32_1_i17" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806534243 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Leandro/Documents/arq/db/MIPS.ram0_IMem_2570ba.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Leandro/Documents/arq/db/MIPS.ram0_IMem_2570ba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1663806535420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1663806535585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[0\] GND " "Pin \"ALUResult\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[1\] GND " "Pin \"ALUResult\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[2\] GND " "Pin \"ALUResult\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[3\] GND " "Pin \"ALUResult\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[4\] GND " "Pin \"ALUResult\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[5\] GND " "Pin \"ALUResult\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[6\] GND " "Pin \"ALUResult\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[7\] GND " "Pin \"ALUResult\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[8\] GND " "Pin \"ALUResult\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[9\] GND " "Pin \"ALUResult\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[10\] GND " "Pin \"ALUResult\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[11\] GND " "Pin \"ALUResult\[11\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[12\] GND " "Pin \"ALUResult\[12\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[13\] GND " "Pin \"ALUResult\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[14\] GND " "Pin \"ALUResult\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[15\] GND " "Pin \"ALUResult\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[16\] GND " "Pin \"ALUResult\[16\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[17\] GND " "Pin \"ALUResult\[17\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[18\] GND " "Pin \"ALUResult\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[19\] GND " "Pin \"ALUResult\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[20\] GND " "Pin \"ALUResult\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[21\] GND " "Pin \"ALUResult\[21\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[22\] GND " "Pin \"ALUResult\[22\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[23\] GND " "Pin \"ALUResult\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[24\] GND " "Pin \"ALUResult\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[25\] GND " "Pin \"ALUResult\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[26\] GND " "Pin \"ALUResult\[26\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[27\] GND " "Pin \"ALUResult\[27\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[28\] GND " "Pin \"ALUResult\[28\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[29\] GND " "Pin \"ALUResult\[29\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[30\] GND " "Pin \"ALUResult\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[31\] GND " "Pin \"ALUResult\[31\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|ALUResult[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[0\] GND " "Pin \"MemData\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[1\] GND " "Pin \"MemData\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[2\] GND " "Pin \"MemData\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[3\] GND " "Pin \"MemData\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[4\] GND " "Pin \"MemData\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[5\] GND " "Pin \"MemData\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[6\] GND " "Pin \"MemData\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[7\] GND " "Pin \"MemData\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[8\] GND " "Pin \"MemData\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[9\] GND " "Pin \"MemData\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[10\] GND " "Pin \"MemData\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[11\] GND " "Pin \"MemData\[11\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[12\] GND " "Pin \"MemData\[12\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[13\] GND " "Pin \"MemData\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[14\] GND " "Pin \"MemData\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[15\] GND " "Pin \"MemData\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[16\] GND " "Pin \"MemData\[16\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[17\] GND " "Pin \"MemData\[17\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[18\] GND " "Pin \"MemData\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[19\] GND " "Pin \"MemData\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[20\] GND " "Pin \"MemData\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[21\] GND " "Pin \"MemData\[21\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[22\] GND " "Pin \"MemData\[22\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[23\] GND " "Pin \"MemData\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[24\] GND " "Pin \"MemData\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[25\] GND " "Pin \"MemData\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[26\] GND " "Pin \"MemData\[26\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[27\] GND " "Pin \"MemData\[27\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[28\] GND " "Pin \"MemData\[28\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[29\] GND " "Pin \"MemData\[29\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[30\] GND " "Pin \"MemData\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[31\] GND " "Pin \"MemData\[31\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663806535591 "|MIPS|MemData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663806535591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1024 " "1024 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663806535599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663806535773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663806535773 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663806535820 "|MIPS|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663806535820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663806535820 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663806535820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663806535820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663806535820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663806535843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 21:28:55 2022 " "Processing ended: Wed Sep 21 21:28:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663806535843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663806535843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663806535843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663806535843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1663806537040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663806537041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 21:28:56 2022 " "Processing started: Wed Sep 21 21:28:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663806537041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1663806537041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1663806537041 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1663806537142 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1663806537142 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1663806537142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1663806537185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1663806537185 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MIPS EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design MIPS" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1663806537315 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1663806537315 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1663806537347 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1663806537347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663806537434 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1663806537439 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663806537560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663806537560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663806537560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1663806537560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663806537562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663806537562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663806537562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663806537562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663806537562 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1663806537562 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1663806537563 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1663806537751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1663806537933 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1663806537934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1663806537935 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1663806537935 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1663806537936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1663806537948 ""}  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663806537948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1663806538123 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663806538123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663806538123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663806538124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663806538125 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1663806538125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1663806538125 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1663806538125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1663806538134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1663806538134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1663806538134 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 1 96 0 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 1 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1663806538136 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1663806538136 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1663806538136 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663806538137 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1663806538137 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1663806538137 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663806538184 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1663806538187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1663806538551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663806538573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1663806538582 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1663806541226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663806541226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1663806541441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/Leandro/Documents/arq/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1663806541734 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1663806541734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1663806542012 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1663806542012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663806542014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1663806542109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663806542114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663806542246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663806542247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663806542349 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663806542675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leandro/Documents/arq/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/Leandro/Documents/arq/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1663806542883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5627 " "Peak virtual memory: 5627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663806543075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 21:29:03 2022 " "Processing ended: Wed Sep 21 21:29:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663806543075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663806543075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663806543075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663806543075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1663806544111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663806544111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 21:29:04 2022 " "Processing started: Wed Sep 21 21:29:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663806544111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1663806544111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1663806544111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1663806544357 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1663806544602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1663806544613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663806544730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 21:29:04 2022 " "Processing ended: Wed Sep 21 21:29:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663806544730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663806544730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663806544730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1663806544730 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1663806545323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1663806545863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663806545863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 21:29:05 2022 " "Processing started: Wed Sep 21 21:29:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663806545863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1663806545863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1663806545864 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1663806545966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1663806546115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1663806546115 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1663806546154 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1663806546155 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1663806546280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546280 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663806546280 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663806546280 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1663806546281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663806546281 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1663806546282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1663806546290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663806546302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663806546302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.855 " "Worst-case setup slack is -1.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855             -37.106 CLK  " "   -1.855             -37.106 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.489 " "Worst-case hold slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 CLK  " "    0.489               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663806546310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663806546315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 CLK  " "   -3.000             -35.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546316 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663806546333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663806546349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663806546641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663806546662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663806546668 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663806546668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.486 " "Worst-case setup slack is -1.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486             -28.717 CLK  " "   -1.486             -28.717 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 CLK  " "    0.426               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663806546680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663806546684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 CLK  " "   -3.000             -35.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546687 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663806546705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663806546764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663806546765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663806546765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.645 " "Worst-case setup slack is -0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -8.243 CLK  " "   -0.645              -8.243 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 CLK  " "    0.262               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663806546775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663806546779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.394 CLK  " "   -3.000             -37.394 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663806546783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663806546783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663806547168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663806547168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663806547223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 21:29:07 2022 " "Processing ended: Wed Sep 21 21:29:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663806547223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663806547223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663806547223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663806547223 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus Prime Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663806547858 ""}
