part=xc7z020clg400-1

[hls]
clock=10ns
flow_target=vivado
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/multi_core_multi_ram_ip.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/multi_core_multi_ram_ip.h
syn.top=multi_core_multi_ram_ip
package.output.format=ip_catalog
vivado.rtl=verilog
package.output.syn=false
tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/testbench_multi_core_multi_ram_ip.cpp