MODULE axi_mm_a32_d128_packet_up_rv_2_mem

// PHY and AIB Configuration
NUM_CHAN                2
CHAN_TYPE               Gen1Only //Gen1Only, Gen2Only, Gen2, AIBO
TX_RATE                 Half    // Full, Half, Quarter
RX_RATE                 Half    // Full, Half, Quarter
TX_DBI_PRESENT          False
RX_DBI_PRESENT          False

// Channel Alignment Strobe Configuration
TX_ENABLE_STROBE        True    // If False, all strobe functionality is removed.
RX_ENABLE_STROBE        True    // If False, all strobe functionality is removed.
TX_PERSISTENT_STROBE    True    // If True strobes are persistent (always there). If false, they are recoverable and can be reused for data
RX_PERSISTENT_STROBE    True    // If True strobes are persistent (always there). If false, they are recoverable and can be reused for data
TX_USER_STROBE          True    // If True, then we input user generated signal
RX_USER_STROBE          True    // If True, we output recovered signal
TX_STROBE_GEN2_LOC      1      // Location of Strobe
RX_STROBE_GEN2_LOC      1      // Location of Strobe
TX_STROBE_GEN1_LOC      1      // Location of Strobe
RX_STROBE_GEN1_LOC      1      // Location of Strobe

// Word Marker Configuration
TX_ENABLE_MARKER        True    // If False, all Marker functionality is removed.
RX_ENABLE_MARKER        True    // If False, all Marker functionality is removed.
TX_PERSISTENT_MARKER    True    // If True Markers are persistent (always there). If false, they are recoverable and can be reused for data
RX_PERSISTENT_MARKER    True    // If True Markers are persistent (always there). If false, they are recoverable and can be reused for data
TX_USER_MARKER          True    // If True, then we input user generated signal
RX_USER_MARKER          True    // If True, we output recovered signal
TX_MARKER_GEN2_LOC      39       // Location of Marker
RX_MARKER_GEN2_LOC      39       // Location of Marker
TX_MARKER_GEN1_LOC      39       // Location of Marker
RX_MARKER_GEN1_LOC      39       // Location of Marker

TX_REG_PHY              False   // If True, a FF stage is added between LLINK output and PHY/CA
RX_REG_PHY              False   // If True, a FF stage is added between PHY/CA and LLINK input

// Packetization
TX_ENABLE_PACKETIZATION True
RX_ENABLE_PACKETIZATION True
TX_PACKET_MAX_SIZE      0       // Number of bits to packetize to. 0 means all available data.
RX_PACKET_MAX_SIZE      0       // Number of bits to packetize to. 0 means all available data.




llink AR
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  output user_arid    4
  output user_arsize  3
  output user_arlen   8
  output user_arburst 2
  output user_araddr  32
  output user_arvalid valid
  input  user_arready ready
}

llink AW
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  output user_awid    4
  output user_awsize  3
  output user_awlen   8
  output user_awburst 2
  output user_awaddr  32
  output user_awvalid valid
  input  user_awready ready
}

llink W
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        128

  output user_wid     4
  output user_wdata   128
  output user_wstrb   16
  output user_wlast
  output user_wvalid valid
  input  user_wready ready
}

llink R
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        128

  input  user_rid     4
  input  user_rdata   128
  input  user_rlast
  input  user_rresp   2
  input  user_rvalid valid
  output user_rready ready
}

llink B
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  input  user_bid     4
  input  user_bresp   2
  input  user_bvalid valid
  output user_bready ready
}
