
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'edabk' on host 'edabk-HP-280-Pro-G8-Microtower-PC' (Linux_x86_64 version 5.15.0-92-generic) on Mon Jan 29 11:39:56 +07 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/edabk/cu_cai_2k1/CNN_VAE/test_convolution'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset line_buffer_code_C 
INFO: [HLS 200-10] Opening and resetting project '/home/edabk/cu_cai_2k1/CNN_VAE/test_convolution/line_buffer_code_C'.
WARNING: [HLS 200-40] No /home/edabk/cu_cai_2k1/CNN_VAE/test_convolution/line_buffer_code_C/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files model.cpp 
INFO: [HLS 200-10] Adding design file 'model.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test.cpp 
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top CNN 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/edabk/cu_cai_2k1/CNN_VAE/test_convolution/line_buffer_code_C/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/edabk/cu_cai_2k1/CNN_VAE/test_convolution/line_buffer_code_C/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 6.66 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../model.cpp in debug mode
   Generating csim.exe
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0534162 0.0547142 0.0147383 0 0.154004 0.214833 0.166903 0 0 0 0 0 0 0 0 0 0 0 0.0178826 0.107878 0.184272 0.00818955 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0535884 0.027381 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0451108 0.0868237 0.0989332 0.0956302 0.0684346 0.0566429 0.0890763 0.111735 0.0760182 0.0148546 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0270545 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0105318 0.0417919 0.016707 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0281696 0.0602596 0.0674008 0.0637191 0.0464434 0.0343598 0.0576377 0.0789424 0.052623 0.00524951 0 0 0 0 0.0308489 0.100995 0.166656 0.174535 0.144051 0.133529 0.172501 0.234348 0.262579 0.165843 0.032266 0 0 0 0 0.0415886 0.0863437 0.092377 0.0767353 0.0704419 0.114451 0.152581 0.32982 0.195041 0.102298 0 0 0 0 0 0 0 0 0 0 0.0136365 0.113517 0.0531102 0.0388659 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.00142628 0.0294763 0.011201 0 0 0 0 0 0 0 0 0 0 0 0.00529913 0.028563 0.0787858 0.0555219 0 0 0 0 0 0 0 0 0 0 0 0 0.0409093 0.0288804 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.00440186 0.0577344 0.0705143 0.0474461 0.0393638 0.014324 0.00971614 0.0698102 0.0770811 7.4282e-05 0 0 0 0 0 0.0276584 0.0296921 0.0146209 0.0111032 0 0 0.134348 0.134244 0.0195824 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0253664 0.047709 0 0 0 0 0 0 0 0 0 0 0 0 0.0110019 0.0159174 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0.320113 0.320238 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.320074 0.32 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.327602 0.346558 0.371549 0.387975 0.388451 0.377592 0.371037 0.37362 0.386862 0.387714 0.361166 0.331692 0.3201 0.3201 0.315341 0.31143 0.346087 0.393831 0.401578 0.397714 0.392118 0.380576 0.412975 0.49805 0.455014 0.375938 0.3201 0.3201 0.327429 0.332156 0.302841 0.266423 0.261676 0.260725 0.269528 0.285178 0.285093 0.345673 0.319571 0.362128 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.34609 0.314484 0.242353 0.260847 0.272969 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.321456 0.321568 0.322141 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.319239 0.320635 0.325821 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.321425 0.31904 0.315979 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.333205 0.34739 0.353998 0.339812 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.311787 0.316962 0.380532 0.375357 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.332904 0.322667 0.270063 0.280299 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201 0.3201
        0.0224508 0.0223658 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222515 0.0223284 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0336477 0.0928043 0.190575 0.246628 0.243433 0.221322 0.180434 0.176635 0.24814 0.264461 0.162167 0.0562757 0.0222256 0.0222256 0.0441094 0.127081 0.239018 0.292879 0.286595 0.253987 0.207293 0.26375 0.479471 0.526103 0.324545 0.123645 0.0222256 0.0222256 0 0 0 0.037105 0.0427229 0.0600943 0.0466984 0.0652891 0.238349 0.355258 0.268726 0.112474 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0 0 0.0680449 0.0829892 0.070737 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0242914 0.0299412 0.0282205 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0261836 0.0315156 0.02801 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.01789 0.0232968 0.0264671 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0421784 0.116698 0.154646 0.0801264 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0604536 0.15018 0.16782 0.0780936 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0 0 0.0735387 0.0631921 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256 0.0222256
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0228435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
       INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.54 seconds. CPU system time: 0.41 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] Analyzing design file 'model.cpp' ... 
WARNING: [HLS 207-4067] using directive refers to implicitly-defined namespace 'std' (./CNN.h:5:17)
WARNING: [HLS 207-5287] unused parameter 'padding' (./CNN.h:33:23)
WARNING: [HLS 207-5287] unused parameter 'width' (./CNN.h:33:36)
WARNING: [HLS 207-5287] unused parameter 'hight' (./CNN.h:33:47)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.35 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.46 seconds; current allocated memory: 222.770 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:33:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:33:0)
INFO: [HLS 214-178] Inlining function 'void max_pooling<double, double, 16, 28, 28, 14, 14, 2, 2>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*)' (model.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./CNN.h:47:26)
WARNING: [HLS 214-167] The program may have out of bound array access (./CNN.h:47:24)
WARNING: [HLS 214-167] The program may have out of bound array access (./CNN.h:48:26)
WARNING: [HLS 214-167] The program may have out of bound array access (./CNN.h:48:24)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.49 seconds; current allocated memory: 223.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 223.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 224.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 224.723 MB.
INFO: [XFORM 203-510] Pipelining loop 'Shift_win_right' (./CNN.h:69) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./CNN.h:47) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Shift_win_right' (./CNN.h:69) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./CNN.h:47) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_3' (./CNN.h:120) in function 'CNN' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Shift_win_right' (./CNN.h:69) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Shift_win_right' (./CNN.h:69) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_3' (./CNN.h:120) in function 'CNN' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_4' (./CNN.h:69) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_5' (./CNN.h:84) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_6' (./CNN.h:84) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_4' (./CNN.h:69) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_5' (./CNN.h:84) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_6' (./CNN.h:84) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_4' (./CNN.h:121) in function 'CNN' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_5' (./CNN.h:127) in function 'CNN' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (./CNN.h:127) in function 'CNN' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'window_buffer' (./CNN.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer.0' (./CNN.h:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer.1' (./CNN.h:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer.2' (./CNN.h:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer' (./CNN.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer.0' (./CNN.h:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer.1' (./CNN.h:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_buffer.2' (./CNN.h:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_0' (./CNN.h:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (./CNN.h:115) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'line_buffer_1' in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' (./CNN.h:47:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'line_buffer_0' in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' (./CNN.h:47:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'line_buffer_2' in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' (./CNN.h:48:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'line_buffer_1.1' in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' (./CNN.h:47:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'line_buffer_0.1' in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' (./CNN.h:47:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'line_buffer_2.1' in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' (./CNN.h:48:26).
INFO: [XFORM 203-11] Balancing expressions in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' (./CNN.h:15:17)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' (./CNN.h:15:17)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 247.434 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Push_pixel' (./CNN.h:46:31) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./CNN.h:44:33) in function 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_46_3' (./CNN.h:47:26) in function 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' is an infinite loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_2' (./CNN.h:119:36) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_1' (./CNN.h:118:32) in function 'CNN'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_1.1' (./CNN.h:48:24)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_2.1' (./CNN.h:50:25)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_0' (./CNN.h:47:24)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_1' (./CNN.h:48:24)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_2' (./CNN.h:50:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 286.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right'.
WARNING: [SYN 201-103] Legalizing function name 'convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>' to 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Shift_win_right'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'Shift_win_right'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 288.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 289.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 289.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 290.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 290.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 290.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 290.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 290.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 290.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right' pipeline 'Shift_win_right' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffer_0_RAM_AUTO_1R1W' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffer_1_RAM_AUTO_1R1W' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffer_2_RAM_AUTO_1R1W' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1_ROM_AUTO_1R' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_conv1_ROM_AUTO_1R' to 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_confYi' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 296.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3' pipeline 'VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 298.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffer_2_1_RAM_AUTO_1R1W' to 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffer_1_1_RAM_AUTO_0R0W' to 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/hight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/image_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/output_conv1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/output_pooling1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/output_conv2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/output_conv2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_126_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 300.625 MB.
INFO: [RTMG 210-278] Implementing memory 'CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_confYi' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 305.602 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 306.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 222.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.74 seconds. CPU system time: 0.57 seconds. Elapsed time: 9.24 seconds; current allocated memory: -850.430 MB.
INFO: [HLS 200-112] Total CPU user time: 10.93 seconds. Total CPU system time: 1.36 seconds. Total elapsed time: 11.72 seconds; peak allocated memory: 1.131 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jan 29 11:40:08 2024...
