# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
latest: a0

# General MCU information
info:
  purpose: General Purpose Processor
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mcus/lpc5500-cortex-m33/lpc550x-s0x-baseline-arm-cortex-m33-based-microcontroller-family:LPC550x
  memory_map: # Memory map basic info
    internal_flash:
      base_addr: 0x0
      size: 0x3D000
      external: false
    sram:
      base_addr: 0x20000000
      size: 0x10000
      external: false
    sramx:
      base_addr: 0x4000000
      size: 0x4000
      external: false
  # isp:
  #   mboot_interfaces: ["uart", "spi", "i2c"]

features:
  # ======== MBI section ========
  mbi:
    mbi_classes:
      plain:
        image_type: PLAIN_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_ExportMixinApp
      crc_xip:
        image_type: CRC_XIP_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_ExportMixinApp
          - Mbi_ExportMixinCrcSign
      crc_ram:
        image_type: CRC_RAM_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinLoadAddress
          - Mbi_ExportMixinApp
          - Mbi_ExportMixinCrcSign
    images:
      xip:
        plain: plain
        crc: crc_xip
      load_to_ram:
        crc: crc_ram

  # ======== PFR section ========
  pfr:
    cfpa: # CFPA description
      address: 0x3_DE00
      size: 512
      data_file: pfr_cfpa.xml
      seal_start: SHA256_DIGEST0
      seal_count: 8
    cmpa: # CMPA description
      address: 0x3_E400
      size: 512
      data_file: pfr_cmpa.xml
      seal_start: SHA256_DIGEST0
      seal_count: 8

  # ======== Memory configuration ========
  memcfg:
    peripherals:
      spi_nor:
        instances: [3]
