entity mips_r3000_1m_core_flat is
   port (
      addr     : out     bit_vector(0 to 31);
      ck       : in      bit;
      d_ack    : out     bit;
      d_atype  : out     bit_vector(0 to 1);
      d_berr_n : in      bit;
      d_frz    : in      bit;
      d_in     : in      bit_vector(0 to 31);
      d_lock   : out     bit;
      d_out    : out     bit_vector(0 to 31);
      d_rq     : out     bit;
      dout_e   : out     bit_vector(0 to 3);
      i        : in      bit_vector(0 to 31);
      i_ack    : out     bit;
      i_berr_n : in      bit;
      i_frz    : in      bit;
      i_ftch   : out     bit;
      it_n     : in      bit_vector(0 to 5);
      reset_n  : in      bit;
      scout    : out     bit;
      vdd      : in      bit;
      vss      : in      bit
 );
end mips_r3000_1m_core_flat;

architecture structural of mips_r3000_1m_core_flat is
Component inv_x1
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component fulladder_x2
   port (
      a1   : in      bit;
      a2   : in      bit;
      a3   : in      bit;
      a4   : in      bit;
      b1   : in      bit;
      b2   : in      bit;
      b3   : in      bit;
      b4   : in      bit;
      cin1 : in      bit;
      cin2 : in      bit;
      cin3 : in      bit;
      cout : out     bit;
      sout : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component halfadder_x2
   port (
      a    : in      bit;
      b    : in      bit;
      cout : out     bit;
      sout : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component dp_sff_x4_buf
   port (
      ck    : in      bit;
      ckx   : out     bit;
      nckx  : out     bit;
      nwenx : out     bit;
      vdd   : in      bit;
      vss   : in      bit;
      wen   : in      bit;
      wenx  : out     bit
 );
end component;

Component dp_sff_x4
   port (
      ckx   : in      bit;
      i     : in      bit;
      nckx  : in      bit;
      nwenx : in      bit;
      q     : out     bit;
      vdd   : in      bit;
      vss   : in      bit;
      wenx  : in      bit
 );
end component;

Component dp_ts_x4_buf
   port (
      en   : in      bit;
      enx  : out     bit;
      nenx : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component dp_ts_x4
   port (
      enx  : in      bit;
      i    : in      bit;
      nenx : in      bit;
      q    : out     mux_bit bus;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component no2_x4
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component rf2_inmux_buf
   port (
      sel  : in      bit;
      sel0 : out     bit;
      sel1 : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component rf2_out_buf
   port (
      ck   : in      bit;
      nck  : inout   bit;
      vdd  : in      bit;
      vss  : in      bit;
      xcks : out     bit
 );
end component;

Component rf2_mid_mem_r0
   port (
      busa  : out     mux_bit bus;
      busb  : out     mux_bit bus;
      dinx  : in      bit;
      reada : in      bit;
      readb : in      bit;
      vdd   : in      bit;
      vss   : in      bit;
      write : in      bit
 );
end component;

Component rf2_inmux_mem
   port (
      datain0 : in      bit;
      datain1 : in      bit;
      dinx    : out     bit;
      sel0    : in      bit;
      sel1    : in      bit;
      vdd     : in      bit;
      vss     : in      bit
 );
end component;

Component rf2_out_mem
   port (
      busa     : in      bit;
      busb     : in      bit;
      dataouta : out     bit;
      dataoutb : out     bit;
      vdd      : in      bit;
      vss      : in      bit;
      xcks     : in      bit
 );
end component;

Component rf2_mid_buf
   port (
      nck   : in      bit;
      reada : out     bit;
      readb : out     bit;
      selra : in      bit;
      selrb : in      bit;
      selw  : in      bit;
      vdd   : in      bit;
      vss   : in      bit;
      write : out     bit
 );
end component;

Component rf2_mid_mem
   port (
      busa  : out     mux_bit bus;
      busb  : out     mux_bit bus;
      dinx  : in      bit;
      reada : in      bit;
      readb : in      bit;
      vdd   : in      bit;
      vss   : in      bit;
      write : in      bit
 );
end component;

Component dp_mux_x4_buf
   port (
      sel  : in      bit;
      sel0 : out     bit;
      sel1 : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component dp_mux_x4
   port (
      i0   : in      bit;
      i1   : in      bit;
      q    : out     bit;
      sel0 : in      bit;
      sel1 : in      bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i3  : in      bit;
      i2  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x4
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x4
   port (
      i1  : in      bit;
      i0  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx3_x2
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff3_x4
   port (
      ck   : in      bit;
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx2_x2
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component zero_x0
   port (
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx3_x1
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      nq   : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component one_x0
   port (
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal bytsub_sm                                    : bit_vector( 3 downto 1);
signal i_logic_se                                   : bit_vector( 1 downto 0);
signal i_oper_se                                    : bit_vector( 6 downto 0);
signal iopsel_sd                                    : bit_vector( 3 downto 0);
signal mips_r3000_1m_ct_cause_rx                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_ct_cop0d_rd                    : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_cop0d_re                    : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_i_ri                        : bit_vector( 31 downto 0);
signal mips_r3000_1m_ct_i_type_rd                   : bit_vector( 26 downto 0);
signal mips_r3000_1m_ct_i_type_re                   : bit_vector( 10 downto 0);
signal mips_r3000_1m_ct_i_type_rm                   : bit_vector( 8 downto 7);
signal mips_r3000_1m_ct_mbk_buf_i_ri                : bit_vector( 31 downto 29);
signal mips_r3000_1m_ct_nextsr_rx                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_ct_not_cause_rx                : bit_vector( 9 downto 8);
signal mips_r3000_1m_ct_not_cop0d_re                : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_not_i_ri                    : bit_vector( 30 downto 0);
signal mips_r3000_1m_ct_not_i_type_rd               : bit_vector( 22 downto 0);
signal mips_r3000_1m_ct_not_i_type_re               : bit_vector( 10 downto 1);
signal mips_r3000_1m_ct_not_i_type_rm               : bit_vector( 8 downto 7);
signal mips_r3000_1m_ct_not_nextsr_rx               : bit_vector( 14 downto 0);
signal mips_r3000_1m_ct_not_opcod_rd                : bit_vector( 7 downto 0);
signal mips_r3000_1m_ct_not_opcod_re                : bit_vector( 7 downto 1);
signal mips_r3000_1m_ct_not_rd_re                   : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_not_rd_rm                   : bit_vector( 2 downto 0);
signal mips_r3000_1m_ct_not_res_sm                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_ct_not_rs_rd                   : bit_vector( 3 downto 0);
signal mips_r3000_1m_ct_not_rt_rd                   : bit_vector( 3 downto 0);
signal mips_r3000_1m_ct_opcod_rd                    : bit_vector( 7 downto 0);
signal mips_r3000_1m_ct_opcod_re                    : bit_vector( 7 downto 0);
signal mips_r3000_1m_ct_opcod_rm                    : bit_vector( 7 downto 0);
signal mips_r3000_1m_ct_rd_rd                       : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_rd_re                       : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_rd_rm                       : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_rs_rd                       : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_rt_rd                       : bit_vector( 4 downto 0);
signal mips_r3000_1m_ct_sham_rd                     : bit_vector( 4 downto 0);
signal mips_r3000_1m_dp_addsub32_carith_se_c        : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_addsub32_carith_se_xorb     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_and_se                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_andxor_se                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_badr_sd                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_badvadr_rm                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_badvadr_rm0                 : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_badvadr_rm1                 : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_banc_busa                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_banc_busb                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_banc_dinx                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_boothnd_a                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_br_epc_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_braadr_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_const0_2                    : bit_vector( 1 downto 0);
signal mips_r3000_1m_dp_const0_31                   : bit_vector( 30 downto 0);
signal mips_r3000_1m_dp_const4_32                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_cop0op_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_data_e_sm                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_data_o_sm                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_data_rm                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_data_rm0                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_data_sm                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_data_x_sm                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_effto_sd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_epc_rx                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_epc_rx0                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_epc_rx1                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_epc_xm                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_epc_xx                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_excphnd_a                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_hi_rw                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_i_ri                        : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_i_ri1                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_i_s_t_se                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_imdsex_sd                   : bit_vector( 15 downto 0);
signal mips_r3000_1m_dp_instaddbracry_sd_c          : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_instaddbracry_sd_xorb       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_instseqadr_sd_c             : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_instseqadr_sd_xorb          : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_ioper_rd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_ioper_sd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_jadr_sd                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_lo_rw                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_rd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_rd1                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_re                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_re0                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_xx                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nextpc_xx0                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_nop_i                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_or_se                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_or_se_not                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_ornor_se                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_otheri_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_pc_rd                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_pc_rd0                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_pc_re                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_pc_re0                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_pc_ri                       : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_pc_ri0                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_ra_rt_se                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_rarith_se                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_reddat_sm                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_redopc_re                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_redopc_re0                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_redopc_re1                  : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_res_re                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_res_re0                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_res_se                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_reset_a                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_rlogic_se                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_rshift_se                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_s_cp_t_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_s_mw_sd                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_s_mw_se                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_s_sd                        : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_seqadr_sd                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_shift32_rshift_se_c0        : bit_vector( 4 downto 0);
signal mips_r3000_1m_dp_shift32_rshift_se_c1        : bit_vector( 4 downto 0);
signal mips_r3000_1m_dp_shift32_rshift_se_muxoutput : bit_vector( 159 downto 0);
signal mips_r3000_1m_dp_so_to_se                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_soper_rd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_soper_rd0                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_soper_sd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_soper_se                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_t_mw_sd                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_t_mw_se                     : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_t_sd                        : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_toper_rd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_toper_rd0                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_toper_sd                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_toper_se                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_wdata_re                    : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_wdata_re0                   : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_xor_se                      : bit_vector( 31 downto 0);
signal mips_r3000_1m_dp_yoper_se                    : bit_vector( 31 downto 0);
signal res_sm                                       : bit_vector( 31 downto 0);
signal rsdnbr_sd                                    : bit_vector( 31 downto 0);
signal rtdnbr_sd                                    : bit_vector( 31 downto 0);
signal s_4_0_se                                     : bit_vector( 4 downto 0);
signal shamt_se                                     : bit_vector( 4 downto 0);
signal sr_cr_sd                                     : bit_vector( 31 downto 0);
signal wreg_sw                                      : bit_vector( 31 downto 0);
signal wredopc_se                                   : bit;
signal wnxtpc_xx                                    : bit;
signal wlo_sw                                       : bit;
signal whi_sw                                       : bit;
signal wepc_xx                                      : bit;
signal wepc_xm                                      : bit;
signal shift_sm                                     : bit;
signal shift_si                                     : bit;
signal shift_se                                     : bit;
signal shift_sd                                     : bit;
signal setbit_se                                    : bit;
signal scout_xx                                     : bit;
signal scbe_sd                                      : bit;
signal s_eq_z_sd                                    : bit;
signal s_eq_t_sd                                    : bit;
signal s_31_sd                                      : bit;
signal reset_xx                                     : bit;
signal read_sm                                      : bit;
signal rarith_31_se                                 : bit;
signal notstall_sd                                  : bit;
signal nothold_sm                                   : bit;
signal nothold_si                                   : bit;
signal nothold_se                                   : bit;
signal nothold_sd                                   : bit;
signal nextpc_31_se                                 : bit;
signal nextpc_1_se                                  : bit;
signal nextpc_0_se                                  : bit;
signal mips_r3000_1m_dp_shift32_rshift_se_msb       : bit;
signal mips_r3000_1m_dp_seqcry_32_sd                : bit;
signal mips_r3000_1m_dp_seqcry_31_sd                : bit;
signal mips_r3000_1m_dp_reg_wdata_re_wenx           : bit;
signal mips_r3000_1m_dp_reg_wdata_re_nwenx          : bit;
signal mips_r3000_1m_dp_reg_wdata_re_nckx           : bit;
signal mips_r3000_1m_dp_reg_wdata_re_ckx            : bit;
signal mips_r3000_1m_dp_reg_toper_rd_wenx           : bit;
signal mips_r3000_1m_dp_reg_toper_rd_nwenx          : bit;
signal mips_r3000_1m_dp_reg_toper_rd_nckx           : bit;
signal mips_r3000_1m_dp_reg_toper_rd_ckx            : bit;
signal mips_r3000_1m_dp_reg_soper_rd_wenx           : bit;
signal mips_r3000_1m_dp_reg_soper_rd_nwenx          : bit;
signal mips_r3000_1m_dp_reg_soper_rd_nckx           : bit;
signal mips_r3000_1m_dp_reg_soper_rd_ckx            : bit;
signal mips_r3000_1m_dp_reg_res_re_wenx             : bit;
signal mips_r3000_1m_dp_reg_res_re_nwenx            : bit;
signal mips_r3000_1m_dp_reg_res_re_nckx             : bit;
signal mips_r3000_1m_dp_reg_res_re_ckx              : bit;
signal mips_r3000_1m_dp_reg_redopc_re_wenx          : bit;
signal mips_r3000_1m_dp_reg_redopc_re_nwenx         : bit;
signal mips_r3000_1m_dp_reg_redopc_re_nckx          : bit;
signal mips_r3000_1m_dp_reg_redopc_re_ckx           : bit;
signal mips_r3000_1m_dp_reg_pc_ri_wenx              : bit;
signal mips_r3000_1m_dp_reg_pc_ri_nwenx             : bit;
signal mips_r3000_1m_dp_reg_pc_ri_nckx              : bit;
signal mips_r3000_1m_dp_reg_pc_ri_ckx               : bit;
signal mips_r3000_1m_dp_reg_pc_re_wenx              : bit;
signal mips_r3000_1m_dp_reg_pc_re_nwenx             : bit;
signal mips_r3000_1m_dp_reg_pc_re_nckx              : bit;
signal mips_r3000_1m_dp_reg_pc_re_ckx               : bit;
signal mips_r3000_1m_dp_reg_pc_rd_wenx              : bit;
signal mips_r3000_1m_dp_reg_pc_rd_nwenx             : bit;
signal mips_r3000_1m_dp_reg_pc_rd_nckx              : bit;
signal mips_r3000_1m_dp_reg_pc_rd_ckx               : bit;
signal mips_r3000_1m_dp_reg_nextpc_re_wenx          : bit;
signal mips_r3000_1m_dp_reg_nextpc_re_nwenx         : bit;
signal mips_r3000_1m_dp_reg_nextpc_re_nckx          : bit;
signal mips_r3000_1m_dp_reg_nextpc_re_ckx           : bit;
signal mips_r3000_1m_dp_reg_nextpc_rd_wenx          : bit;
signal mips_r3000_1m_dp_reg_nextpc_rd_nwenx         : bit;
signal mips_r3000_1m_dp_reg_nextpc_rd_nckx          : bit;
signal mips_r3000_1m_dp_reg_nextpc_rd_ckx           : bit;
signal mips_r3000_1m_dp_reg_lo_rw_wenx              : bit;
signal mips_r3000_1m_dp_reg_lo_rw_nwenx             : bit;
signal mips_r3000_1m_dp_reg_lo_rw_nckx              : bit;
signal mips_r3000_1m_dp_reg_lo_rw_ckx               : bit;
signal mips_r3000_1m_dp_reg_ioper_rd_wenx           : bit;
signal mips_r3000_1m_dp_reg_ioper_rd_nwenx          : bit;
signal mips_r3000_1m_dp_reg_ioper_rd_nckx           : bit;
signal mips_r3000_1m_dp_reg_ioper_rd_ckx            : bit;
signal mips_r3000_1m_dp_reg_i_ri_wenx               : bit;
signal mips_r3000_1m_dp_reg_i_ri_nwenx              : bit;
signal mips_r3000_1m_dp_reg_i_ri_nckx               : bit;
signal mips_r3000_1m_dp_reg_i_ri_ckx                : bit;
signal mips_r3000_1m_dp_reg_hi_rw_wenx              : bit;
signal mips_r3000_1m_dp_reg_hi_rw_nwenx             : bit;
signal mips_r3000_1m_dp_reg_hi_rw_nckx              : bit;
signal mips_r3000_1m_dp_reg_hi_rw_ckx               : bit;
signal mips_r3000_1m_dp_reg_epc_rx_wenx             : bit;
signal mips_r3000_1m_dp_reg_epc_rx_nwenx            : bit;
signal mips_r3000_1m_dp_reg_epc_rx_nckx             : bit;
signal mips_r3000_1m_dp_reg_epc_rx_ckx              : bit;
signal mips_r3000_1m_dp_reg_data_rm_wenx            : bit;
signal mips_r3000_1m_dp_reg_data_rm_nwenx           : bit;
signal mips_r3000_1m_dp_reg_data_rm_nckx            : bit;
signal mips_r3000_1m_dp_reg_data_rm_ckx             : bit;
signal mips_r3000_1m_dp_reg_badvadr_rm_wenx         : bit;
signal mips_r3000_1m_dp_reg_badvadr_rm_nwenx        : bit;
signal mips_r3000_1m_dp_reg_badvadr_rm_nckx         : bit;
signal mips_r3000_1m_dp_reg_badvadr_rm_ckx          : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_9         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_8         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_7         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_6         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_5         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_4         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_31        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_30        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_3         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_29        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_28        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_27        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_26        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_25        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_24        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_23        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_22        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_21        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_20        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_2         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_19        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_18        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_17        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_16        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_15        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_14        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_13        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_12        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_11        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_10        : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_1         : bit;
signal mips_r3000_1m_dp_nul_s_eq_z_sd_nul_0         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_9         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_8         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_7         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_6         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_5         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_4         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_31        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_30        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_3         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_29        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_28        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_27        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_26        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_25        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_24        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_23        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_22        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_21        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_20        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_2         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_19        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_18        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_17        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_16        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_15        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_14        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_13        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_12        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_11        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_10        : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_1         : bit;
signal mips_r3000_1m_dp_nul_s_eq_t_sd_nul_0         : bit;
signal mips_r3000_1m_dp_mux8_reddat_sm2_sel1        : bit;
signal mips_r3000_1m_dp_mux8_reddat_sm2_sel0        : bit;
signal mips_r3000_1m_dp_mux8_reddat_sm1_sel1        : bit;
signal mips_r3000_1m_dp_mux8_reddat_sm1_sel0        : bit;
signal mips_r3000_1m_dp_mux8_reddat_sm0_sel1        : bit;
signal mips_r3000_1m_dp_mux8_reddat_sm0_sel0        : bit;
signal mips_r3000_1m_dp_mux32_yoper_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_yoper_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_toper_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_toper_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_toper_sd_sel1         : bit;
signal mips_r3000_1m_dp_mux32_toper_sd_sel0         : bit;
signal mips_r3000_1m_dp_mux32_toper_rd0_sel1        : bit;
signal mips_r3000_1m_dp_mux32_toper_rd0_sel0        : bit;
signal mips_r3000_1m_dp_mux32_t_mw_se_sel1          : bit;
signal mips_r3000_1m_dp_mux32_t_mw_se_sel0          : bit;
signal mips_r3000_1m_dp_mux32_t_mw_sd_sel1          : bit;
signal mips_r3000_1m_dp_mux32_t_mw_sd_sel0          : bit;
signal mips_r3000_1m_dp_mux32_soper_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_soper_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_soper_sd_sel1         : bit;
signal mips_r3000_1m_dp_mux32_soper_sd_sel0         : bit;
signal mips_r3000_1m_dp_mux32_soper_rd0_sel1        : bit;
signal mips_r3000_1m_dp_mux32_soper_rd0_sel0        : bit;
signal mips_r3000_1m_dp_mux32_so_to_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_so_to_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_s_mw_se_sel1          : bit;
signal mips_r3000_1m_dp_mux32_s_mw_se_sel0          : bit;
signal mips_r3000_1m_dp_mux32_s_mw_sd_sel1          : bit;
signal mips_r3000_1m_dp_mux32_s_mw_sd_sel0          : bit;
signal mips_r3000_1m_dp_mux32_rlogic_se_sel1        : bit;
signal mips_r3000_1m_dp_mux32_rlogic_se_sel0        : bit;
signal mips_r3000_1m_dp_mux32_ra_rt_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_ra_rt_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_ornor_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_ornor_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_nextpc_xx_sel1        : bit;
signal mips_r3000_1m_dp_mux32_nextpc_xx_sel0        : bit;
signal mips_r3000_1m_dp_mux32_nextpc_xx0_sel1       : bit;
signal mips_r3000_1m_dp_mux32_nextpc_xx0_sel0       : bit;
signal mips_r3000_1m_dp_mux32_nextpc_sd_sel1        : bit;
signal mips_r3000_1m_dp_mux32_nextpc_sd_sel0        : bit;
signal mips_r3000_1m_dp_mux32_nextpc_rd_sel1        : bit;
signal mips_r3000_1m_dp_mux32_nextpc_rd_sel0        : bit;
signal mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1    : bit;
signal mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0    : bit;
signal mips_r3000_1m_dp_mux32_ioper_sd_sel1         : bit;
signal mips_r3000_1m_dp_mux32_ioper_sd_sel0         : bit;
signal mips_r3000_1m_dp_mux32_i_s_t_se_sel1         : bit;
signal mips_r3000_1m_dp_mux32_i_s_t_se_sel0         : bit;
signal mips_r3000_1m_dp_mux32_i_ri_sel1             : bit;
signal mips_r3000_1m_dp_mux32_i_ri_sel0             : bit;
signal mips_r3000_1m_dp_mux32_epc_xx_sel1           : bit;
signal mips_r3000_1m_dp_mux32_epc_xx_sel0           : bit;
signal mips_r3000_1m_dp_mux32_epc_xm_sel1           : bit;
signal mips_r3000_1m_dp_mux32_epc_xm_sel0           : bit;
signal mips_r3000_1m_dp_mux32_epc_rx_sel1           : bit;
signal mips_r3000_1m_dp_mux32_epc_rx_sel0           : bit;
signal mips_r3000_1m_dp_mux32_epc_rx0_sel1          : bit;
signal mips_r3000_1m_dp_mux32_epc_rx0_sel0          : bit;
signal mips_r3000_1m_dp_mux32_effto_sd_sel1         : bit;
signal mips_r3000_1m_dp_mux32_effto_sd_sel0         : bit;
signal mips_r3000_1m_dp_mux32_data_x_sm_sel1        : bit;
signal mips_r3000_1m_dp_mux32_data_x_sm_sel0        : bit;
signal mips_r3000_1m_dp_mux32_data_sm_sel1          : bit;
signal mips_r3000_1m_dp_mux32_data_sm_sel0          : bit;
signal mips_r3000_1m_dp_mux32_data_o_sm_sel1        : bit;
signal mips_r3000_1m_dp_mux32_data_o_sm_sel0        : bit;
signal mips_r3000_1m_dp_mux32_data_e_sm_sel1        : bit;
signal mips_r3000_1m_dp_mux32_data_e_sm_sel0        : bit;
signal mips_r3000_1m_dp_mux32_cop0op_sd_sel1        : bit;
signal mips_r3000_1m_dp_mux32_cop0op_sd_sel0        : bit;
signal mips_r3000_1m_dp_mux32_br_epc_sd_sel1        : bit;
signal mips_r3000_1m_dp_mux32_br_epc_sd_sel0        : bit;
signal mips_r3000_1m_dp_mux32_badvadr_rm1_sel1      : bit;
signal mips_r3000_1m_dp_mux32_badvadr_rm1_sel0      : bit;
signal mips_r3000_1m_dp_mux32_badvadr_rm0_sel1      : bit;
signal mips_r3000_1m_dp_mux32_badvadr_rm0_sel0      : bit;
signal mips_r3000_1m_dp_mux32_badr_sd_sel1          : bit;
signal mips_r3000_1m_dp_mux32_badr_sd_sel0          : bit;
signal mips_r3000_1m_dp_mux32_andxor_se_sel1        : bit;
signal mips_r3000_1m_dp_mux32_andxor_se_sel0        : bit;
signal mips_r3000_1m_dp_mux32_addr_sel1             : bit;
signal mips_r3000_1m_dp_mux32_addr_sel0             : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_9_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_8_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_7_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_6_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_5_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_4_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_3_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_31_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_30_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_2_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_29_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_28_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_27_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_26_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_25_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_24_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_23_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_22_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_21_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_20_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_1_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_19_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_18_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_17_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_16_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_15_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_14_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_13_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_12_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_11_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_10_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_pi_0_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_9_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_8_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_7_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_6_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_5_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_4_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_3_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_31_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_30_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_2_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_29_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_28_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_27_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_26_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_25_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_24_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_23_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_22_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_21_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_20_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_1_0        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_19_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_18_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_17_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_16_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_15_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_14_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_13_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_12_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_11_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_9       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_8       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_7       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_6       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_5       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_4       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_31      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_30      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_3       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_29      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_28      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_27      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_26      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_25      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_24      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_23      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_22      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_21      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_20      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_2       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_19      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_18      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_17      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_16      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_15      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_14      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_13      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_12      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_11      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_10      : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_1       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_10_0       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_9        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_8        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_7        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_6        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_5        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_4        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_31       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_30       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_3        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_29       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_28       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_27       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_26       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_25       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_24       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_23       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_22       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_21       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_20       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_2        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_19       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_18       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_17       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_16       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_15       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_14       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_13       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_12       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_11       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_10       : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_1        : bit;
signal mips_r3000_1m_dp_instseqadr_sd_gi_0_0        : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_9_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_8_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_7_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_6_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_5_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_4_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_3_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_31_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_30_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_2_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_29_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_28_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_27_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_26_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_25_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_24_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_23_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_22_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_21_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_20_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_1_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_19_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_18_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_17_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_16_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_15_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_14_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_13_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_12_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_11_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_10_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_pi_0_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_9_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_8_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_7_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_6_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_5_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_4_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_3_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_31_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_30_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_2_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_29_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_28_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_27_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_26_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_25_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_24_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_23_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_22_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_21_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_20_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_1_0     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_19_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_18_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_17_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_16_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_15_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_14_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_13_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_12_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_11_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_9    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_8    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_7    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_6    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_5    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_4    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_31   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_30   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_3    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_29   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_28   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_27   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_26   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_25   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_24   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_23   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_22   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_21   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_20   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_2    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_19   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_18   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_17   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_16   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_15   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_14   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_13   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_12   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_11   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_10   : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_1    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_10_0    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_9     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_8     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_7     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_6     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_5     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_4     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_31    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_30    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_3     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_29    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_28    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_27    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_26    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_25    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_24    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_23    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_22    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_21    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_20    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_2     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_19    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_18    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_17    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_16    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_15    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_14    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_13    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_12    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_11    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_10    : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_1     : bit;
signal mips_r3000_1m_dp_instaddbracry_sd_gi_0_0     : bit;
signal mips_r3000_1m_dp_imdsgn_sd0                  : bit;
signal mips_r3000_1m_dp_i_osgnd_sd0                 : bit;
signal mips_r3000_1m_dp_etat32_res_se3_nenx         : bit;
signal mips_r3000_1m_dp_etat32_res_se3_enx          : bit;
signal mips_r3000_1m_dp_etat32_res_se2_nenx         : bit;
signal mips_r3000_1m_dp_etat32_res_se2_enx          : bit;
signal mips_r3000_1m_dp_etat32_res_se1_nenx         : bit;
signal mips_r3000_1m_dp_etat32_res_se1_enx          : bit;
signal mips_r3000_1m_dp_etat32_res_se0_nenx         : bit;
signal mips_r3000_1m_dp_etat32_res_se0_enx          : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_3_nenx     : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_3_enx      : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_2_nenx     : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_2_enx      : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_1_nenx     : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_1_enx      : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_0_nenx     : bit;
signal mips_r3000_1m_dp_etat32_otheri_sd_0_enx      : bit;
signal mips_r3000_1m_dp_const1_1d                   : bit;
signal mips_r3000_1m_dp_const1_1c                   : bit;
signal mips_r3000_1m_dp_const1_1b                   : bit;
signal mips_r3000_1m_dp_const1_1a                   : bit;
signal mips_r3000_1m_dp_const0_1d                   : bit;
signal mips_r3000_1m_dp_const0_1c                   : bit;
signal mips_r3000_1m_dp_const0_1b                   : bit;
signal mips_r3000_1m_dp_const0_1a                   : bit;
signal mips_r3000_1m_dp_bracry_32_sd                : bit;
signal mips_r3000_1m_dp_bracry_31_sd                : bit;
signal mips_r3000_1m_dp_banc_xcks                   : bit;
signal mips_r3000_1m_dp_banc_write9                 : bit;
signal mips_r3000_1m_dp_banc_write8                 : bit;
signal mips_r3000_1m_dp_banc_write7                 : bit;
signal mips_r3000_1m_dp_banc_write6                 : bit;
signal mips_r3000_1m_dp_banc_write5                 : bit;
signal mips_r3000_1m_dp_banc_write4                 : bit;
signal mips_r3000_1m_dp_banc_write31                : bit;
signal mips_r3000_1m_dp_banc_write30                : bit;
signal mips_r3000_1m_dp_banc_write3                 : bit;
signal mips_r3000_1m_dp_banc_write29                : bit;
signal mips_r3000_1m_dp_banc_write28                : bit;
signal mips_r3000_1m_dp_banc_write27                : bit;
signal mips_r3000_1m_dp_banc_write26                : bit;
signal mips_r3000_1m_dp_banc_write25                : bit;
signal mips_r3000_1m_dp_banc_write24                : bit;
signal mips_r3000_1m_dp_banc_write23                : bit;
signal mips_r3000_1m_dp_banc_write22                : bit;
signal mips_r3000_1m_dp_banc_write21                : bit;
signal mips_r3000_1m_dp_banc_write20                : bit;
signal mips_r3000_1m_dp_banc_write2                 : bit;
signal mips_r3000_1m_dp_banc_write19                : bit;
signal mips_r3000_1m_dp_banc_write18                : bit;
signal mips_r3000_1m_dp_banc_write17                : bit;
signal mips_r3000_1m_dp_banc_write16                : bit;
signal mips_r3000_1m_dp_banc_write15                : bit;
signal mips_r3000_1m_dp_banc_write14                : bit;
signal mips_r3000_1m_dp_banc_write13                : bit;
signal mips_r3000_1m_dp_banc_write12                : bit;
signal mips_r3000_1m_dp_banc_write11                : bit;
signal mips_r3000_1m_dp_banc_write10                : bit;
signal mips_r3000_1m_dp_banc_write1                 : bit;
signal mips_r3000_1m_dp_banc_write0                 : bit;
signal mips_r3000_1m_dp_banc_sel1                   : bit;
signal mips_r3000_1m_dp_banc_sel0                   : bit;
signal mips_r3000_1m_dp_banc_readb9                 : bit;
signal mips_r3000_1m_dp_banc_readb8                 : bit;
signal mips_r3000_1m_dp_banc_readb7                 : bit;
signal mips_r3000_1m_dp_banc_readb6                 : bit;
signal mips_r3000_1m_dp_banc_readb5                 : bit;
signal mips_r3000_1m_dp_banc_readb4                 : bit;
signal mips_r3000_1m_dp_banc_readb31                : bit;
signal mips_r3000_1m_dp_banc_readb30                : bit;
signal mips_r3000_1m_dp_banc_readb3                 : bit;
signal mips_r3000_1m_dp_banc_readb29                : bit;
signal mips_r3000_1m_dp_banc_readb28                : bit;
signal mips_r3000_1m_dp_banc_readb27                : bit;
signal mips_r3000_1m_dp_banc_readb26                : bit;
signal mips_r3000_1m_dp_banc_readb25                : bit;
signal mips_r3000_1m_dp_banc_readb24                : bit;
signal mips_r3000_1m_dp_banc_readb23                : bit;
signal mips_r3000_1m_dp_banc_readb22                : bit;
signal mips_r3000_1m_dp_banc_readb21                : bit;
signal mips_r3000_1m_dp_banc_readb20                : bit;
signal mips_r3000_1m_dp_banc_readb2                 : bit;
signal mips_r3000_1m_dp_banc_readb19                : bit;
signal mips_r3000_1m_dp_banc_readb18                : bit;
signal mips_r3000_1m_dp_banc_readb17                : bit;
signal mips_r3000_1m_dp_banc_readb16                : bit;
signal mips_r3000_1m_dp_banc_readb15                : bit;
signal mips_r3000_1m_dp_banc_readb14                : bit;
signal mips_r3000_1m_dp_banc_readb13                : bit;
signal mips_r3000_1m_dp_banc_readb12                : bit;
signal mips_r3000_1m_dp_banc_readb11                : bit;
signal mips_r3000_1m_dp_banc_readb10                : bit;
signal mips_r3000_1m_dp_banc_readb1                 : bit;
signal mips_r3000_1m_dp_banc_readb0                 : bit;
signal mips_r3000_1m_dp_banc_reada9                 : bit;
signal mips_r3000_1m_dp_banc_reada8                 : bit;
signal mips_r3000_1m_dp_banc_reada7                 : bit;
signal mips_r3000_1m_dp_banc_reada6                 : bit;
signal mips_r3000_1m_dp_banc_reada5                 : bit;
signal mips_r3000_1m_dp_banc_reada4                 : bit;
signal mips_r3000_1m_dp_banc_reada31                : bit;
signal mips_r3000_1m_dp_banc_reada30                : bit;
signal mips_r3000_1m_dp_banc_reada3                 : bit;
signal mips_r3000_1m_dp_banc_reada29                : bit;
signal mips_r3000_1m_dp_banc_reada28                : bit;
signal mips_r3000_1m_dp_banc_reada27                : bit;
signal mips_r3000_1m_dp_banc_reada26                : bit;
signal mips_r3000_1m_dp_banc_reada25                : bit;
signal mips_r3000_1m_dp_banc_reada24                : bit;
signal mips_r3000_1m_dp_banc_reada23                : bit;
signal mips_r3000_1m_dp_banc_reada22                : bit;
signal mips_r3000_1m_dp_banc_reada21                : bit;
signal mips_r3000_1m_dp_banc_reada20                : bit;
signal mips_r3000_1m_dp_banc_reada2                 : bit;
signal mips_r3000_1m_dp_banc_reada19                : bit;
signal mips_r3000_1m_dp_banc_reada18                : bit;
signal mips_r3000_1m_dp_banc_reada17                : bit;
signal mips_r3000_1m_dp_banc_reada16                : bit;
signal mips_r3000_1m_dp_banc_reada15                : bit;
signal mips_r3000_1m_dp_banc_reada14                : bit;
signal mips_r3000_1m_dp_banc_reada13                : bit;
signal mips_r3000_1m_dp_banc_reada12                : bit;
signal mips_r3000_1m_dp_banc_reada11                : bit;
signal mips_r3000_1m_dp_banc_reada10                : bit;
signal mips_r3000_1m_dp_banc_reada1                 : bit;
signal mips_r3000_1m_dp_banc_reada0                 : bit;
signal mips_r3000_1m_dp_banc_nwen                   : bit;
signal mips_r3000_1m_dp_banc_nrenb                  : bit;
signal mips_r3000_1m_dp_banc_nrena                  : bit;
signal mips_r3000_1m_dp_banc_nck                    : bit;
signal mips_r3000_1m_dp_banc_nandw9                 : bit;
signal mips_r3000_1m_dp_banc_nandw8                 : bit;
signal mips_r3000_1m_dp_banc_nandw7                 : bit;
signal mips_r3000_1m_dp_banc_nandw6                 : bit;
signal mips_r3000_1m_dp_banc_nandw5                 : bit;
signal mips_r3000_1m_dp_banc_nandw4                 : bit;
signal mips_r3000_1m_dp_banc_nandw3                 : bit;
signal mips_r3000_1m_dp_banc_nandw2                 : bit;
signal mips_r3000_1m_dp_banc_nandw15                : bit;
signal mips_r3000_1m_dp_banc_nandw14                : bit;
signal mips_r3000_1m_dp_banc_nandw13                : bit;
signal mips_r3000_1m_dp_banc_nandw12                : bit;
signal mips_r3000_1m_dp_banc_nandw11                : bit;
signal mips_r3000_1m_dp_banc_nandw10                : bit;
signal mips_r3000_1m_dp_banc_nandw1                 : bit;
signal mips_r3000_1m_dp_banc_nandw0                 : bit;
signal mips_r3000_1m_dp_banc_nandrb9                : bit;
signal mips_r3000_1m_dp_banc_nandrb8                : bit;
signal mips_r3000_1m_dp_banc_nandrb7                : bit;
signal mips_r3000_1m_dp_banc_nandrb6                : bit;
signal mips_r3000_1m_dp_banc_nandrb5                : bit;
signal mips_r3000_1m_dp_banc_nandrb4                : bit;
signal mips_r3000_1m_dp_banc_nandrb3                : bit;
signal mips_r3000_1m_dp_banc_nandrb2                : bit;
signal mips_r3000_1m_dp_banc_nandrb15               : bit;
signal mips_r3000_1m_dp_banc_nandrb14               : bit;
signal mips_r3000_1m_dp_banc_nandrb13               : bit;
signal mips_r3000_1m_dp_banc_nandrb12               : bit;
signal mips_r3000_1m_dp_banc_nandrb11               : bit;
signal mips_r3000_1m_dp_banc_nandrb10               : bit;
signal mips_r3000_1m_dp_banc_nandrb1                : bit;
signal mips_r3000_1m_dp_banc_nandrb0                : bit;
signal mips_r3000_1m_dp_banc_nandra9                : bit;
signal mips_r3000_1m_dp_banc_nandra8                : bit;
signal mips_r3000_1m_dp_banc_nandra7                : bit;
signal mips_r3000_1m_dp_banc_nandra6                : bit;
signal mips_r3000_1m_dp_banc_nandra5                : bit;
signal mips_r3000_1m_dp_banc_nandra4                : bit;
signal mips_r3000_1m_dp_banc_nandra3                : bit;
signal mips_r3000_1m_dp_banc_nandra2                : bit;
signal mips_r3000_1m_dp_banc_nandra15               : bit;
signal mips_r3000_1m_dp_banc_nandra14               : bit;
signal mips_r3000_1m_dp_banc_nandra13               : bit;
signal mips_r3000_1m_dp_banc_nandra12               : bit;
signal mips_r3000_1m_dp_banc_nandra11               : bit;
signal mips_r3000_1m_dp_banc_nandra10               : bit;
signal mips_r3000_1m_dp_banc_nandra1                : bit;
signal mips_r3000_1m_dp_banc_nandra0                : bit;
signal mips_r3000_1m_dp_banc_nadw4x                 : bit;
signal mips_r3000_1m_dp_banc_nadw3x                 : bit;
signal mips_r3000_1m_dp_banc_nadw2x                 : bit;
signal mips_r3000_1m_dp_banc_nadw1x                 : bit;
signal mips_r3000_1m_dp_banc_nadw0x                 : bit;
signal mips_r3000_1m_dp_banc_nadrb4x                : bit;
signal mips_r3000_1m_dp_banc_nadrb3x                : bit;
signal mips_r3000_1m_dp_banc_nadrb2x                : bit;
signal mips_r3000_1m_dp_banc_nadrb1x                : bit;
signal mips_r3000_1m_dp_banc_nadrb0x                : bit;
signal mips_r3000_1m_dp_banc_nadra4x                : bit;
signal mips_r3000_1m_dp_banc_nadra3x                : bit;
signal mips_r3000_1m_dp_banc_nadra2x                : bit;
signal mips_r3000_1m_dp_banc_nadra1x                : bit;
signal mips_r3000_1m_dp_banc_nadra0x                : bit;
signal mips_r3000_1m_dp_banc_adw4x                  : bit;
signal mips_r3000_1m_dp_banc_adw3x                  : bit;
signal mips_r3000_1m_dp_banc_adw2x                  : bit;
signal mips_r3000_1m_dp_banc_adw1x                  : bit;
signal mips_r3000_1m_dp_banc_adw0x                  : bit;
signal mips_r3000_1m_dp_banc_adrb4x                 : bit;
signal mips_r3000_1m_dp_banc_adrb3x                 : bit;
signal mips_r3000_1m_dp_banc_adrb2x                 : bit;
signal mips_r3000_1m_dp_banc_adrb1x                 : bit;
signal mips_r3000_1m_dp_banc_adrb0x                 : bit;
signal mips_r3000_1m_dp_banc_adra4x                 : bit;
signal mips_r3000_1m_dp_banc_adra3x                 : bit;
signal mips_r3000_1m_dp_banc_adra2x                 : bit;
signal mips_r3000_1m_dp_banc_adra1x                 : bit;
signal mips_r3000_1m_dp_banc_adra0x                 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_9_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_8_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_7_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_6_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_5_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_4_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_3_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_31_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_30_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_2_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_29_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_28_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_27_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_26_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_25_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_24_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_23_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_22_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_21_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_20_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_1_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_19_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_18_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_17_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_16_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_15_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_14_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_13_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_12_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_11_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_10_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_pi_0_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_9_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_8_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_7_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_6_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_5_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_4_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_3_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_31_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_30_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_2_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_29_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_28_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_27_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_26_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_25_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_24_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_23_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_22_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_21_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_20_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_1_0   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_19_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_18_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_17_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_16_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_15_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_14_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_13_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_12_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_11_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_9  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_8  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_7  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_6  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_5  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_4  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_31 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_30 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_3  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_29 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_28 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_27 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_26 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_25 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_24 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_23 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_22 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_21 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_20 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_2  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_19 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_18 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_17 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_16 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_15 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_14 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_13 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_12 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_11 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_10 : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_1  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_10_0  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_9   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_8   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_7   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_6   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_5   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_4   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_31  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_30  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_3   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_29  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_28  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_27  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_26  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_25  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_24  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_23  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_22  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_21  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_20  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_2   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_19  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_18  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_17  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_16  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_15  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_14  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_13  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_12  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_11  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_10  : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_1   : bit;
signal mips_r3000_1m_dp_addsub32_carith_se_gi_0_0   : bit;
signal mips_r3000_1m_ct_xr2_x1_sig                  : bit;
signal mips_r3000_1m_ct_xr2_x1_9_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_8_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_7_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_6_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_5_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_4_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_3_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_32_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_31_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_30_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_2_sig                : bit;
signal mips_r3000_1m_ct_xr2_x1_29_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_28_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_27_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_26_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_25_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_24_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_23_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_22_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_21_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_20_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_19_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_18_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_17_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_16_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_15_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_14_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_13_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_12_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_11_sig               : bit;
signal mips_r3000_1m_ct_xr2_x1_10_sig               : bit;
signal mips_r3000_1m_ct_write_sm                    : bit;
signal mips_r3000_1m_ct_treadr0_sd                  : bit;
signal mips_r3000_1m_ct_syscall_re                  : bit;
signal mips_r3000_1m_ct_swap_re                     : bit;
signal mips_r3000_1m_ct_swap_rd                     : bit;
signal mips_r3000_1m_ct_stall_se                    : bit;
signal mips_r3000_1m_ct_sreadr0_sd                  : bit;
signal mips_r3000_1m_ct_sr_28_ri                    : bit;
signal mips_r3000_1m_ct_sr_1_ri                     : bit;
signal mips_r3000_1m_ct_sr_1_re                     : bit;
signal mips_r3000_1m_ct_sr_1_rd                     : bit;
signal mips_r3000_1m_ct_s_le_z_sd                   : bit;
signal mips_r3000_1m_ct_reset_rx                    : bit;
signal mips_r3000_1m_ct_ovr_re                      : bit;
signal mips_r3000_1m_ct_overflw_se                  : bit;
signal mips_r3000_1m_ct_opcod_sd_7                  : bit;
signal mips_r3000_1m_ct_opcod_sd_6                  : bit;
signal mips_r3000_1m_ct_opcod_sd_5                  : bit;
signal mips_r3000_1m_ct_opcod_sd_4                  : bit;
signal mips_r3000_1m_ct_opcod_sd_3                  : bit;
signal mips_r3000_1m_ct_opcod_sd_2                  : bit;
signal mips_r3000_1m_ct_opcod_sd_1                  : bit;
signal mips_r3000_1m_ct_opcod_sd_0                  : bit;
signal mips_r3000_1m_ct_one_sig                     : bit;
signal mips_r3000_1m_ct_on12_x1_sig                 : bit;
signal mips_r3000_1m_ct_on12_x1_9_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_8_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_7_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_6_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_5_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_4_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_40_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_3_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_39_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_38_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_37_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_36_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_35_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_34_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_33_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_32_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_31_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_30_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_2_sig               : bit;
signal mips_r3000_1m_ct_on12_x1_29_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_28_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_27_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_26_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_25_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_24_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_23_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_22_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_21_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_20_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_19_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_18_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_17_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_16_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_15_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_14_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_13_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_12_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_11_sig              : bit;
signal mips_r3000_1m_ct_on12_x1_10_sig              : bit;
signal mips_r3000_1m_ct_oa2ao222_x2_sig             : bit;
signal mips_r3000_1m_ct_oa2ao222_x2_6_sig           : bit;
signal mips_r3000_1m_ct_oa2ao222_x2_5_sig           : bit;
signal mips_r3000_1m_ct_oa2ao222_x2_4_sig           : bit;
signal mips_r3000_1m_ct_oa2ao222_x2_3_sig           : bit;
signal mips_r3000_1m_ct_oa2ao222_x2_2_sig           : bit;
signal mips_r3000_1m_ct_oa22_x2_sig                 : bit;
signal mips_r3000_1m_ct_oa22_x2_9_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_99_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_98_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_97_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_96_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_95_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_94_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_93_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_92_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_91_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_90_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_8_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_89_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_88_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_87_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_86_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_85_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_84_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_83_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_82_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_81_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_80_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_7_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_79_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_78_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_77_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_76_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_75_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_74_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_73_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_72_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_71_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_70_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_6_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_69_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_68_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_67_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_66_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_65_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_64_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_63_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_62_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_61_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_60_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_5_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_59_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_58_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_57_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_56_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_55_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_54_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_53_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_52_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_51_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_50_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_4_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_49_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_48_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_47_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_46_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_45_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_44_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_43_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_42_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_41_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_40_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_3_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_39_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_38_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_37_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_36_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_35_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_34_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_33_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_32_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_31_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_30_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_2_sig               : bit;
signal mips_r3000_1m_ct_oa22_x2_29_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_28_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_27_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_26_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_25_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_24_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_23_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_22_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_21_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_20_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_19_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_18_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_17_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_16_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_15_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_14_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_13_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_12_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_11_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_10_sig              : bit;
signal mips_r3000_1m_ct_oa22_x2_104_sig             : bit;
signal mips_r3000_1m_ct_oa22_x2_103_sig             : bit;
signal mips_r3000_1m_ct_oa22_x2_102_sig             : bit;
signal mips_r3000_1m_ct_oa22_x2_101_sig             : bit;
signal mips_r3000_1m_ct_oa22_x2_100_sig             : bit;
signal mips_r3000_1m_ct_o4_x2_sig                   : bit;
signal mips_r3000_1m_ct_o4_x2_9_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_8_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_7_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_6_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_5_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_4_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_3_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_2_sig                 : bit;
signal mips_r3000_1m_ct_o4_x2_11_sig                : bit;
signal mips_r3000_1m_ct_o4_x2_10_sig                : bit;
signal mips_r3000_1m_ct_o3_x2_sig                   : bit;
signal mips_r3000_1m_ct_o3_x2_9_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_8_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_7_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_6_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_5_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_4_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_3_sig                 : bit;
signal mips_r3000_1m_ct_o3_x2_2_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_sig                   : bit;
signal mips_r3000_1m_ct_o2_x2_9_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_8_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_7_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_6_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_5_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_4_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_43_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_42_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_41_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_40_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_3_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_39_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_38_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_37_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_36_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_35_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_34_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_33_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_32_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_31_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_30_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_2_sig                 : bit;
signal mips_r3000_1m_ct_o2_x2_29_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_28_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_27_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_26_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_25_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_24_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_23_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_22_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_21_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_20_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_19_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_18_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_17_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_16_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_15_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_14_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_13_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_12_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_11_sig                : bit;
signal mips_r3000_1m_ct_o2_x2_10_sig                : bit;
signal mips_r3000_1m_ct_nxr2_x1_sig                 : bit;
signal mips_r3000_1m_ct_nxr2_x1_9_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_8_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_7_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_6_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_5_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_4_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_3_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_2_sig               : bit;
signal mips_r3000_1m_ct_nxr2_x1_24_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_23_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_22_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_21_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_20_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_19_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_18_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_17_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_16_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_15_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_14_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_13_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_12_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_11_sig              : bit;
signal mips_r3000_1m_ct_nxr2_x1_10_sig              : bit;
signal mips_r3000_1m_ct_not_wsr_sm                  : bit;
signal mips_r3000_1m_ct_not_write_sm                : bit;
signal mips_r3000_1m_ct_not_wcause_sm               : bit;
signal mips_r3000_1m_ct_not_treadr0_se              : bit;
signal mips_r3000_1m_ct_not_syscall_re              : bit;
signal mips_r3000_1m_ct_not_stall_sm                : bit;
signal mips_r3000_1m_ct_not_stall_se                : bit;
signal mips_r3000_1m_ct_not_stall_sd                : bit;
signal mips_r3000_1m_ct_not_sreadr0_se              : bit;
signal mips_r3000_1m_ct_not_sleep_sd                : bit;
signal mips_r3000_1m_ct_not_s_eq_t_sd               : bit;
signal mips_r3000_1m_ct_not_reset_xx                : bit;
signal mips_r3000_1m_ct_not_ovr_re                  : bit;
signal mips_r3000_1m_ct_not_opcod_sd_7              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_6              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_5              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_4              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_3              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_2              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_1              : bit;
signal mips_r3000_1m_ct_not_opcod_sd_0              : bit;
signal mips_r3000_1m_ct_not_kill_sm                 : bit;
signal mips_r3000_1m_ct_not_kill_si                 : bit;
signal mips_r3000_1m_ct_not_kill_se                 : bit;
signal mips_r3000_1m_ct_not_keep_sm                 : bit;
signal mips_r3000_1m_ct_not_keep_si                 : bit;
signal mips_r3000_1m_ct_not_intrq_xx                : bit;
signal mips_r3000_1m_ct_not_illgins_re              : bit;
signal mips_r3000_1m_ct_not_iabuser_re              : bit;
signal mips_r3000_1m_ct_not_i_write_sw              : bit;
signal mips_r3000_1m_ct_not_i_write_sm              : bit;
signal mips_r3000_1m_ct_not_i_write_se              : bit;
signal mips_r3000_1m_ct_not_i_write_sd              : bit;
signal mips_r3000_1m_ct_not_i_type_sd_7             : bit;
signal mips_r3000_1m_ct_not_i_type_sd_6             : bit;
signal mips_r3000_1m_ct_not_i_type_sd_5             : bit;
signal mips_r3000_1m_ct_not_i_type_sd_4             : bit;
signal mips_r3000_1m_ct_not_i_type_sd_25            : bit;
signal mips_r3000_1m_ct_not_i_type_sd_22            : bit;
signal mips_r3000_1m_ct_not_i_type_sd_21            : bit;
signal mips_r3000_1m_ct_not_i_shamt_se              : bit;
signal mips_r3000_1m_ct_not_hz_tdm_se               : bit;
signal mips_r3000_1m_ct_not_hz_tdm_sd               : bit;
signal mips_r3000_1m_ct_not_hz_sdm_se               : bit;
signal mips_r3000_1m_ct_not_hz_sdm_sd               : bit;
signal mips_r3000_1m_ct_not_hold_sm                 : bit;
signal mips_r3000_1m_ct_not_hold_si                 : bit;
signal mips_r3000_1m_ct_not_hold_se                 : bit;
signal mips_r3000_1m_ct_not_hold_sd                 : bit;
signal mips_r3000_1m_ct_not_excrq_xm                : bit;
signal mips_r3000_1m_ct_not_earlyex_xm              : bit;
signal mips_r3000_1m_ct_not_copycap_re              : bit;
signal mips_r3000_1m_ct_not_copy_sm                 : bit;
signal mips_r3000_1m_ct_not_copy_sd                 : bit;
signal mips_r3000_1m_ct_not_c0unuse_re              : bit;
signal mips_r3000_1m_ct_not_bubble_sm               : bit;
signal mips_r3000_1m_ct_not_bubble_si               : bit;
signal mips_r3000_1m_ct_not_bubble_se               : bit;
signal mips_r3000_1m_ct_not_bubble_sd               : bit;
signal mips_r3000_1m_ct_not_break_re                : bit;
signal mips_r3000_1m_ct_not_aux99                   : bit;
signal mips_r3000_1m_ct_not_aux98                   : bit;
signal mips_r3000_1m_ct_not_aux97                   : bit;
signal mips_r3000_1m_ct_not_aux96                   : bit;
signal mips_r3000_1m_ct_not_aux95                   : bit;
signal mips_r3000_1m_ct_not_aux94                   : bit;
signal mips_r3000_1m_ct_not_aux93                   : bit;
signal mips_r3000_1m_ct_not_aux92                   : bit;
signal mips_r3000_1m_ct_not_aux91                   : bit;
signal mips_r3000_1m_ct_not_aux90                   : bit;
signal mips_r3000_1m_ct_not_aux89                   : bit;
signal mips_r3000_1m_ct_not_aux88                   : bit;
signal mips_r3000_1m_ct_not_aux87                   : bit;
signal mips_r3000_1m_ct_not_aux84                   : bit;
signal mips_r3000_1m_ct_not_aux81                   : bit;
signal mips_r3000_1m_ct_not_aux8                    : bit;
signal mips_r3000_1m_ct_not_aux77                   : bit;
signal mips_r3000_1m_ct_not_aux76                   : bit;
signal mips_r3000_1m_ct_not_aux73                   : bit;
signal mips_r3000_1m_ct_not_aux72                   : bit;
signal mips_r3000_1m_ct_not_aux71                   : bit;
signal mips_r3000_1m_ct_not_aux7                    : bit;
signal mips_r3000_1m_ct_not_aux65                   : bit;
signal mips_r3000_1m_ct_not_aux63                   : bit;
signal mips_r3000_1m_ct_not_aux62                   : bit;
signal mips_r3000_1m_ct_not_aux61                   : bit;
signal mips_r3000_1m_ct_not_aux55                   : bit;
signal mips_r3000_1m_ct_not_aux51                   : bit;
signal mips_r3000_1m_ct_not_aux50                   : bit;
signal mips_r3000_1m_ct_not_aux49                   : bit;
signal mips_r3000_1m_ct_not_aux45                   : bit;
signal mips_r3000_1m_ct_not_aux44                   : bit;
signal mips_r3000_1m_ct_not_aux41                   : bit;
signal mips_r3000_1m_ct_not_aux40                   : bit;
signal mips_r3000_1m_ct_not_aux4                    : bit;
signal mips_r3000_1m_ct_not_aux39                   : bit;
signal mips_r3000_1m_ct_not_aux38                   : bit;
signal mips_r3000_1m_ct_not_aux37                   : bit;
signal mips_r3000_1m_ct_not_aux36                   : bit;
signal mips_r3000_1m_ct_not_aux35                   : bit;
signal mips_r3000_1m_ct_not_aux34                   : bit;
signal mips_r3000_1m_ct_not_aux33                   : bit;
signal mips_r3000_1m_ct_not_aux32                   : bit;
signal mips_r3000_1m_ct_not_aux31                   : bit;
signal mips_r3000_1m_ct_not_aux308                  : bit;
signal mips_r3000_1m_ct_not_aux304                  : bit;
signal mips_r3000_1m_ct_not_aux303                  : bit;
signal mips_r3000_1m_ct_not_aux302                  : bit;
signal mips_r3000_1m_ct_not_aux301                  : bit;
signal mips_r3000_1m_ct_not_aux30                   : bit;
signal mips_r3000_1m_ct_not_aux3                    : bit;
signal mips_r3000_1m_ct_not_aux294                  : bit;
signal mips_r3000_1m_ct_not_aux293                  : bit;
signal mips_r3000_1m_ct_not_aux292                  : bit;
signal mips_r3000_1m_ct_not_aux291                  : bit;
signal mips_r3000_1m_ct_not_aux29                   : bit;
signal mips_r3000_1m_ct_not_aux289                  : bit;
signal mips_r3000_1m_ct_not_aux288                  : bit;
signal mips_r3000_1m_ct_not_aux284                  : bit;
signal mips_r3000_1m_ct_not_aux283                  : bit;
signal mips_r3000_1m_ct_not_aux28                   : bit;
signal mips_r3000_1m_ct_not_aux276                  : bit;
signal mips_r3000_1m_ct_not_aux273                  : bit;
signal mips_r3000_1m_ct_not_aux271                  : bit;
signal mips_r3000_1m_ct_not_aux27                   : bit;
signal mips_r3000_1m_ct_not_aux266                  : bit;
signal mips_r3000_1m_ct_not_aux263                  : bit;
signal mips_r3000_1m_ct_not_aux262                  : bit;
signal mips_r3000_1m_ct_not_aux26                   : bit;
signal mips_r3000_1m_ct_not_aux257                  : bit;
signal mips_r3000_1m_ct_not_aux250                  : bit;
signal mips_r3000_1m_ct_not_aux25                   : bit;
signal mips_r3000_1m_ct_not_aux247                  : bit;
signal mips_r3000_1m_ct_not_aux246                  : bit;
signal mips_r3000_1m_ct_not_aux244                  : bit;
signal mips_r3000_1m_ct_not_aux243                  : bit;
signal mips_r3000_1m_ct_not_aux242                  : bit;
signal mips_r3000_1m_ct_not_aux240                  : bit;
signal mips_r3000_1m_ct_not_aux24                   : bit;
signal mips_r3000_1m_ct_not_aux234                  : bit;
signal mips_r3000_1m_ct_not_aux233                  : bit;
signal mips_r3000_1m_ct_not_aux230                  : bit;
signal mips_r3000_1m_ct_not_aux23                   : bit;
signal mips_r3000_1m_ct_not_aux226                  : bit;
signal mips_r3000_1m_ct_not_aux225                  : bit;
signal mips_r3000_1m_ct_not_aux222                  : bit;
signal mips_r3000_1m_ct_not_aux220                  : bit;
signal mips_r3000_1m_ct_not_aux22                   : bit;
signal mips_r3000_1m_ct_not_aux219                  : bit;
signal mips_r3000_1m_ct_not_aux218                  : bit;
signal mips_r3000_1m_ct_not_aux214                  : bit;
signal mips_r3000_1m_ct_not_aux213                  : bit;
signal mips_r3000_1m_ct_not_aux212                  : bit;
signal mips_r3000_1m_ct_not_aux21                   : bit;
signal mips_r3000_1m_ct_not_aux209                  : bit;
signal mips_r3000_1m_ct_not_aux208                  : bit;
signal mips_r3000_1m_ct_not_aux207                  : bit;
signal mips_r3000_1m_ct_not_aux20                   : bit;
signal mips_r3000_1m_ct_not_aux2                    : bit;
signal mips_r3000_1m_ct_not_aux197                  : bit;
signal mips_r3000_1m_ct_not_aux191                  : bit;
signal mips_r3000_1m_ct_not_aux190                  : bit;
signal mips_r3000_1m_ct_not_aux19                   : bit;
signal mips_r3000_1m_ct_not_aux188                  : bit;
signal mips_r3000_1m_ct_not_aux185                  : bit;
signal mips_r3000_1m_ct_not_aux184                  : bit;
signal mips_r3000_1m_ct_not_aux183                  : bit;
signal mips_r3000_1m_ct_not_aux181                  : bit;
signal mips_r3000_1m_ct_not_aux18                   : bit;
signal mips_r3000_1m_ct_not_aux178                  : bit;
signal mips_r3000_1m_ct_not_aux17                   : bit;
signal mips_r3000_1m_ct_not_aux169                  : bit;
signal mips_r3000_1m_ct_not_aux161                  : bit;
signal mips_r3000_1m_ct_not_aux16                   : bit;
signal mips_r3000_1m_ct_not_aux152                  : bit;
signal mips_r3000_1m_ct_not_aux150                  : bit;
signal mips_r3000_1m_ct_not_aux15                   : bit;
signal mips_r3000_1m_ct_not_aux148                  : bit;
signal mips_r3000_1m_ct_not_aux144                  : bit;
signal mips_r3000_1m_ct_not_aux143                  : bit;
signal mips_r3000_1m_ct_not_aux142                  : bit;
signal mips_r3000_1m_ct_not_aux141                  : bit;
signal mips_r3000_1m_ct_not_aux140                  : bit;
signal mips_r3000_1m_ct_not_aux14                   : bit;
signal mips_r3000_1m_ct_not_aux139                  : bit;
signal mips_r3000_1m_ct_not_aux138                  : bit;
signal mips_r3000_1m_ct_not_aux137                  : bit;
signal mips_r3000_1m_ct_not_aux136                  : bit;
signal mips_r3000_1m_ct_not_aux135                  : bit;
signal mips_r3000_1m_ct_not_aux134                  : bit;
signal mips_r3000_1m_ct_not_aux133                  : bit;
signal mips_r3000_1m_ct_not_aux132                  : bit;
signal mips_r3000_1m_ct_not_aux131                  : bit;
signal mips_r3000_1m_ct_not_aux130                  : bit;
signal mips_r3000_1m_ct_not_aux129                  : bit;
signal mips_r3000_1m_ct_not_aux128                  : bit;
signal mips_r3000_1m_ct_not_aux127                  : bit;
signal mips_r3000_1m_ct_not_aux126                  : bit;
signal mips_r3000_1m_ct_not_aux125                  : bit;
signal mips_r3000_1m_ct_not_aux124                  : bit;
signal mips_r3000_1m_ct_not_aux123                  : bit;
signal mips_r3000_1m_ct_not_aux122                  : bit;
signal mips_r3000_1m_ct_not_aux121                  : bit;
signal mips_r3000_1m_ct_not_aux120                  : bit;
signal mips_r3000_1m_ct_not_aux119                  : bit;
signal mips_r3000_1m_ct_not_aux118                  : bit;
signal mips_r3000_1m_ct_not_aux117                  : bit;
signal mips_r3000_1m_ct_not_aux116                  : bit;
signal mips_r3000_1m_ct_not_aux115                  : bit;
signal mips_r3000_1m_ct_not_aux114                  : bit;
signal mips_r3000_1m_ct_not_aux113                  : bit;
signal mips_r3000_1m_ct_not_aux112                  : bit;
signal mips_r3000_1m_ct_not_aux111                  : bit;
signal mips_r3000_1m_ct_not_aux110                  : bit;
signal mips_r3000_1m_ct_not_aux109                  : bit;
signal mips_r3000_1m_ct_not_aux108                  : bit;
signal mips_r3000_1m_ct_not_aux107                  : bit;
signal mips_r3000_1m_ct_not_aux106                  : bit;
signal mips_r3000_1m_ct_not_aux105                  : bit;
signal mips_r3000_1m_ct_not_aux104                  : bit;
signal mips_r3000_1m_ct_not_aux103                  : bit;
signal mips_r3000_1m_ct_not_aux102                  : bit;
signal mips_r3000_1m_ct_not_aux101                  : bit;
signal mips_r3000_1m_ct_not_aux100                  : bit;
signal mips_r3000_1m_ct_not_aux0                    : bit;
signal mips_r3000_1m_ct_noa2ao222_x1_sig            : bit;
signal mips_r3000_1m_ct_noa2ao222_x1_3_sig          : bit;
signal mips_r3000_1m_ct_noa2ao222_x1_2_sig          : bit;
signal mips_r3000_1m_ct_noa2a2a23_x1_sig            : bit;
signal mips_r3000_1m_ct_noa2a22_x1_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_sig                : bit;
signal mips_r3000_1m_ct_noa22_x1_9_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_8_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_7_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_6_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_68_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_67_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_66_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_65_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_64_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_63_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_62_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_61_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_60_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_5_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_59_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_58_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_57_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_56_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_55_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_54_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_53_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_52_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_51_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_50_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_4_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_49_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_48_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_47_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_46_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_45_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_44_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_43_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_42_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_41_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_40_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_3_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_39_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_38_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_37_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_36_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_35_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_34_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_33_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_32_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_31_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_30_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_2_sig              : bit;
signal mips_r3000_1m_ct_noa22_x1_29_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_28_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_27_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_26_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_25_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_24_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_23_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_22_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_21_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_20_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_19_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_18_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_17_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_16_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_15_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_14_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_13_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_12_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_11_sig             : bit;
signal mips_r3000_1m_ct_noa22_x1_10_sig             : bit;
signal mips_r3000_1m_ct_no4_x1_sig                  : bit;
signal mips_r3000_1m_ct_no4_x1_9_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_8_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_7_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_6_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_5_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_4_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_3_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_2_sig                : bit;
signal mips_r3000_1m_ct_no4_x1_14_sig               : bit;
signal mips_r3000_1m_ct_no4_x1_13_sig               : bit;
signal mips_r3000_1m_ct_no4_x1_12_sig               : bit;
signal mips_r3000_1m_ct_no4_x1_11_sig               : bit;
signal mips_r3000_1m_ct_no4_x1_10_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_sig                  : bit;
signal mips_r3000_1m_ct_no3_x1_9_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_99_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_98_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_97_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_96_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_95_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_94_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_93_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_92_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_91_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_90_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_8_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_89_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_88_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_87_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_86_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_85_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_84_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_83_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_82_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_81_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_80_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_7_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_79_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_78_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_77_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_76_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_75_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_74_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_73_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_72_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_71_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_70_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_6_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_69_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_68_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_67_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_66_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_65_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_64_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_63_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_62_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_61_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_60_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_5_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_59_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_58_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_57_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_56_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_55_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_54_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_53_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_52_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_51_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_50_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_4_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_49_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_48_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_47_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_46_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_45_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_44_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_43_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_42_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_41_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_40_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_3_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_39_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_38_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_37_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_36_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_35_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_34_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_33_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_32_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_31_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_30_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_2_sig                : bit;
signal mips_r3000_1m_ct_no3_x1_29_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_28_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_27_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_26_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_25_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_24_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_23_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_22_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_21_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_20_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_19_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_18_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_17_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_16_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_15_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_14_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_13_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_12_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_129_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_128_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_127_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_126_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_125_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_124_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_123_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_122_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_121_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_120_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_11_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_119_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_118_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_117_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_116_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_115_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_114_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_113_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_112_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_111_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_110_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_10_sig               : bit;
signal mips_r3000_1m_ct_no3_x1_109_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_108_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_107_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_106_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_105_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_104_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_103_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_102_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_101_sig              : bit;
signal mips_r3000_1m_ct_no3_x1_100_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_sig                  : bit;
signal mips_r3000_1m_ct_no2_x1_9_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_99_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_98_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_97_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_96_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_95_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_94_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_93_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_92_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_91_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_90_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_8_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_89_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_88_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_87_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_86_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_85_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_84_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_83_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_82_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_81_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_80_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_7_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_79_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_78_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_77_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_76_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_75_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_74_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_73_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_72_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_71_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_70_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_6_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_69_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_68_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_67_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_66_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_65_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_64_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_63_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_62_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_61_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_60_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_5_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_59_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_58_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_57_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_56_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_55_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_54_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_53_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_52_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_51_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_50_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_4_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_49_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_48_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_47_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_46_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_45_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_44_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_43_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_42_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_41_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_40_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_3_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_39_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_38_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_37_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_36_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_35_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_34_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_33_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_32_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_31_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_30_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_2_sig                : bit;
signal mips_r3000_1m_ct_no2_x1_29_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_28_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_27_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_26_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_25_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_24_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_23_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_22_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_21_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_20_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_19_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_18_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_17_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_16_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_15_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_14_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_13_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_12_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_127_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_126_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_125_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_124_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_123_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_122_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_121_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_120_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_11_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_119_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_118_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_117_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_116_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_115_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_114_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_113_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_112_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_111_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_110_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_10_sig               : bit;
signal mips_r3000_1m_ct_no2_x1_109_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_108_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_107_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_106_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_105_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_104_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_103_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_102_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_101_sig              : bit;
signal mips_r3000_1m_ct_no2_x1_100_sig              : bit;
signal mips_r3000_1m_ct_nmx3_x1_sig                 : bit;
signal mips_r3000_1m_ct_nmx3_x1_3_sig               : bit;
signal mips_r3000_1m_ct_nmx3_x1_2_sig               : bit;
signal mips_r3000_1m_ct_nmx2_x1_sig                 : bit;
signal mips_r3000_1m_ct_nmx2_x1_4_sig               : bit;
signal mips_r3000_1m_ct_nmx2_x1_3_sig               : bit;
signal mips_r3000_1m_ct_nmx2_x1_2_sig               : bit;
signal mips_r3000_1m_ct_nao22_x1_sig                : bit;
signal mips_r3000_1m_ct_nao22_x1_9_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_8_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_7_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_6_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_5_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_4_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_45_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_44_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_43_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_42_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_41_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_40_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_3_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_39_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_38_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_37_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_36_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_35_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_34_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_33_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_32_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_31_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_30_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_2_sig              : bit;
signal mips_r3000_1m_ct_nao22_x1_29_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_28_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_27_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_26_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_25_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_24_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_23_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_22_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_21_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_20_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_19_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_18_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_17_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_16_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_15_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_14_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_13_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_12_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_11_sig             : bit;
signal mips_r3000_1m_ct_nao22_x1_10_sig             : bit;
signal mips_r3000_1m_ct_na4_x1_sig                  : bit;
signal mips_r3000_1m_ct_na4_x1_9_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_8_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_7_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_6_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_5_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_4_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_3_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_2_sig                : bit;
signal mips_r3000_1m_ct_na4_x1_20_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_19_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_18_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_17_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_16_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_15_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_14_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_13_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_12_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_11_sig               : bit;
signal mips_r3000_1m_ct_na4_x1_10_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_sig                  : bit;
signal mips_r3000_1m_ct_na3_x1_9_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_8_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_7_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_6_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_5_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_4_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_43_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_42_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_41_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_40_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_3_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_39_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_38_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_37_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_36_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_35_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_34_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_33_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_32_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_31_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_30_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_2_sig                : bit;
signal mips_r3000_1m_ct_na3_x1_29_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_28_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_27_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_26_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_25_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_24_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_23_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_22_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_21_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_20_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_19_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_18_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_17_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_16_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_15_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_14_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_13_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_12_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_11_sig               : bit;
signal mips_r3000_1m_ct_na3_x1_10_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_sig                  : bit;
signal mips_r3000_1m_ct_na2_x1_9_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_8_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_7_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_77_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_76_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_75_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_74_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_73_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_72_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_71_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_70_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_6_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_69_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_68_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_67_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_66_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_65_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_64_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_63_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_62_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_61_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_60_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_5_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_59_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_58_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_57_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_56_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_55_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_54_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_53_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_52_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_51_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_50_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_4_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_49_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_48_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_47_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_46_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_45_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_44_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_43_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_42_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_41_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_40_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_3_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_39_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_38_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_37_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_36_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_35_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_34_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_33_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_32_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_31_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_30_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_2_sig                : bit;
signal mips_r3000_1m_ct_na2_x1_29_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_28_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_27_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_26_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_25_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_24_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_23_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_22_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_21_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_20_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_19_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_18_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_17_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_16_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_15_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_14_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_13_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_12_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_11_sig               : bit;
signal mips_r3000_1m_ct_na2_x1_10_sig               : bit;
signal mips_r3000_1m_ct_mx3_x2_sig                  : bit;
signal mips_r3000_1m_ct_mx2_x2_sig                  : bit;
signal mips_r3000_1m_ct_mx2_x2_3_sig                : bit;
signal mips_r3000_1m_ct_mx2_x2_2_sig                : bit;
signal mips_r3000_1m_ct_mbk_buf_opcod_sd_0          : bit;
signal mips_r3000_1m_ct_mbk_buf_not_stall_sd        : bit;
signal mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0      : bit;
signal mips_r3000_1m_ct_mbk_buf_not_copy_sd         : bit;
signal mips_r3000_1m_ct_mbk_buf_not_aux63           : bit;
signal mips_r3000_1m_ct_mbk_buf_not_aux62           : bit;
signal mips_r3000_1m_ct_mbk_buf_aux213              : bit;
signal mips_r3000_1m_ct_lasviol_xm                  : bit;
signal mips_r3000_1m_ct_lamalgn_xm                  : bit;
signal mips_r3000_1m_ct_kill_si                     : bit;
signal mips_r3000_1m_ct_kill_se                     : bit;
signal mips_r3000_1m_ct_iread_ri                    : bit;
signal mips_r3000_1m_ct_inv_x2_sig                  : bit;
signal mips_r3000_1m_ct_inv_x2_9_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_99_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_98_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_97_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_96_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_95_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_94_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_93_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_92_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_91_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_90_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_8_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_89_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_88_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_87_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_86_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_85_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_84_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_83_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_82_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_81_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_80_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_7_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_79_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_78_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_77_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_76_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_75_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_74_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_73_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_72_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_71_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_70_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_6_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_69_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_68_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_67_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_66_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_65_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_64_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_63_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_62_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_61_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_60_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_5_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_59_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_58_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_57_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_56_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_55_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_54_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_53_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_52_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_51_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_50_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_4_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_49_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_48_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_47_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_46_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_45_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_44_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_43_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_42_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_41_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_40_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_3_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_39_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_38_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_37_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_36_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_35_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_34_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_33_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_32_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_31_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_30_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_2_sig                : bit;
signal mips_r3000_1m_ct_inv_x2_29_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_28_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_27_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_26_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_25_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_24_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_23_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_22_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_21_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_20_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_19_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_18_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_17_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_16_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_15_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_14_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_13_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_12_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_11_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_10_sig               : bit;
signal mips_r3000_1m_ct_inv_x2_104_sig              : bit;
signal mips_r3000_1m_ct_inv_x2_103_sig              : bit;
signal mips_r3000_1m_ct_inv_x2_102_sig              : bit;
signal mips_r3000_1m_ct_inv_x2_101_sig              : bit;
signal mips_r3000_1m_ct_inv_x2_100_sig              : bit;
signal mips_r3000_1m_ct_illgins_re                  : bit;
signal mips_r3000_1m_ct_illgins_rd                  : bit;
signal mips_r3000_1m_ct_iasviol_re                  : bit;
signal mips_r3000_1m_ct_iamalgn_re                  : bit;
signal mips_r3000_1m_ct_iabuser_re                  : bit;
signal mips_r3000_1m_ct_i_write_sm                  : bit;
signal mips_r3000_1m_ct_i_type_sd_26                : bit;
signal mips_r3000_1m_ct_i_type_sd_22                : bit;
signal mips_r3000_1m_ct_i_type_sd_21                : bit;
signal mips_r3000_1m_ct_fstswap_sm                  : bit;
signal mips_r3000_1m_ct_exec_sm                     : bit;
signal mips_r3000_1m_ct_exec_sd                     : bit;
signal mips_r3000_1m_ct_excrq_xm                    : bit;
signal mips_r3000_1m_ct_dread_rm                    : bit;
signal mips_r3000_1m_ct_copycap_re                  : bit;
signal mips_r3000_1m_ct_c0unuse_re                  : bit;
signal mips_r3000_1m_ct_c0unuse_rd                  : bit;
signal mips_r3000_1m_ct_break_re                    : bit;
signal mips_r3000_1m_ct_bdslot_ri                   : bit;
signal mips_r3000_1m_ct_bdslot_re                   : bit;
signal mips_r3000_1m_ct_bdslot_rd                   : bit;
signal mips_r3000_1m_ct_aux86                       : bit;
signal mips_r3000_1m_ct_aux83                       : bit;
signal mips_r3000_1m_ct_aux8                        : bit;
signal mips_r3000_1m_ct_aux78                       : bit;
signal mips_r3000_1m_ct_aux74                       : bit;
signal mips_r3000_1m_ct_aux73                       : bit;
signal mips_r3000_1m_ct_aux72                       : bit;
signal mips_r3000_1m_ct_aux66                       : bit;
signal mips_r3000_1m_ct_aux59                       : bit;
signal mips_r3000_1m_ct_aux56                       : bit;
signal mips_r3000_1m_ct_aux50                       : bit;
signal mips_r3000_1m_ct_aux5                        : bit;
signal mips_r3000_1m_ct_aux49                       : bit;
signal mips_r3000_1m_ct_aux46                       : bit;
signal mips_r3000_1m_ct_aux45                       : bit;
signal mips_r3000_1m_ct_aux44                       : bit;
signal mips_r3000_1m_ct_aux42                       : bit;
signal mips_r3000_1m_ct_aux4                        : bit;
signal mips_r3000_1m_ct_aux301                      : bit;
signal mips_r3000_1m_ct_aux300                      : bit;
signal mips_r3000_1m_ct_aux3                        : bit;
signal mips_r3000_1m_ct_aux299                      : bit;
signal mips_r3000_1m_ct_aux297                      : bit;
signal mips_r3000_1m_ct_aux296                      : bit;
signal mips_r3000_1m_ct_aux295                      : bit;
signal mips_r3000_1m_ct_aux291                      : bit;
signal mips_r3000_1m_ct_aux286                      : bit;
signal mips_r3000_1m_ct_aux285                      : bit;
signal mips_r3000_1m_ct_aux282                      : bit;
signal mips_r3000_1m_ct_aux273                      : bit;
signal mips_r3000_1m_ct_aux272                      : bit;
signal mips_r3000_1m_ct_aux269                      : bit;
signal mips_r3000_1m_ct_aux267                      : bit;
signal mips_r3000_1m_ct_aux265                      : bit;
signal mips_r3000_1m_ct_aux259                      : bit;
signal mips_r3000_1m_ct_aux254                      : bit;
signal mips_r3000_1m_ct_aux249                      : bit;
signal mips_r3000_1m_ct_aux248                      : bit;
signal mips_r3000_1m_ct_aux245                      : bit;
signal mips_r3000_1m_ct_aux243                      : bit;
signal mips_r3000_1m_ct_aux242                      : bit;
signal mips_r3000_1m_ct_aux241                      : bit;
signal mips_r3000_1m_ct_aux239                      : bit;
signal mips_r3000_1m_ct_aux237                      : bit;
signal mips_r3000_1m_ct_aux236                      : bit;
signal mips_r3000_1m_ct_aux235                      : bit;
signal mips_r3000_1m_ct_aux234                      : bit;
signal mips_r3000_1m_ct_aux232                      : bit;
signal mips_r3000_1m_ct_aux231                      : bit;
signal mips_r3000_1m_ct_aux229                      : bit;
signal mips_r3000_1m_ct_aux223                      : bit;
signal mips_r3000_1m_ct_aux222                      : bit;
signal mips_r3000_1m_ct_aux217                      : bit;
signal mips_r3000_1m_ct_aux215                      : bit;
signal mips_r3000_1m_ct_aux213                      : bit;
signal mips_r3000_1m_ct_aux211                      : bit;
signal mips_r3000_1m_ct_aux2                        : bit;
signal mips_r3000_1m_ct_aux189                      : bit;
signal mips_r3000_1m_ct_aux182                      : bit;
signal mips_r3000_1m_ct_aux178                      : bit;
signal mips_r3000_1m_ct_aux177                      : bit;
signal mips_r3000_1m_ct_aux176                      : bit;
signal mips_r3000_1m_ct_aux159                      : bit;
signal mips_r3000_1m_ct_aux150                      : bit;
signal mips_r3000_1m_ct_aux148                      : bit;
signal mips_r3000_1m_ct_aux147                      : bit;
signal mips_r3000_1m_ct_aux146                      : bit;
signal mips_r3000_1m_ct_aux145                      : bit;
signal mips_r3000_1m_ct_aux0                        : bit;
signal mips_r3000_1m_ct_ao2o22_x2_sig               : bit;
signal mips_r3000_1m_ct_ao2o22_x2_9_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_8_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_7_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_6_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_5_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_4_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_3_sig             : bit;
signal mips_r3000_1m_ct_ao2o22_x2_2_sig             : bit;
signal mips_r3000_1m_ct_ao22_x2_sig                 : bit;
signal mips_r3000_1m_ct_ao22_x2_9_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_99_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_98_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_97_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_96_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_95_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_94_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_93_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_92_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_91_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_90_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_8_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_89_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_88_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_87_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_86_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_85_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_84_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_83_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_82_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_81_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_80_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_7_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_79_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_78_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_77_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_76_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_75_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_74_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_73_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_72_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_71_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_70_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_6_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_69_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_68_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_67_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_66_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_65_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_64_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_63_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_62_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_61_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_60_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_5_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_59_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_58_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_57_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_56_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_55_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_54_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_53_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_52_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_51_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_50_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_4_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_49_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_48_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_47_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_46_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_45_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_44_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_43_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_42_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_41_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_40_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_3_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_39_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_38_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_37_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_36_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_35_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_34_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_33_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_32_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_31_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_30_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_2_sig               : bit;
signal mips_r3000_1m_ct_ao22_x2_29_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_28_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_27_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_26_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_25_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_24_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_23_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_22_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_21_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_20_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_19_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_18_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_17_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_16_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_15_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_14_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_13_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_12_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_11_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_10_sig              : bit;
signal mips_r3000_1m_ct_ao22_x2_101_sig             : bit;
signal mips_r3000_1m_ct_ao22_x2_100_sig             : bit;
signal mips_r3000_1m_ct_an12_x1_sig                 : bit;
signal mips_r3000_1m_ct_an12_x1_9_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_8_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_7_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_6_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_5_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_4_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_3_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_2_sig               : bit;
signal mips_r3000_1m_ct_an12_x1_26_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_25_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_24_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_23_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_22_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_21_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_20_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_19_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_18_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_17_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_16_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_15_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_14_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_13_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_12_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_11_sig              : bit;
signal mips_r3000_1m_ct_an12_x1_10_sig              : bit;
signal mips_r3000_1m_ct_a4_x2_sig                   : bit;
signal mips_r3000_1m_ct_a4_x2_9_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_8_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_7_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_6_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_5_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_4_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_3_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_2_sig                 : bit;
signal mips_r3000_1m_ct_a4_x2_10_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_sig                   : bit;
signal mips_r3000_1m_ct_a3_x2_9_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_8_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_7_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_6_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_5_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_4_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_3_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_2_sig                 : bit;
signal mips_r3000_1m_ct_a3_x2_29_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_28_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_27_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_26_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_25_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_24_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_23_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_22_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_21_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_20_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_19_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_18_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_17_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_16_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_15_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_14_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_13_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_12_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_11_sig                : bit;
signal mips_r3000_1m_ct_a3_x2_10_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_sig                   : bit;
signal mips_r3000_1m_ct_a2_x2_9_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_8_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_7_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_6_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_5_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_59_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_58_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_57_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_56_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_55_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_54_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_53_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_52_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_51_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_50_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_4_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_49_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_48_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_47_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_46_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_45_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_44_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_43_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_42_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_41_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_40_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_3_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_39_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_38_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_37_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_36_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_35_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_34_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_33_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_32_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_31_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_30_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_2_sig                 : bit;
signal mips_r3000_1m_ct_a2_x2_29_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_28_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_27_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_26_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_25_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_24_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_23_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_22_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_21_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_20_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_19_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_18_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_17_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_16_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_15_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_14_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_13_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_12_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_11_sig                : bit;
signal mips_r3000_1m_ct_a2_x2_10_sig                : bit;
signal lui_sd                                       : bit;
signal load_sm                                      : bit;
signal load_si                                      : bit;
signal load_se                                      : bit;
signal load_sd                                      : bit;
signal keep_sm                                      : bit;
signal keep_si                                      : bit;
signal keep_se                                      : bit;
signal keep_sd                                      : bit;
signal imdsgn_sd                                    : bit;
signal i_sub_se                                     : bit;
signal i_rsgnd_se                                   : bit;
signal i_right_se                                   : bit;
signal i_link_sd                                    : bit;
signal i_jr_sd                                      : bit;
signal i_ifmt_se                                    : bit;
signal i_allj_sd                                    : bit;
signal hz_tdmw_se                                   : bit;
signal hz_tdmw_sd                                   : bit;
signal hz_tdm_se                                    : bit;
signal hz_tdm_sd                                    : bit;
signal hz_sdmw_se                                   : bit;
signal hz_sdmw_sd                                   : bit;
signal hz_sdm_se                                    : bit;
signal hz_sdm_sd                                    : bit;
signal hold_sm                                      : bit;
signal hold_si                                      : bit;
signal hold_se                                      : bit;
signal hold_sd                                      : bit;
signal datext_sm                                    : bit;
signal daccess_sm                                   : bit;
signal carith_32_se                                 : bit;
signal carith_31_se                                 : bit;
signal bubble_sm                                    : bit;
signal bubble_si                                    : bit;
signal bubble_se                                    : bit;
signal bubble_sd                                    : bit;
signal btaken_sd                                    : bit;
signal bootev_xx                                    : bit;
signal be_sd                                        : bit;
signal bdslot_sm                                    : bit;
signal bdslot_se                                    : bit;
signal badia_xm                                     : bit;
signal badda_xm                                     : bit;

begin

mips_r3000_1m_dp_reg_pc_re_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => nothold_se,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(27),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(26),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(10),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(4),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(3),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(1),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(12),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(14),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(16),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(18),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(31),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(30),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(29),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(9),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(5),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(2),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(13),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(15),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(17),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(19),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(28),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(21),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(8),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(7),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(6),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(0),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(20),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(25),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(24),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(23),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(22),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_reg_pc_re_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(11),
      nckx  => mips_r3000_1m_dp_reg_pc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_re_nwenx,
      q     => mips_r3000_1m_dp_pc_re(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_re_wenx
   );

mips_r3000_1m_dp_instexcphnd_a_cell_27 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_26 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_10 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_4 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_3 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_12 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_14 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_16 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_18 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_31 : one_x0
   port map (
      q   => mips_r3000_1m_dp_excphnd_a(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_30 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_29 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_9 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_5 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_2 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_13 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_15 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_17 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_19 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_28 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_21 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_8 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_7 : one_x0
   port map (
      q   => mips_r3000_1m_dp_excphnd_a(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_6 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_20 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_25 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_24 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_23 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_22 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instexcphnd_a_cell_11 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_excphnd_a(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_27 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_26 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_10 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_4 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_3 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_12 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_14 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_16 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_18 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_31 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_30 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_29 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_9 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_5 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_2 : one_x0
   port map (
      q   => mips_r3000_1m_dp_const4_32(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_13 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_15 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_17 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_19 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_28 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_21 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_8 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_7 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_6 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_20 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_25 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_24 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_23 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_22 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst4_32_cell_11 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const4_32(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_reg_redopc_re_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => wredopc_se,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(27),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(26),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(10),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(4),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(3),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(1),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(12),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(14),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(16),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(18),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(31),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(30),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(29),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(9),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(5),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(2),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(13),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(15),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(17),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(19),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(28),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(21),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(8),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(7),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(6),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(0),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(20),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(25),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(24),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(23),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(22),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_redopc_re_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_redopc_re_ckx,
      i     => mips_r3000_1m_dp_pc_rd(11),
      nckx  => mips_r3000_1m_dp_reg_redopc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_redopc_re_nwenx,
      q     => mips_r3000_1m_dp_redopc_re(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_redopc_re_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => mips_r3000_1m_dp_const1_1b,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(27),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(26),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(10),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(4),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(3),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(1),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(12),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(14),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(16),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(18),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(31),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(30),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(29),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(9),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(5),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(2),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(13),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(15),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(17),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(19),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(28),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(21),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(8),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(7),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(6),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(0),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(20),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(25),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(24),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(23),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(22),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_reg_toper_rd_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_toper_rd_ckx,
      i     => mips_r3000_1m_dp_toper_rd0(11),
      nckx  => mips_r3000_1m_dp_reg_toper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_toper_rd_nwenx,
      q     => mips_r3000_1m_dp_toper_rd(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_toper_rd_wenx
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_logic_se(1),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(27),
      i1   => mips_r3000_1m_dp_xor_se(27),
      q    => mips_r3000_1m_dp_andxor_se(27),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(26),
      i1   => mips_r3000_1m_dp_xor_se(26),
      q    => mips_r3000_1m_dp_andxor_se(26),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(10),
      i1   => mips_r3000_1m_dp_xor_se(10),
      q    => mips_r3000_1m_dp_andxor_se(10),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(4),
      i1   => mips_r3000_1m_dp_xor_se(4),
      q    => mips_r3000_1m_dp_andxor_se(4),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(3),
      i1   => mips_r3000_1m_dp_xor_se(3),
      q    => mips_r3000_1m_dp_andxor_se(3),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(1),
      i1   => mips_r3000_1m_dp_xor_se(1),
      q    => mips_r3000_1m_dp_andxor_se(1),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(12),
      i1   => mips_r3000_1m_dp_xor_se(12),
      q    => mips_r3000_1m_dp_andxor_se(12),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(14),
      i1   => mips_r3000_1m_dp_xor_se(14),
      q    => mips_r3000_1m_dp_andxor_se(14),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(16),
      i1   => mips_r3000_1m_dp_xor_se(16),
      q    => mips_r3000_1m_dp_andxor_se(16),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(18),
      i1   => mips_r3000_1m_dp_xor_se(18),
      q    => mips_r3000_1m_dp_andxor_se(18),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(31),
      i1   => mips_r3000_1m_dp_xor_se(31),
      q    => mips_r3000_1m_dp_andxor_se(31),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(30),
      i1   => mips_r3000_1m_dp_xor_se(30),
      q    => mips_r3000_1m_dp_andxor_se(30),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(29),
      i1   => mips_r3000_1m_dp_xor_se(29),
      q    => mips_r3000_1m_dp_andxor_se(29),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(9),
      i1   => mips_r3000_1m_dp_xor_se(9),
      q    => mips_r3000_1m_dp_andxor_se(9),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(5),
      i1   => mips_r3000_1m_dp_xor_se(5),
      q    => mips_r3000_1m_dp_andxor_se(5),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(2),
      i1   => mips_r3000_1m_dp_xor_se(2),
      q    => mips_r3000_1m_dp_andxor_se(2),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(13),
      i1   => mips_r3000_1m_dp_xor_se(13),
      q    => mips_r3000_1m_dp_andxor_se(13),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(15),
      i1   => mips_r3000_1m_dp_xor_se(15),
      q    => mips_r3000_1m_dp_andxor_se(15),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(17),
      i1   => mips_r3000_1m_dp_xor_se(17),
      q    => mips_r3000_1m_dp_andxor_se(17),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(19),
      i1   => mips_r3000_1m_dp_xor_se(19),
      q    => mips_r3000_1m_dp_andxor_se(19),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(28),
      i1   => mips_r3000_1m_dp_xor_se(28),
      q    => mips_r3000_1m_dp_andxor_se(28),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(21),
      i1   => mips_r3000_1m_dp_xor_se(21),
      q    => mips_r3000_1m_dp_andxor_se(21),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(8),
      i1   => mips_r3000_1m_dp_xor_se(8),
      q    => mips_r3000_1m_dp_andxor_se(8),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(7),
      i1   => mips_r3000_1m_dp_xor_se(7),
      q    => mips_r3000_1m_dp_andxor_se(7),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(6),
      i1   => mips_r3000_1m_dp_xor_se(6),
      q    => mips_r3000_1m_dp_andxor_se(6),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(0),
      i1   => mips_r3000_1m_dp_xor_se(0),
      q    => mips_r3000_1m_dp_andxor_se(0),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(20),
      i1   => mips_r3000_1m_dp_xor_se(20),
      q    => mips_r3000_1m_dp_andxor_se(20),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(25),
      i1   => mips_r3000_1m_dp_xor_se(25),
      q    => mips_r3000_1m_dp_andxor_se(25),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(24),
      i1   => mips_r3000_1m_dp_xor_se(24),
      q    => mips_r3000_1m_dp_andxor_se(24),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(23),
      i1   => mips_r3000_1m_dp_xor_se(23),
      q    => mips_r3000_1m_dp_andxor_se(23),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(22),
      i1   => mips_r3000_1m_dp_xor_se(22),
      q    => mips_r3000_1m_dp_andxor_se(22),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_andxor_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_and_se(11),
      i1   => mips_r3000_1m_dp_xor_se(11),
      q    => mips_r3000_1m_dp_andxor_se(11),
      sel0 => mips_r3000_1m_dp_mux32_andxor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_andxor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_18,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(17),
      q   => mips_r3000_1m_dp_rarith_se(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_28,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_28,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r12 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_11,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r5 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_4,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(3),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_4,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_5 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_5,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_4,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_5,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_5 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_4,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_5,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi23 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(23),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(23),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_23,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_23,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi15 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(15),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(15),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_15,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_15,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb23 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(23),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_26,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_28,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_28,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_3,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(2),
      q   => mips_r3000_1m_dp_rarith_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb1 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(1),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi1 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(1),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(1),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_1,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_31,
      i1  => carith_31_se,
      q   => mips_r3000_1m_dp_rarith_se(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(10),
      q   => mips_r3000_1m_dp_rarith_se(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_17 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_16,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_17,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_6,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_7,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb9 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(9),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_24,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(23),
      q   => mips_r3000_1m_dp_rarith_se(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r6 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_5,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(3),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_5,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb11 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(11),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi4 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(4),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(4),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_4,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_4,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_26,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_20,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(19),
      q   => mips_r3000_1m_dp_rarith_se(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_6,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(5),
      q   => mips_r3000_1m_dp_rarith_se(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb5 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(5),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb24 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(24),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi8 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(8),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(8),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_8,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_8,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_21,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(20),
      q   => mips_r3000_1m_dp_rarith_se(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi17 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(17),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(17),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_17,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_17,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb6 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(6),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb25 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(25),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_26,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_25,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_26,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_28,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_27,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_28,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_12,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(11),
      q   => mips_r3000_1m_dp_rarith_se(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r9 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_8,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_8,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb19 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(19),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_6 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_6,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_5,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_6,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_17,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_19,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_31,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_29,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_5,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(4),
      q   => mips_r3000_1m_dp_rarith_se(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_17 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_17,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_16,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_17,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_9,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_11,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_12 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_12,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_11,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_12,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_28,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_30,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_27,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_30,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(22),
      q   => mips_r3000_1m_dp_rarith_se(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_2,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(1),
      q   => mips_r3000_1m_dp_rarith_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r18 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_17,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_17,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb12 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(12),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_24,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_25,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_9,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_11,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_18 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_17,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_18,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_17,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_19,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_20 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_20,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_19,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_20,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_24 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_24,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_24,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_25,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_24,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_25,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_31,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_30,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_6 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_5,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_6,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_25,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_26,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_7,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(6),
      q   => mips_r3000_1m_dp_rarith_se(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r20 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_19,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi25 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(25),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(25),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_25,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_25,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_20 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_20,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(26),
      q   => mips_r3000_1m_dp_rarith_se(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_6,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(3),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_6,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_9 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_9,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_8,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_9,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb16 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(16),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb27 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(27),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_22,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_13,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_11,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_13,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_30,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_31,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_13,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(12),
      q   => mips_r3000_1m_dp_rarith_se(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r4 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_3,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(1),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_3,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_9 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_8,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_9,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi21 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(21),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(21),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_21,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_21,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi20 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(20),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(20),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_20,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_20,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb22 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(22),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi7 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(7),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(7),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_7,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_7,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_25,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_25,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_25,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(24),
      q   => mips_r3000_1m_dp_rarith_se(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_8,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      q   => mips_r3000_1m_dp_rarith_se(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_22,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_22,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi31 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(31),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(31),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_31,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_31,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb21 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(21),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb28 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(28),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_15,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_11,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_28,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_22,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(21),
      q   => mips_r3000_1m_dp_rarith_se(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r17 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_16,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_16,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_14,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_14,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb15 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(15),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb13 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(13),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_30,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_29,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_30,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_13,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r8 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_7,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(3),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_7,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi22 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(22),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(22),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_22,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_22,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_30,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_15,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_13,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_18 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_18,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_17,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_18,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_30,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_26,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(25),
      q   => mips_r3000_1m_dp_rarith_se(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_16,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      q   => mips_r3000_1m_dp_rarith_se(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_10,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_11,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_7,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_6,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_7,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb14 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(14),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi24 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(24),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(24),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_24,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_24,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb17 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(17),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb29 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(29),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_10 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_9,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_10,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_10 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_10,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_9,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_10,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_21,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_19,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_14,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(13),
      q   => mips_r3000_1m_dp_rarith_se(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_20,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_20,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_15,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_14,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi14 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(14),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(14),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_14,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_14,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb30 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(30),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_28,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_21,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_30,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_24,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_24,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r2 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_1,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(0),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_1,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_3 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_2,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_3,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi13 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(13),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(13),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_13,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_13,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi11 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(11),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(11),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_11,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_11,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_22,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_30,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(29),
      q   => mips_r3000_1m_dp_rarith_se(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_15,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(14),
      q   => mips_r3000_1m_dp_rarith_se(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_26,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_26,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_12,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_12,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi30 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(30),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(30),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_30,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_30,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi27 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(27),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(27),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_27,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_27,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi10 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(10),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(10),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_10,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_10,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_22,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_19,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_22,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_1,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(0),
      q   => mips_r3000_1m_dp_rarith_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_10,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_11,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi26 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(26),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(26),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_26,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_26,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb31 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(31),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi5 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(5),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(5),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_5,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_5,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_28,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(27),
      q   => mips_r3000_1m_dp_rarith_se(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi19 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(19),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(19),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_19,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_19,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi12 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(12),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(12),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_12,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_12,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb0 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(0),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb26 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(26),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi3 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(3),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(3),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_3,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_3,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r16 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_15,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb4 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(4),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb7 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(7),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_20,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_21,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_28,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_12 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_12,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_17,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(16),
      q   => mips_r3000_1m_dp_rarith_se(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_10,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(9),
      q   => mips_r3000_1m_dp_rarith_se(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_30,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_30,
      q   => carith_31_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r10 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_9,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_9,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_18,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_19,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb8 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(8),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi2 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(2),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(2),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_2,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_2,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi6 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(6),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(6),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_6,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_6,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_13,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_24 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_24,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_25,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_26,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_26,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_30,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_30,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(28),
      q   => mips_r3000_1m_dp_rarith_se(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r32 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_31,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_31,
      q   => carith_32_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_18,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_19,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_14,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_15,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_12,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_13,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi29 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(29),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(29),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_29,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_29,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi16 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(16),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(16),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_16,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_16,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb20 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(20),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi28 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(28),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(28),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_28,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_28,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb10 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(10),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_21,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_20,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_21,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_13,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_14,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_14,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_13,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_14,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_21,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_22,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_22,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_21,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_22,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_25,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_31,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_27,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_31,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_9,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(8),
      q   => mips_r3000_1m_dp_rarith_se(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_4,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(3),
      q   => mips_r3000_1m_dp_rarith_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_4_25,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_4_25,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r24 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_18,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_18,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi9 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(9),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(9),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_9,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_9,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_1_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_22,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_23,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_1_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_25,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_27,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_11,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_14,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_27,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_4_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_23,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_4_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_21,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(15),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_21,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb3 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(3),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_2_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_5,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_7,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_2_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_21,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_19,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_21,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s0 : fulladder_x2
   port map (
      a1   => mips_r3000_1m_dp_soper_se(0),
      a2   => mips_r3000_1m_dp_soper_se(0),
      a3   => mips_r3000_1m_dp_soper_se(0),
      a4   => mips_r3000_1m_dp_soper_se(0),
      b1   => mips_r3000_1m_dp_addsub32_carith_se_xorb(0),
      b2   => mips_r3000_1m_dp_addsub32_carith_se_xorb(0),
      b3   => mips_r3000_1m_dp_addsub32_carith_se_xorb(0),
      b4   => mips_r3000_1m_dp_addsub32_carith_se_xorb(0),
      cin1 => i_sub_se,
      cin2 => i_sub_se,
      cin3 => i_sub_se,
      cout => mips_r3000_1m_dp_addsub32_carith_se_c(0),
      sout => mips_r3000_1m_dp_rarith_se(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_s19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(18),
      q   => mips_r3000_1m_dp_rarith_se(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_10,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_10,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r3 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_2,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(1),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_2,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_13,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_12,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_13,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb18 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(18),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_29,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_27,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_29,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_4_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_23,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_26,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_4_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_r14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_3_13,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_c(7),
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_3_13,
      q   => mips_r3000_1m_dp_addsub32_carith_se_c(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_1_3 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_0_3,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_2,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_0_3,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_1_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pigi18 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_soper_se(18),
      b    => mips_r3000_1m_dp_addsub32_carith_se_xorb(18),
      cout => mips_r3000_1m_dp_addsub32_carith_se_gi_0_18,
      sout => mips_r3000_1m_dp_addsub32_carith_se_pi_0_18,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_xorb2 : xr2_x1
   port map (
      i0  => i_sub_se,
      i1  => mips_r3000_1m_dp_yoper_se(2),
      q   => mips_r3000_1m_dp_addsub32_carith_se_xorb(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_2_7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_7,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_5,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_1_7,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_2_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i2_3_14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_14,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_11,
      i2  => mips_r3000_1m_dp_addsub32_carith_se_gi_2_14,
      q   => mips_r3000_1m_dp_addsub32_carith_se_gi_3_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_addsub32_carith_se_pg_i1_3_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_addsub32_carith_se_pi_2_19,
      i1  => mips_r3000_1m_dp_addsub32_carith_se_pi_1_21,
      q   => mips_r3000_1m_dp_addsub32_carith_se_pi_3_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_32 : dp_ts_x4_buf
   port map (
      en   => iopsel_sd(3),
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(10),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(4),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(3),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(1),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(12),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(14),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(9),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(5),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(2),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(13),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(15),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(8),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(7),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(6),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(0),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_imdsgn_sd0,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_3_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_3_enx,
      i    => mips_r3000_1m_dp_i_ri(11),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_3_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_27 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(27),
      q   => res_sm(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_26 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(26),
      q   => res_sm(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_10 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(10),
      q   => res_sm(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_4 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(4),
      q   => res_sm(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_3 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(3),
      q   => res_sm(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_1 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(1),
      q   => res_sm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_12 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(12),
      q   => res_sm(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_14 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(14),
      q   => res_sm(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_16 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(16),
      q   => res_sm(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_18 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(18),
      q   => res_sm(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_31 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(31),
      q   => res_sm(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_30 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(30),
      q   => res_sm(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_29 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(29),
      q   => res_sm(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_9 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(9),
      q   => res_sm(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_5 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(5),
      q   => res_sm(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_2 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(2),
      q   => res_sm(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_13 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(13),
      q   => res_sm(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_15 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(15),
      q   => res_sm(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_17 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(17),
      q   => res_sm(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_19 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(19),
      q   => res_sm(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_28 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(28),
      q   => res_sm(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_21 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(21),
      q   => res_sm(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_8 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(8),
      q   => res_sm(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_7 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(7),
      q   => res_sm(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_6 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(6),
      q   => res_sm(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(0),
      q   => res_sm(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_20 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(20),
      q   => res_sm(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_25 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(25),
      q   => res_sm(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_24 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(24),
      q   => res_sm(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_23 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(23),
      q   => res_sm(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_22 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(22),
      q   => res_sm(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_res_sm_cell_11 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_res_re(11),
      q   => res_sm(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_reg_pc_ri_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => load_si,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(27),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(26),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(10),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(4),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(3),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(1),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(12),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(14),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(16),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(18),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(31),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(30),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(29),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(9),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(5),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(2),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(13),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(15),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(17),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(19),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(28),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(21),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(8),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(7),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(6),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(0),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(20),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(25),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(24),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(23),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(22),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_reg_pc_ri_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_ri_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(11),
      nckx  => mips_r3000_1m_dp_reg_pc_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_ri_nwenx,
      q     => mips_r3000_1m_dp_pc_ri(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_ri_wenx
   );

mips_r3000_1m_dp_etat32_res_se0_cell_32 : dp_ts_x4_buf
   port map (
      en   => i_oper_se(0),
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(27),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(26),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(10),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(4),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(3),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(1),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(12),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(14),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(16),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(18),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(31),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(30),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(29),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(9),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(5),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(2),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(13),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(15),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(17),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(19),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(28),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(21),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(8),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(7),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(6),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(0),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(20),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(25),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(24),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(23),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(22),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se0_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se0_enx,
      i    => mips_r3000_1m_dp_ra_rt_se(11),
      nenx => mips_r3000_1m_dp_etat32_res_se0_nenx,
      q    => mips_r3000_1m_dp_res_se(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_logic_se(0),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(27),
      i1   => mips_r3000_1m_dp_andxor_se(27),
      q    => mips_r3000_1m_dp_rlogic_se(27),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(26),
      i1   => mips_r3000_1m_dp_andxor_se(26),
      q    => mips_r3000_1m_dp_rlogic_se(26),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(10),
      i1   => mips_r3000_1m_dp_andxor_se(10),
      q    => mips_r3000_1m_dp_rlogic_se(10),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(4),
      i1   => mips_r3000_1m_dp_andxor_se(4),
      q    => mips_r3000_1m_dp_rlogic_se(4),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(3),
      i1   => mips_r3000_1m_dp_andxor_se(3),
      q    => mips_r3000_1m_dp_rlogic_se(3),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(1),
      i1   => mips_r3000_1m_dp_andxor_se(1),
      q    => mips_r3000_1m_dp_rlogic_se(1),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(12),
      i1   => mips_r3000_1m_dp_andxor_se(12),
      q    => mips_r3000_1m_dp_rlogic_se(12),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(14),
      i1   => mips_r3000_1m_dp_andxor_se(14),
      q    => mips_r3000_1m_dp_rlogic_se(14),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(16),
      i1   => mips_r3000_1m_dp_andxor_se(16),
      q    => mips_r3000_1m_dp_rlogic_se(16),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(18),
      i1   => mips_r3000_1m_dp_andxor_se(18),
      q    => mips_r3000_1m_dp_rlogic_se(18),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(31),
      i1   => mips_r3000_1m_dp_andxor_se(31),
      q    => mips_r3000_1m_dp_rlogic_se(31),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(30),
      i1   => mips_r3000_1m_dp_andxor_se(30),
      q    => mips_r3000_1m_dp_rlogic_se(30),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(29),
      i1   => mips_r3000_1m_dp_andxor_se(29),
      q    => mips_r3000_1m_dp_rlogic_se(29),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(9),
      i1   => mips_r3000_1m_dp_andxor_se(9),
      q    => mips_r3000_1m_dp_rlogic_se(9),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(5),
      i1   => mips_r3000_1m_dp_andxor_se(5),
      q    => mips_r3000_1m_dp_rlogic_se(5),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(2),
      i1   => mips_r3000_1m_dp_andxor_se(2),
      q    => mips_r3000_1m_dp_rlogic_se(2),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(13),
      i1   => mips_r3000_1m_dp_andxor_se(13),
      q    => mips_r3000_1m_dp_rlogic_se(13),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(15),
      i1   => mips_r3000_1m_dp_andxor_se(15),
      q    => mips_r3000_1m_dp_rlogic_se(15),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(17),
      i1   => mips_r3000_1m_dp_andxor_se(17),
      q    => mips_r3000_1m_dp_rlogic_se(17),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(19),
      i1   => mips_r3000_1m_dp_andxor_se(19),
      q    => mips_r3000_1m_dp_rlogic_se(19),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(28),
      i1   => mips_r3000_1m_dp_andxor_se(28),
      q    => mips_r3000_1m_dp_rlogic_se(28),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(21),
      i1   => mips_r3000_1m_dp_andxor_se(21),
      q    => mips_r3000_1m_dp_rlogic_se(21),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(8),
      i1   => mips_r3000_1m_dp_andxor_se(8),
      q    => mips_r3000_1m_dp_rlogic_se(8),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(7),
      i1   => mips_r3000_1m_dp_andxor_se(7),
      q    => mips_r3000_1m_dp_rlogic_se(7),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(6),
      i1   => mips_r3000_1m_dp_andxor_se(6),
      q    => mips_r3000_1m_dp_rlogic_se(6),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(0),
      i1   => mips_r3000_1m_dp_andxor_se(0),
      q    => mips_r3000_1m_dp_rlogic_se(0),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(20),
      i1   => mips_r3000_1m_dp_andxor_se(20),
      q    => mips_r3000_1m_dp_rlogic_se(20),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(25),
      i1   => mips_r3000_1m_dp_andxor_se(25),
      q    => mips_r3000_1m_dp_rlogic_se(25),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(24),
      i1   => mips_r3000_1m_dp_andxor_se(24),
      q    => mips_r3000_1m_dp_rlogic_se(24),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(23),
      i1   => mips_r3000_1m_dp_andxor_se(23),
      q    => mips_r3000_1m_dp_rlogic_se(23),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(22),
      i1   => mips_r3000_1m_dp_andxor_se(22),
      q    => mips_r3000_1m_dp_rlogic_se(22),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_rlogic_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_ornor_se(11),
      i1   => mips_r3000_1m_dp_andxor_se(11),
      q    => mips_r3000_1m_dp_rlogic_se(11),
      sel0 => mips_r3000_1m_dp_mux32_rlogic_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_rlogic_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(27),
      i1  => mips_r3000_1m_dp_or_se(27),
      q   => mips_r3000_1m_dp_xor_se(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(26),
      i1  => mips_r3000_1m_dp_or_se(26),
      q   => mips_r3000_1m_dp_xor_se(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(10),
      i1  => mips_r3000_1m_dp_or_se(10),
      q   => mips_r3000_1m_dp_xor_se(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(4),
      i1  => mips_r3000_1m_dp_or_se(4),
      q   => mips_r3000_1m_dp_xor_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(3),
      i1  => mips_r3000_1m_dp_or_se(3),
      q   => mips_r3000_1m_dp_xor_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(1),
      i1  => mips_r3000_1m_dp_or_se(1),
      q   => mips_r3000_1m_dp_xor_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(12),
      i1  => mips_r3000_1m_dp_or_se(12),
      q   => mips_r3000_1m_dp_xor_se(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(14),
      i1  => mips_r3000_1m_dp_or_se(14),
      q   => mips_r3000_1m_dp_xor_se(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(16),
      i1  => mips_r3000_1m_dp_or_se(16),
      q   => mips_r3000_1m_dp_xor_se(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(18),
      i1  => mips_r3000_1m_dp_or_se(18),
      q   => mips_r3000_1m_dp_xor_se(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(31),
      i1  => mips_r3000_1m_dp_or_se(31),
      q   => mips_r3000_1m_dp_xor_se(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(30),
      i1  => mips_r3000_1m_dp_or_se(30),
      q   => mips_r3000_1m_dp_xor_se(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(29),
      i1  => mips_r3000_1m_dp_or_se(29),
      q   => mips_r3000_1m_dp_xor_se(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(9),
      i1  => mips_r3000_1m_dp_or_se(9),
      q   => mips_r3000_1m_dp_xor_se(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(5),
      i1  => mips_r3000_1m_dp_or_se(5),
      q   => mips_r3000_1m_dp_xor_se(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(2),
      i1  => mips_r3000_1m_dp_or_se(2),
      q   => mips_r3000_1m_dp_xor_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(13),
      i1  => mips_r3000_1m_dp_or_se(13),
      q   => mips_r3000_1m_dp_xor_se(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(15),
      i1  => mips_r3000_1m_dp_or_se(15),
      q   => mips_r3000_1m_dp_xor_se(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(17),
      i1  => mips_r3000_1m_dp_or_se(17),
      q   => mips_r3000_1m_dp_xor_se(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(19),
      i1  => mips_r3000_1m_dp_or_se(19),
      q   => mips_r3000_1m_dp_xor_se(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(28),
      i1  => mips_r3000_1m_dp_or_se(28),
      q   => mips_r3000_1m_dp_xor_se(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(21),
      i1  => mips_r3000_1m_dp_or_se(21),
      q   => mips_r3000_1m_dp_xor_se(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(8),
      i1  => mips_r3000_1m_dp_or_se(8),
      q   => mips_r3000_1m_dp_xor_se(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(7),
      i1  => mips_r3000_1m_dp_or_se(7),
      q   => mips_r3000_1m_dp_xor_se(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(6),
      i1  => mips_r3000_1m_dp_or_se(6),
      q   => mips_r3000_1m_dp_xor_se(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_0 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(0),
      i1  => mips_r3000_1m_dp_or_se(0),
      q   => mips_r3000_1m_dp_xor_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(20),
      i1  => mips_r3000_1m_dp_or_se(20),
      q   => mips_r3000_1m_dp_xor_se(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(25),
      i1  => mips_r3000_1m_dp_or_se(25),
      q   => mips_r3000_1m_dp_xor_se(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(24),
      i1  => mips_r3000_1m_dp_or_se(24),
      q   => mips_r3000_1m_dp_xor_se(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(23),
      i1  => mips_r3000_1m_dp_or_se(23),
      q   => mips_r3000_1m_dp_xor_se(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(22),
      i1  => mips_r3000_1m_dp_or_se(22),
      q   => mips_r3000_1m_dp_xor_se(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2_or_se_cell_11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_and_se(11),
      i1  => mips_r3000_1m_dp_or_se(11),
      q   => mips_r3000_1m_dp_xor_se(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_tdmw_sd,
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(27),
      i1   => mips_r3000_1m_dp_t_mw_sd(27),
      q    => mips_r3000_1m_dp_toper_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(26),
      i1   => mips_r3000_1m_dp_t_mw_sd(26),
      q    => mips_r3000_1m_dp_toper_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(10),
      i1   => mips_r3000_1m_dp_t_mw_sd(10),
      q    => mips_r3000_1m_dp_toper_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(4),
      i1   => mips_r3000_1m_dp_t_mw_sd(4),
      q    => mips_r3000_1m_dp_toper_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(3),
      i1   => mips_r3000_1m_dp_t_mw_sd(3),
      q    => mips_r3000_1m_dp_toper_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(1),
      i1   => mips_r3000_1m_dp_t_mw_sd(1),
      q    => mips_r3000_1m_dp_toper_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(12),
      i1   => mips_r3000_1m_dp_t_mw_sd(12),
      q    => mips_r3000_1m_dp_toper_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(14),
      i1   => mips_r3000_1m_dp_t_mw_sd(14),
      q    => mips_r3000_1m_dp_toper_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(16),
      i1   => mips_r3000_1m_dp_t_mw_sd(16),
      q    => mips_r3000_1m_dp_toper_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(18),
      i1   => mips_r3000_1m_dp_t_mw_sd(18),
      q    => mips_r3000_1m_dp_toper_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(31),
      i1   => mips_r3000_1m_dp_t_mw_sd(31),
      q    => mips_r3000_1m_dp_toper_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(30),
      i1   => mips_r3000_1m_dp_t_mw_sd(30),
      q    => mips_r3000_1m_dp_toper_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(29),
      i1   => mips_r3000_1m_dp_t_mw_sd(29),
      q    => mips_r3000_1m_dp_toper_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(9),
      i1   => mips_r3000_1m_dp_t_mw_sd(9),
      q    => mips_r3000_1m_dp_toper_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(5),
      i1   => mips_r3000_1m_dp_t_mw_sd(5),
      q    => mips_r3000_1m_dp_toper_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(2),
      i1   => mips_r3000_1m_dp_t_mw_sd(2),
      q    => mips_r3000_1m_dp_toper_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(13),
      i1   => mips_r3000_1m_dp_t_mw_sd(13),
      q    => mips_r3000_1m_dp_toper_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(15),
      i1   => mips_r3000_1m_dp_t_mw_sd(15),
      q    => mips_r3000_1m_dp_toper_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(17),
      i1   => mips_r3000_1m_dp_t_mw_sd(17),
      q    => mips_r3000_1m_dp_toper_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(19),
      i1   => mips_r3000_1m_dp_t_mw_sd(19),
      q    => mips_r3000_1m_dp_toper_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(28),
      i1   => mips_r3000_1m_dp_t_mw_sd(28),
      q    => mips_r3000_1m_dp_toper_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(21),
      i1   => mips_r3000_1m_dp_t_mw_sd(21),
      q    => mips_r3000_1m_dp_toper_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(8),
      i1   => mips_r3000_1m_dp_t_mw_sd(8),
      q    => mips_r3000_1m_dp_toper_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(7),
      i1   => mips_r3000_1m_dp_t_mw_sd(7),
      q    => mips_r3000_1m_dp_toper_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(6),
      i1   => mips_r3000_1m_dp_t_mw_sd(6),
      q    => mips_r3000_1m_dp_toper_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(0),
      i1   => mips_r3000_1m_dp_t_mw_sd(0),
      q    => mips_r3000_1m_dp_toper_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(20),
      i1   => mips_r3000_1m_dp_t_mw_sd(20),
      q    => mips_r3000_1m_dp_toper_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(25),
      i1   => mips_r3000_1m_dp_t_mw_sd(25),
      q    => mips_r3000_1m_dp_toper_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(24),
      i1   => mips_r3000_1m_dp_t_mw_sd(24),
      q    => mips_r3000_1m_dp_toper_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(23),
      i1   => mips_r3000_1m_dp_t_mw_sd(23),
      q    => mips_r3000_1m_dp_toper_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(22),
      i1   => mips_r3000_1m_dp_t_mw_sd(22),
      q    => mips_r3000_1m_dp_toper_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_t_sd(11),
      i1   => mips_r3000_1m_dp_t_mw_sd(11),
      q    => mips_r3000_1m_dp_toper_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_toper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_sdmw_sd,
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(27),
      i1   => mips_r3000_1m_dp_s_mw_sd(27),
      q    => mips_r3000_1m_dp_soper_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(26),
      i1   => mips_r3000_1m_dp_s_mw_sd(26),
      q    => mips_r3000_1m_dp_soper_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(10),
      i1   => mips_r3000_1m_dp_s_mw_sd(10),
      q    => mips_r3000_1m_dp_soper_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(4),
      i1   => mips_r3000_1m_dp_s_mw_sd(4),
      q    => mips_r3000_1m_dp_soper_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(3),
      i1   => mips_r3000_1m_dp_s_mw_sd(3),
      q    => mips_r3000_1m_dp_soper_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(1),
      i1   => mips_r3000_1m_dp_s_mw_sd(1),
      q    => mips_r3000_1m_dp_soper_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(12),
      i1   => mips_r3000_1m_dp_s_mw_sd(12),
      q    => mips_r3000_1m_dp_soper_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(14),
      i1   => mips_r3000_1m_dp_s_mw_sd(14),
      q    => mips_r3000_1m_dp_soper_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(16),
      i1   => mips_r3000_1m_dp_s_mw_sd(16),
      q    => mips_r3000_1m_dp_soper_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(18),
      i1   => mips_r3000_1m_dp_s_mw_sd(18),
      q    => mips_r3000_1m_dp_soper_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(31),
      i1   => mips_r3000_1m_dp_s_mw_sd(31),
      q    => mips_r3000_1m_dp_soper_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(30),
      i1   => mips_r3000_1m_dp_s_mw_sd(30),
      q    => mips_r3000_1m_dp_soper_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(29),
      i1   => mips_r3000_1m_dp_s_mw_sd(29),
      q    => mips_r3000_1m_dp_soper_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(9),
      i1   => mips_r3000_1m_dp_s_mw_sd(9),
      q    => mips_r3000_1m_dp_soper_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(5),
      i1   => mips_r3000_1m_dp_s_mw_sd(5),
      q    => mips_r3000_1m_dp_soper_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(2),
      i1   => mips_r3000_1m_dp_s_mw_sd(2),
      q    => mips_r3000_1m_dp_soper_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(13),
      i1   => mips_r3000_1m_dp_s_mw_sd(13),
      q    => mips_r3000_1m_dp_soper_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(15),
      i1   => mips_r3000_1m_dp_s_mw_sd(15),
      q    => mips_r3000_1m_dp_soper_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(17),
      i1   => mips_r3000_1m_dp_s_mw_sd(17),
      q    => mips_r3000_1m_dp_soper_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(19),
      i1   => mips_r3000_1m_dp_s_mw_sd(19),
      q    => mips_r3000_1m_dp_soper_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(28),
      i1   => mips_r3000_1m_dp_s_mw_sd(28),
      q    => mips_r3000_1m_dp_soper_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(21),
      i1   => mips_r3000_1m_dp_s_mw_sd(21),
      q    => mips_r3000_1m_dp_soper_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(8),
      i1   => mips_r3000_1m_dp_s_mw_sd(8),
      q    => mips_r3000_1m_dp_soper_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(7),
      i1   => mips_r3000_1m_dp_s_mw_sd(7),
      q    => mips_r3000_1m_dp_soper_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(6),
      i1   => mips_r3000_1m_dp_s_mw_sd(6),
      q    => mips_r3000_1m_dp_soper_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(0),
      i1   => mips_r3000_1m_dp_s_mw_sd(0),
      q    => mips_r3000_1m_dp_soper_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(20),
      i1   => mips_r3000_1m_dp_s_mw_sd(20),
      q    => mips_r3000_1m_dp_soper_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(25),
      i1   => mips_r3000_1m_dp_s_mw_sd(25),
      q    => mips_r3000_1m_dp_soper_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(24),
      i1   => mips_r3000_1m_dp_s_mw_sd(24),
      q    => mips_r3000_1m_dp_soper_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(23),
      i1   => mips_r3000_1m_dp_s_mw_sd(23),
      q    => mips_r3000_1m_dp_soper_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(22),
      i1   => mips_r3000_1m_dp_s_mw_sd(22),
      q    => mips_r3000_1m_dp_soper_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_s_sd(11),
      i1   => mips_r3000_1m_dp_s_mw_sd(11),
      q    => mips_r3000_1m_dp_soper_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_soper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instconst1_1c_cell_0 : one_x0
   port map (
      q   => mips_r3000_1m_dp_const1_1c,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_32 : dp_ts_x4_buf
   port map (
      en   => iopsel_sd(0),
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(27),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(26),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(10),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(4),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(3),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(1),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(12),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(14),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(16),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(18),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(31),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(30),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(29),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(9),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(5),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(2),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(13),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(15),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(17),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(19),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(28),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(21),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(8),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(7),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(6),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(0),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(20),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(25),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(24),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(23),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(22),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_0_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_0_enx,
      i    => mips_r3000_1m_dp_cop0op_sd(11),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_0_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_23 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_19,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_27,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_11 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_9,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_13,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_25 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_24,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_26,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_18 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(18),
      i1  => mips_r3000_1m_dp_soper_sd(19),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_8 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(8),
      i1  => mips_r3000_1m_dp_soper_sd(9),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_8,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_7 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_3,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_11,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_3 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_1,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_5,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_20 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(20),
      i1  => mips_r3000_1m_dp_soper_sd(21),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_0 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(0),
      i1  => mips_r3000_1m_dp_soper_sd(1),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_22 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(22),
      i1  => mips_r3000_1m_dp_soper_sd(23),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_28 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(28),
      i1  => mips_r3000_1m_dp_soper_sd(29),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_1 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_0,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_2,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_1,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_5 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_4,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_6,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_13 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_12,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_14,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_15 : no2_x4
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_7,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_23,
      nq  => s_eq_z_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_19 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_17,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_21,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_16 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(16),
      i1  => mips_r3000_1m_dp_soper_sd(17),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_16,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_12 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(12),
      i1  => mips_r3000_1m_dp_soper_sd(13),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_10 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(10),
      i1  => mips_r3000_1m_dp_soper_sd(11),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_24 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(24),
      i1  => mips_r3000_1m_dp_soper_sd(25),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_26 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(26),
      i1  => mips_r3000_1m_dp_soper_sd(27),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_30 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(30),
      i1  => mips_r3000_1m_dp_soper_sd(31),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_17 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_16,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_18,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_27 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_25,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_29,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_29 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_28,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_30,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_21 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_20,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_22,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_14 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(14),
      i1  => mips_r3000_1m_dp_soper_sd(15),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_6 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(6),
      i1  => mips_r3000_1m_dp_soper_sd(7),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_4 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(4),
      i1  => mips_r3000_1m_dp_soper_sd(5),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_2 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(2),
      i1  => mips_r3000_1m_dp_soper_sd(3),
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_2,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_z_sd_nul_9 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_8,
      i1  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_10,
      nq  => mips_r3000_1m_dp_nul_s_eq_z_sd_nul_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_sdm_se,
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(27),
      i1   => mips_r3000_1m_dp_res_re(27),
      q    => mips_r3000_1m_dp_s_mw_se(27),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(26),
      i1   => mips_r3000_1m_dp_res_re(26),
      q    => mips_r3000_1m_dp_s_mw_se(26),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(10),
      i1   => mips_r3000_1m_dp_res_re(10),
      q    => mips_r3000_1m_dp_s_mw_se(10),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(4),
      i1   => mips_r3000_1m_dp_res_re(4),
      q    => mips_r3000_1m_dp_s_mw_se(4),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(3),
      i1   => mips_r3000_1m_dp_res_re(3),
      q    => mips_r3000_1m_dp_s_mw_se(3),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(1),
      i1   => mips_r3000_1m_dp_res_re(1),
      q    => mips_r3000_1m_dp_s_mw_se(1),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(12),
      i1   => mips_r3000_1m_dp_res_re(12),
      q    => mips_r3000_1m_dp_s_mw_se(12),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(14),
      i1   => mips_r3000_1m_dp_res_re(14),
      q    => mips_r3000_1m_dp_s_mw_se(14),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(16),
      i1   => mips_r3000_1m_dp_res_re(16),
      q    => mips_r3000_1m_dp_s_mw_se(16),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(18),
      i1   => mips_r3000_1m_dp_res_re(18),
      q    => mips_r3000_1m_dp_s_mw_se(18),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(31),
      i1   => mips_r3000_1m_dp_res_re(31),
      q    => mips_r3000_1m_dp_s_mw_se(31),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(30),
      i1   => mips_r3000_1m_dp_res_re(30),
      q    => mips_r3000_1m_dp_s_mw_se(30),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(29),
      i1   => mips_r3000_1m_dp_res_re(29),
      q    => mips_r3000_1m_dp_s_mw_se(29),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(9),
      i1   => mips_r3000_1m_dp_res_re(9),
      q    => mips_r3000_1m_dp_s_mw_se(9),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(5),
      i1   => mips_r3000_1m_dp_res_re(5),
      q    => mips_r3000_1m_dp_s_mw_se(5),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(2),
      i1   => mips_r3000_1m_dp_res_re(2),
      q    => mips_r3000_1m_dp_s_mw_se(2),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(13),
      i1   => mips_r3000_1m_dp_res_re(13),
      q    => mips_r3000_1m_dp_s_mw_se(13),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(15),
      i1   => mips_r3000_1m_dp_res_re(15),
      q    => mips_r3000_1m_dp_s_mw_se(15),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(17),
      i1   => mips_r3000_1m_dp_res_re(17),
      q    => mips_r3000_1m_dp_s_mw_se(17),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(19),
      i1   => mips_r3000_1m_dp_res_re(19),
      q    => mips_r3000_1m_dp_s_mw_se(19),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(28),
      i1   => mips_r3000_1m_dp_res_re(28),
      q    => mips_r3000_1m_dp_s_mw_se(28),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(21),
      i1   => mips_r3000_1m_dp_res_re(21),
      q    => mips_r3000_1m_dp_s_mw_se(21),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(8),
      i1   => mips_r3000_1m_dp_res_re(8),
      q    => mips_r3000_1m_dp_s_mw_se(8),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(7),
      i1   => mips_r3000_1m_dp_res_re(7),
      q    => mips_r3000_1m_dp_s_mw_se(7),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(6),
      i1   => mips_r3000_1m_dp_res_re(6),
      q    => mips_r3000_1m_dp_s_mw_se(6),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(0),
      i1   => mips_r3000_1m_dp_res_re(0),
      q    => mips_r3000_1m_dp_s_mw_se(0),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(20),
      i1   => mips_r3000_1m_dp_res_re(20),
      q    => mips_r3000_1m_dp_s_mw_se(20),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(25),
      i1   => mips_r3000_1m_dp_res_re(25),
      q    => mips_r3000_1m_dp_s_mw_se(25),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(24),
      i1   => mips_r3000_1m_dp_res_re(24),
      q    => mips_r3000_1m_dp_s_mw_se(24),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(23),
      i1   => mips_r3000_1m_dp_res_re(23),
      q    => mips_r3000_1m_dp_s_mw_se(23),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(22),
      i1   => mips_r3000_1m_dp_res_re(22),
      q    => mips_r3000_1m_dp_s_mw_se(22),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(11),
      i1   => mips_r3000_1m_dp_res_re(11),
      q    => mips_r3000_1m_dp_s_mw_se(11),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_tdm_se,
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(27),
      i1   => mips_r3000_1m_dp_res_re(27),
      q    => mips_r3000_1m_dp_t_mw_se(27),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(26),
      i1   => mips_r3000_1m_dp_res_re(26),
      q    => mips_r3000_1m_dp_t_mw_se(26),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(10),
      i1   => mips_r3000_1m_dp_res_re(10),
      q    => mips_r3000_1m_dp_t_mw_se(10),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(4),
      i1   => mips_r3000_1m_dp_res_re(4),
      q    => mips_r3000_1m_dp_t_mw_se(4),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(3),
      i1   => mips_r3000_1m_dp_res_re(3),
      q    => mips_r3000_1m_dp_t_mw_se(3),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(1),
      i1   => mips_r3000_1m_dp_res_re(1),
      q    => mips_r3000_1m_dp_t_mw_se(1),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(12),
      i1   => mips_r3000_1m_dp_res_re(12),
      q    => mips_r3000_1m_dp_t_mw_se(12),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(14),
      i1   => mips_r3000_1m_dp_res_re(14),
      q    => mips_r3000_1m_dp_t_mw_se(14),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(16),
      i1   => mips_r3000_1m_dp_res_re(16),
      q    => mips_r3000_1m_dp_t_mw_se(16),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(18),
      i1   => mips_r3000_1m_dp_res_re(18),
      q    => mips_r3000_1m_dp_t_mw_se(18),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(31),
      i1   => mips_r3000_1m_dp_res_re(31),
      q    => mips_r3000_1m_dp_t_mw_se(31),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(30),
      i1   => mips_r3000_1m_dp_res_re(30),
      q    => mips_r3000_1m_dp_t_mw_se(30),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(29),
      i1   => mips_r3000_1m_dp_res_re(29),
      q    => mips_r3000_1m_dp_t_mw_se(29),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(9),
      i1   => mips_r3000_1m_dp_res_re(9),
      q    => mips_r3000_1m_dp_t_mw_se(9),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(5),
      i1   => mips_r3000_1m_dp_res_re(5),
      q    => mips_r3000_1m_dp_t_mw_se(5),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(2),
      i1   => mips_r3000_1m_dp_res_re(2),
      q    => mips_r3000_1m_dp_t_mw_se(2),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(13),
      i1   => mips_r3000_1m_dp_res_re(13),
      q    => mips_r3000_1m_dp_t_mw_se(13),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(15),
      i1   => mips_r3000_1m_dp_res_re(15),
      q    => mips_r3000_1m_dp_t_mw_se(15),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(17),
      i1   => mips_r3000_1m_dp_res_re(17),
      q    => mips_r3000_1m_dp_t_mw_se(17),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(19),
      i1   => mips_r3000_1m_dp_res_re(19),
      q    => mips_r3000_1m_dp_t_mw_se(19),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(28),
      i1   => mips_r3000_1m_dp_res_re(28),
      q    => mips_r3000_1m_dp_t_mw_se(28),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(21),
      i1   => mips_r3000_1m_dp_res_re(21),
      q    => mips_r3000_1m_dp_t_mw_se(21),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(8),
      i1   => mips_r3000_1m_dp_res_re(8),
      q    => mips_r3000_1m_dp_t_mw_se(8),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(7),
      i1   => mips_r3000_1m_dp_res_re(7),
      q    => mips_r3000_1m_dp_t_mw_se(7),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(6),
      i1   => mips_r3000_1m_dp_res_re(6),
      q    => mips_r3000_1m_dp_t_mw_se(6),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(0),
      i1   => mips_r3000_1m_dp_res_re(0),
      q    => mips_r3000_1m_dp_t_mw_se(0),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(20),
      i1   => mips_r3000_1m_dp_res_re(20),
      q    => mips_r3000_1m_dp_t_mw_se(20),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(25),
      i1   => mips_r3000_1m_dp_res_re(25),
      q    => mips_r3000_1m_dp_t_mw_se(25),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(24),
      i1   => mips_r3000_1m_dp_res_re(24),
      q    => mips_r3000_1m_dp_t_mw_se(24),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(23),
      i1   => mips_r3000_1m_dp_res_re(23),
      q    => mips_r3000_1m_dp_t_mw_se(23),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(22),
      i1   => mips_r3000_1m_dp_res_re(22),
      q    => mips_r3000_1m_dp_t_mw_se(22),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(11),
      i1   => mips_r3000_1m_dp_res_re(11),
      q    => mips_r3000_1m_dp_t_mw_se(11),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_reg_res_re_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => load_se,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(27),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(26),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(10),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(4),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(3),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(1),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(12),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(14),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(16),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(18),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(31),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(30),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(29),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(9),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(5),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(2),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(13),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(15),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(17),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(19),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(28),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(21),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(8),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(7),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(6),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(0),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(20),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(25),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(24),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(23),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(22),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_reg_res_re_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_res_re_ckx,
      i     => mips_r3000_1m_dp_res_se(11),
      nckx  => mips_r3000_1m_dp_reg_res_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_res_re_nwenx,
      q     => mips_r3000_1m_dp_res_re(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_res_re_wenx
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_8 : dp_mux_x4_buf
   port map (
      sel  => bytsub_sm(2),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(23),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(23),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(22),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(22),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(21),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(21),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(20),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(20),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(19),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(19),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(18),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(18),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(17),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(17),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm1_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(16),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(16),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm1_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_32 : dp_mux_x4_buf
   port map (
      sel  => mips_r3000_1m_dp_res_re(1),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_27 : dp_mux_x4
   port map (
      i0   => d_in(27),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(27),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_26 : dp_mux_x4
   port map (
      i0   => d_in(26),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(26),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_10 : dp_mux_x4
   port map (
      i0   => d_in(10),
      i1   => d_in(26),
      q    => mips_r3000_1m_dp_data_e_sm(10),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_4 : dp_mux_x4
   port map (
      i0   => d_in(4),
      i1   => d_in(20),
      q    => mips_r3000_1m_dp_data_e_sm(4),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_3 : dp_mux_x4
   port map (
      i0   => d_in(3),
      i1   => d_in(19),
      q    => mips_r3000_1m_dp_data_e_sm(3),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_1 : dp_mux_x4
   port map (
      i0   => d_in(1),
      i1   => d_in(17),
      q    => mips_r3000_1m_dp_data_e_sm(1),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_12 : dp_mux_x4
   port map (
      i0   => d_in(12),
      i1   => d_in(28),
      q    => mips_r3000_1m_dp_data_e_sm(12),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_14 : dp_mux_x4
   port map (
      i0   => d_in(14),
      i1   => d_in(30),
      q    => mips_r3000_1m_dp_data_e_sm(14),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_16 : dp_mux_x4
   port map (
      i0   => d_in(16),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(16),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_18 : dp_mux_x4
   port map (
      i0   => d_in(18),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(18),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_31 : dp_mux_x4
   port map (
      i0   => d_in(31),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(31),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_30 : dp_mux_x4
   port map (
      i0   => d_in(30),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(30),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_29 : dp_mux_x4
   port map (
      i0   => d_in(29),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(29),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_9 : dp_mux_x4
   port map (
      i0   => d_in(9),
      i1   => d_in(25),
      q    => mips_r3000_1m_dp_data_e_sm(9),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_5 : dp_mux_x4
   port map (
      i0   => d_in(5),
      i1   => d_in(21),
      q    => mips_r3000_1m_dp_data_e_sm(5),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_2 : dp_mux_x4
   port map (
      i0   => d_in(2),
      i1   => d_in(18),
      q    => mips_r3000_1m_dp_data_e_sm(2),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_13 : dp_mux_x4
   port map (
      i0   => d_in(13),
      i1   => d_in(29),
      q    => mips_r3000_1m_dp_data_e_sm(13),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_15 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(15),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_17 : dp_mux_x4
   port map (
      i0   => d_in(17),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(17),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_19 : dp_mux_x4
   port map (
      i0   => d_in(19),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(19),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_28 : dp_mux_x4
   port map (
      i0   => d_in(28),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(28),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_21 : dp_mux_x4
   port map (
      i0   => d_in(21),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(21),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_8 : dp_mux_x4
   port map (
      i0   => d_in(8),
      i1   => d_in(24),
      q    => mips_r3000_1m_dp_data_e_sm(8),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_7 : dp_mux_x4
   port map (
      i0   => d_in(7),
      i1   => d_in(23),
      q    => mips_r3000_1m_dp_data_e_sm(7),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_6 : dp_mux_x4
   port map (
      i0   => d_in(6),
      i1   => d_in(22),
      q    => mips_r3000_1m_dp_data_e_sm(6),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_0 : dp_mux_x4
   port map (
      i0   => d_in(0),
      i1   => d_in(16),
      q    => mips_r3000_1m_dp_data_e_sm(0),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_20 : dp_mux_x4
   port map (
      i0   => d_in(20),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(20),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_25 : dp_mux_x4
   port map (
      i0   => d_in(25),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(25),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_24 : dp_mux_x4
   port map (
      i0   => d_in(24),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(24),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_23 : dp_mux_x4
   port map (
      i0   => d_in(23),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(23),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_22 : dp_mux_x4
   port map (
      i0   => d_in(22),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_e_sm(22),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_e_sm_cell_11 : dp_mux_x4
   port map (
      i0   => d_in(11),
      i1   => d_in(27),
      q    => mips_r3000_1m_dp_data_e_sm(11),
      sel0 => mips_r3000_1m_dp_mux32_data_e_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_e_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_oper_se(5),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(27),
      i1   => mips_r3000_1m_dp_soper_se(27),
      q    => mips_r3000_1m_dp_so_to_se(27),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(26),
      i1   => mips_r3000_1m_dp_soper_se(26),
      q    => mips_r3000_1m_dp_so_to_se(26),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(10),
      i1   => mips_r3000_1m_dp_soper_se(10),
      q    => mips_r3000_1m_dp_so_to_se(10),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(4),
      i1   => mips_r3000_1m_dp_soper_se(4),
      q    => mips_r3000_1m_dp_so_to_se(4),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(3),
      i1   => mips_r3000_1m_dp_soper_se(3),
      q    => mips_r3000_1m_dp_so_to_se(3),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(1),
      i1   => mips_r3000_1m_dp_soper_se(1),
      q    => mips_r3000_1m_dp_so_to_se(1),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(12),
      i1   => mips_r3000_1m_dp_soper_se(12),
      q    => mips_r3000_1m_dp_so_to_se(12),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(14),
      i1   => mips_r3000_1m_dp_soper_se(14),
      q    => mips_r3000_1m_dp_so_to_se(14),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(16),
      i1   => mips_r3000_1m_dp_soper_se(16),
      q    => mips_r3000_1m_dp_so_to_se(16),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(18),
      i1   => mips_r3000_1m_dp_soper_se(18),
      q    => mips_r3000_1m_dp_so_to_se(18),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(31),
      i1   => mips_r3000_1m_dp_soper_se(31),
      q    => mips_r3000_1m_dp_so_to_se(31),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(30),
      i1   => mips_r3000_1m_dp_soper_se(30),
      q    => mips_r3000_1m_dp_so_to_se(30),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(29),
      i1   => mips_r3000_1m_dp_soper_se(29),
      q    => mips_r3000_1m_dp_so_to_se(29),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(9),
      i1   => mips_r3000_1m_dp_soper_se(9),
      q    => mips_r3000_1m_dp_so_to_se(9),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(5),
      i1   => mips_r3000_1m_dp_soper_se(5),
      q    => mips_r3000_1m_dp_so_to_se(5),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(2),
      i1   => mips_r3000_1m_dp_soper_se(2),
      q    => mips_r3000_1m_dp_so_to_se(2),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(13),
      i1   => mips_r3000_1m_dp_soper_se(13),
      q    => mips_r3000_1m_dp_so_to_se(13),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(15),
      i1   => mips_r3000_1m_dp_soper_se(15),
      q    => mips_r3000_1m_dp_so_to_se(15),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(17),
      i1   => mips_r3000_1m_dp_soper_se(17),
      q    => mips_r3000_1m_dp_so_to_se(17),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(19),
      i1   => mips_r3000_1m_dp_soper_se(19),
      q    => mips_r3000_1m_dp_so_to_se(19),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(28),
      i1   => mips_r3000_1m_dp_soper_se(28),
      q    => mips_r3000_1m_dp_so_to_se(28),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(21),
      i1   => mips_r3000_1m_dp_soper_se(21),
      q    => mips_r3000_1m_dp_so_to_se(21),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(8),
      i1   => mips_r3000_1m_dp_soper_se(8),
      q    => mips_r3000_1m_dp_so_to_se(8),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(7),
      i1   => mips_r3000_1m_dp_soper_se(7),
      q    => mips_r3000_1m_dp_so_to_se(7),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(6),
      i1   => mips_r3000_1m_dp_soper_se(6),
      q    => mips_r3000_1m_dp_so_to_se(6),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(0),
      i1   => mips_r3000_1m_dp_soper_se(0),
      q    => mips_r3000_1m_dp_so_to_se(0),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(20),
      i1   => mips_r3000_1m_dp_soper_se(20),
      q    => mips_r3000_1m_dp_so_to_se(20),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(25),
      i1   => mips_r3000_1m_dp_soper_se(25),
      q    => mips_r3000_1m_dp_so_to_se(25),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(24),
      i1   => mips_r3000_1m_dp_soper_se(24),
      q    => mips_r3000_1m_dp_so_to_se(24),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(23),
      i1   => mips_r3000_1m_dp_soper_se(23),
      q    => mips_r3000_1m_dp_so_to_se(23),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(22),
      i1   => mips_r3000_1m_dp_soper_se(22),
      q    => mips_r3000_1m_dp_so_to_se(22),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_so_to_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(11),
      i1   => mips_r3000_1m_dp_soper_se(11),
      q    => mips_r3000_1m_dp_so_to_se(11),
      sel0 => mips_r3000_1m_dp_mux32_so_to_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_so_to_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instconst0_1b_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_1b,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_reg_lo_rw_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => wlo_sw,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(27),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(26),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(10),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(4),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(3),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(1),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(12),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(14),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(16),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(18),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(31),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(30),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(29),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(9),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(5),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(2),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(13),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(15),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(17),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(19),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(28),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(21),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(8),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(7),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(6),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(0),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(20),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(25),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(24),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(23),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(22),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_reg_lo_rw_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_lo_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(11),
      nckx  => mips_r3000_1m_dp_reg_lo_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_lo_rw_nwenx,
      q     => mips_r3000_1m_dp_lo_rw(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_lo_rw_wenx
   );

mips_r3000_1m_dp_buffer1_scout_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_const0_1d,
      q   => scout,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_32 : dp_mux_x4_buf
   port map (
      sel  => bdslot_sm,
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(27),
      i1   => mips_r3000_1m_dp_redopc_re(27),
      q    => mips_r3000_1m_dp_epc_xm(27),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(26),
      i1   => mips_r3000_1m_dp_redopc_re(26),
      q    => mips_r3000_1m_dp_epc_xm(26),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(10),
      i1   => mips_r3000_1m_dp_redopc_re(10),
      q    => mips_r3000_1m_dp_epc_xm(10),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(4),
      i1   => mips_r3000_1m_dp_redopc_re(4),
      q    => mips_r3000_1m_dp_epc_xm(4),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(3),
      i1   => mips_r3000_1m_dp_redopc_re(3),
      q    => mips_r3000_1m_dp_epc_xm(3),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(1),
      i1   => mips_r3000_1m_dp_redopc_re(1),
      q    => mips_r3000_1m_dp_epc_xm(1),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(12),
      i1   => mips_r3000_1m_dp_redopc_re(12),
      q    => mips_r3000_1m_dp_epc_xm(12),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(14),
      i1   => mips_r3000_1m_dp_redopc_re(14),
      q    => mips_r3000_1m_dp_epc_xm(14),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(16),
      i1   => mips_r3000_1m_dp_redopc_re(16),
      q    => mips_r3000_1m_dp_epc_xm(16),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(18),
      i1   => mips_r3000_1m_dp_redopc_re(18),
      q    => mips_r3000_1m_dp_epc_xm(18),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(31),
      i1   => mips_r3000_1m_dp_redopc_re(31),
      q    => mips_r3000_1m_dp_epc_xm(31),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(30),
      i1   => mips_r3000_1m_dp_redopc_re(30),
      q    => mips_r3000_1m_dp_epc_xm(30),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(29),
      i1   => mips_r3000_1m_dp_redopc_re(29),
      q    => mips_r3000_1m_dp_epc_xm(29),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(9),
      i1   => mips_r3000_1m_dp_redopc_re(9),
      q    => mips_r3000_1m_dp_epc_xm(9),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(5),
      i1   => mips_r3000_1m_dp_redopc_re(5),
      q    => mips_r3000_1m_dp_epc_xm(5),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(2),
      i1   => mips_r3000_1m_dp_redopc_re(2),
      q    => mips_r3000_1m_dp_epc_xm(2),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(13),
      i1   => mips_r3000_1m_dp_redopc_re(13),
      q    => mips_r3000_1m_dp_epc_xm(13),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(15),
      i1   => mips_r3000_1m_dp_redopc_re(15),
      q    => mips_r3000_1m_dp_epc_xm(15),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(17),
      i1   => mips_r3000_1m_dp_redopc_re(17),
      q    => mips_r3000_1m_dp_epc_xm(17),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(19),
      i1   => mips_r3000_1m_dp_redopc_re(19),
      q    => mips_r3000_1m_dp_epc_xm(19),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(28),
      i1   => mips_r3000_1m_dp_redopc_re(28),
      q    => mips_r3000_1m_dp_epc_xm(28),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(21),
      i1   => mips_r3000_1m_dp_redopc_re(21),
      q    => mips_r3000_1m_dp_epc_xm(21),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(8),
      i1   => mips_r3000_1m_dp_redopc_re(8),
      q    => mips_r3000_1m_dp_epc_xm(8),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(7),
      i1   => mips_r3000_1m_dp_redopc_re(7),
      q    => mips_r3000_1m_dp_epc_xm(7),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(6),
      i1   => mips_r3000_1m_dp_redopc_re(6),
      q    => mips_r3000_1m_dp_epc_xm(6),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(0),
      i1   => mips_r3000_1m_dp_redopc_re(0),
      q    => mips_r3000_1m_dp_epc_xm(0),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(20),
      i1   => mips_r3000_1m_dp_redopc_re(20),
      q    => mips_r3000_1m_dp_epc_xm(20),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(25),
      i1   => mips_r3000_1m_dp_redopc_re(25),
      q    => mips_r3000_1m_dp_epc_xm(25),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(24),
      i1   => mips_r3000_1m_dp_redopc_re(24),
      q    => mips_r3000_1m_dp_epc_xm(24),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(23),
      i1   => mips_r3000_1m_dp_redopc_re(23),
      q    => mips_r3000_1m_dp_epc_xm(23),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(22),
      i1   => mips_r3000_1m_dp_redopc_re(22),
      q    => mips_r3000_1m_dp_epc_xm(22),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xm_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_re(11),
      i1   => mips_r3000_1m_dp_redopc_re(11),
      q    => mips_r3000_1m_dp_epc_xm(11),
      sel0 => mips_r3000_1m_dp_mux32_epc_xm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_8 : dp_mux_x4_buf
   port map (
      sel  => bytsub_sm(3),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(31),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(31),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(30),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(30),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(29),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(29),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(28),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(28),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(27),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(27),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(26),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(26),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(25),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(25),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm2_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(24),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(24),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm2_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm2_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_oper_se(4),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(26),
      i1   => mips_r3000_1m_dp_rarith_se(27),
      q    => mips_r3000_1m_dp_ra_rt_se(27),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(25),
      i1   => mips_r3000_1m_dp_rarith_se(26),
      q    => mips_r3000_1m_dp_ra_rt_se(26),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(9),
      i1   => mips_r3000_1m_dp_rarith_se(10),
      q    => mips_r3000_1m_dp_ra_rt_se(10),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(3),
      i1   => mips_r3000_1m_dp_rarith_se(4),
      q    => mips_r3000_1m_dp_ra_rt_se(4),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(2),
      i1   => mips_r3000_1m_dp_rarith_se(3),
      q    => mips_r3000_1m_dp_ra_rt_se(3),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(0),
      i1   => mips_r3000_1m_dp_rarith_se(1),
      q    => mips_r3000_1m_dp_ra_rt_se(1),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(11),
      i1   => mips_r3000_1m_dp_rarith_se(12),
      q    => mips_r3000_1m_dp_ra_rt_se(12),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(13),
      i1   => mips_r3000_1m_dp_rarith_se(14),
      q    => mips_r3000_1m_dp_ra_rt_se(14),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(15),
      i1   => mips_r3000_1m_dp_rarith_se(16),
      q    => mips_r3000_1m_dp_ra_rt_se(16),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(17),
      i1   => mips_r3000_1m_dp_rarith_se(18),
      q    => mips_r3000_1m_dp_ra_rt_se(18),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(30),
      i1   => mips_r3000_1m_dp_rarith_se(31),
      q    => mips_r3000_1m_dp_ra_rt_se(31),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(29),
      i1   => mips_r3000_1m_dp_rarith_se(30),
      q    => mips_r3000_1m_dp_ra_rt_se(30),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(28),
      i1   => mips_r3000_1m_dp_rarith_se(29),
      q    => mips_r3000_1m_dp_ra_rt_se(29),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(8),
      i1   => mips_r3000_1m_dp_rarith_se(9),
      q    => mips_r3000_1m_dp_ra_rt_se(9),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(4),
      i1   => mips_r3000_1m_dp_rarith_se(5),
      q    => mips_r3000_1m_dp_ra_rt_se(5),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(1),
      i1   => mips_r3000_1m_dp_rarith_se(2),
      q    => mips_r3000_1m_dp_ra_rt_se(2),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(12),
      i1   => mips_r3000_1m_dp_rarith_se(13),
      q    => mips_r3000_1m_dp_ra_rt_se(13),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(14),
      i1   => mips_r3000_1m_dp_rarith_se(15),
      q    => mips_r3000_1m_dp_ra_rt_se(15),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(16),
      i1   => mips_r3000_1m_dp_rarith_se(17),
      q    => mips_r3000_1m_dp_ra_rt_se(17),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(18),
      i1   => mips_r3000_1m_dp_rarith_se(19),
      q    => mips_r3000_1m_dp_ra_rt_se(19),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(27),
      i1   => mips_r3000_1m_dp_rarith_se(28),
      q    => mips_r3000_1m_dp_ra_rt_se(28),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(20),
      i1   => mips_r3000_1m_dp_rarith_se(21),
      q    => mips_r3000_1m_dp_ra_rt_se(21),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(7),
      i1   => mips_r3000_1m_dp_rarith_se(8),
      q    => mips_r3000_1m_dp_ra_rt_se(8),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(6),
      i1   => mips_r3000_1m_dp_rarith_se(7),
      q    => mips_r3000_1m_dp_ra_rt_se(7),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(5),
      i1   => mips_r3000_1m_dp_rarith_se(6),
      q    => mips_r3000_1m_dp_ra_rt_se(6),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_0 : dp_mux_x4
   port map (
      i0   => setbit_se,
      i1   => mips_r3000_1m_dp_rarith_se(0),
      q    => mips_r3000_1m_dp_ra_rt_se(0),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(19),
      i1   => mips_r3000_1m_dp_rarith_se(20),
      q    => mips_r3000_1m_dp_ra_rt_se(20),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(24),
      i1   => mips_r3000_1m_dp_rarith_se(25),
      q    => mips_r3000_1m_dp_ra_rt_se(25),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(23),
      i1   => mips_r3000_1m_dp_rarith_se(24),
      q    => mips_r3000_1m_dp_ra_rt_se(24),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(22),
      i1   => mips_r3000_1m_dp_rarith_se(23),
      q    => mips_r3000_1m_dp_ra_rt_se(23),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(21),
      i1   => mips_r3000_1m_dp_rarith_se(22),
      q    => mips_r3000_1m_dp_ra_rt_se(22),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ra_rt_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_31(10),
      i1   => mips_r3000_1m_dp_rarith_se(11),
      q    => mips_r3000_1m_dp_ra_rt_se(11),
      sel0 => mips_r3000_1m_dp_mux32_ra_rt_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ra_rt_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_27 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(27),
      i1  => mips_r3000_1m_dp_yoper_se(27),
      q   => mips_r3000_1m_dp_or_se(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_26 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(26),
      i1  => mips_r3000_1m_dp_yoper_se(26),
      q   => mips_r3000_1m_dp_or_se(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_10 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(10),
      i1  => mips_r3000_1m_dp_yoper_se(10),
      q   => mips_r3000_1m_dp_or_se(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_4 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(4),
      i1  => mips_r3000_1m_dp_yoper_se(4),
      q   => mips_r3000_1m_dp_or_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_3 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(3),
      i1  => mips_r3000_1m_dp_yoper_se(3),
      q   => mips_r3000_1m_dp_or_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_1 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(1),
      i1  => mips_r3000_1m_dp_yoper_se(1),
      q   => mips_r3000_1m_dp_or_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_12 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(12),
      i1  => mips_r3000_1m_dp_yoper_se(12),
      q   => mips_r3000_1m_dp_or_se(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_14 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(14),
      i1  => mips_r3000_1m_dp_yoper_se(14),
      q   => mips_r3000_1m_dp_or_se(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_16 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(16),
      i1  => mips_r3000_1m_dp_yoper_se(16),
      q   => mips_r3000_1m_dp_or_se(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_18 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(18),
      i1  => mips_r3000_1m_dp_yoper_se(18),
      q   => mips_r3000_1m_dp_or_se(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_31 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(31),
      i1  => mips_r3000_1m_dp_yoper_se(31),
      q   => mips_r3000_1m_dp_or_se(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_30 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(30),
      i1  => mips_r3000_1m_dp_yoper_se(30),
      q   => mips_r3000_1m_dp_or_se(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_29 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(29),
      i1  => mips_r3000_1m_dp_yoper_se(29),
      q   => mips_r3000_1m_dp_or_se(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_9 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(9),
      i1  => mips_r3000_1m_dp_yoper_se(9),
      q   => mips_r3000_1m_dp_or_se(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_5 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(5),
      i1  => mips_r3000_1m_dp_yoper_se(5),
      q   => mips_r3000_1m_dp_or_se(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_2 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(2),
      i1  => mips_r3000_1m_dp_yoper_se(2),
      q   => mips_r3000_1m_dp_or_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_13 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(13),
      i1  => mips_r3000_1m_dp_yoper_se(13),
      q   => mips_r3000_1m_dp_or_se(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_15 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(15),
      i1  => mips_r3000_1m_dp_yoper_se(15),
      q   => mips_r3000_1m_dp_or_se(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_17 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(17),
      i1  => mips_r3000_1m_dp_yoper_se(17),
      q   => mips_r3000_1m_dp_or_se(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_19 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(19),
      i1  => mips_r3000_1m_dp_yoper_se(19),
      q   => mips_r3000_1m_dp_or_se(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_28 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(28),
      i1  => mips_r3000_1m_dp_yoper_se(28),
      q   => mips_r3000_1m_dp_or_se(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_21 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(21),
      i1  => mips_r3000_1m_dp_yoper_se(21),
      q   => mips_r3000_1m_dp_or_se(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_8 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(8),
      i1  => mips_r3000_1m_dp_yoper_se(8),
      q   => mips_r3000_1m_dp_or_se(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_7 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(7),
      i1  => mips_r3000_1m_dp_yoper_se(7),
      q   => mips_r3000_1m_dp_or_se(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_6 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(6),
      i1  => mips_r3000_1m_dp_yoper_se(6),
      q   => mips_r3000_1m_dp_or_se(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_0 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(0),
      i1  => mips_r3000_1m_dp_yoper_se(0),
      q   => mips_r3000_1m_dp_or_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_20 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(20),
      i1  => mips_r3000_1m_dp_yoper_se(20),
      q   => mips_r3000_1m_dp_or_se(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_25 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(25),
      i1  => mips_r3000_1m_dp_yoper_se(25),
      q   => mips_r3000_1m_dp_or_se(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_24 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(24),
      i1  => mips_r3000_1m_dp_yoper_se(24),
      q   => mips_r3000_1m_dp_or_se(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_23 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(23),
      i1  => mips_r3000_1m_dp_yoper_se(23),
      q   => mips_r3000_1m_dp_or_se(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_22 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(22),
      i1  => mips_r3000_1m_dp_yoper_se(22),
      q   => mips_r3000_1m_dp_or_se(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instor2_or_se_cell_11 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(11),
      i1  => mips_r3000_1m_dp_yoper_se(11),
      q   => mips_r3000_1m_dp_or_se(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst1_1a_cell_0 : one_x0
   port map (
      q   => mips_r3000_1m_dp_const1_1a,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_reg_wdata_re_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => load_se,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(27),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(26),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(10),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(4),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(3),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(1),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(12),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(14),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(16),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(18),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(31),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(30),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(29),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(9),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(5),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(2),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(13),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(15),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(17),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(19),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(28),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(21),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(8),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(7),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(6),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(0),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(20),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(25),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(24),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(23),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(22),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_reg_wdata_re_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_wdata_re_ckx,
      i     => mips_r3000_1m_dp_toper_se(11),
      nckx  => mips_r3000_1m_dp_reg_wdata_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_wdata_re_nwenx,
      q     => mips_r3000_1m_dp_wdata_re(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_wdata_re_wenx
   );

mips_r3000_1m_dp_mux32_data_sm_cell_32 : dp_mux_x4_buf
   port map (
      sel  => read_sm,
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(27),
      i1   => mips_r3000_1m_dp_reddat_sm(27),
      q    => mips_r3000_1m_dp_data_sm(27),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(26),
      i1   => mips_r3000_1m_dp_reddat_sm(26),
      q    => mips_r3000_1m_dp_data_sm(26),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(10),
      i1   => mips_r3000_1m_dp_reddat_sm(10),
      q    => mips_r3000_1m_dp_data_sm(10),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(4),
      i1   => mips_r3000_1m_dp_reddat_sm(4),
      q    => mips_r3000_1m_dp_data_sm(4),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(3),
      i1   => mips_r3000_1m_dp_reddat_sm(3),
      q    => mips_r3000_1m_dp_data_sm(3),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(1),
      i1   => mips_r3000_1m_dp_reddat_sm(1),
      q    => mips_r3000_1m_dp_data_sm(1),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(12),
      i1   => mips_r3000_1m_dp_reddat_sm(12),
      q    => mips_r3000_1m_dp_data_sm(12),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(14),
      i1   => mips_r3000_1m_dp_reddat_sm(14),
      q    => mips_r3000_1m_dp_data_sm(14),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(16),
      i1   => mips_r3000_1m_dp_reddat_sm(16),
      q    => mips_r3000_1m_dp_data_sm(16),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(18),
      i1   => mips_r3000_1m_dp_reddat_sm(18),
      q    => mips_r3000_1m_dp_data_sm(18),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(31),
      i1   => mips_r3000_1m_dp_reddat_sm(31),
      q    => mips_r3000_1m_dp_data_sm(31),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(30),
      i1   => mips_r3000_1m_dp_reddat_sm(30),
      q    => mips_r3000_1m_dp_data_sm(30),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(29),
      i1   => mips_r3000_1m_dp_reddat_sm(29),
      q    => mips_r3000_1m_dp_data_sm(29),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(9),
      i1   => mips_r3000_1m_dp_reddat_sm(9),
      q    => mips_r3000_1m_dp_data_sm(9),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(5),
      i1   => mips_r3000_1m_dp_reddat_sm(5),
      q    => mips_r3000_1m_dp_data_sm(5),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(2),
      i1   => mips_r3000_1m_dp_reddat_sm(2),
      q    => mips_r3000_1m_dp_data_sm(2),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(13),
      i1   => mips_r3000_1m_dp_reddat_sm(13),
      q    => mips_r3000_1m_dp_data_sm(13),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(15),
      i1   => mips_r3000_1m_dp_reddat_sm(15),
      q    => mips_r3000_1m_dp_data_sm(15),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(17),
      i1   => mips_r3000_1m_dp_reddat_sm(17),
      q    => mips_r3000_1m_dp_data_sm(17),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(19),
      i1   => mips_r3000_1m_dp_reddat_sm(19),
      q    => mips_r3000_1m_dp_data_sm(19),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(28),
      i1   => mips_r3000_1m_dp_reddat_sm(28),
      q    => mips_r3000_1m_dp_data_sm(28),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(21),
      i1   => mips_r3000_1m_dp_reddat_sm(21),
      q    => mips_r3000_1m_dp_data_sm(21),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(8),
      i1   => mips_r3000_1m_dp_reddat_sm(8),
      q    => mips_r3000_1m_dp_data_sm(8),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(7),
      i1   => mips_r3000_1m_dp_reddat_sm(7),
      q    => mips_r3000_1m_dp_data_sm(7),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(6),
      i1   => mips_r3000_1m_dp_reddat_sm(6),
      q    => mips_r3000_1m_dp_data_sm(6),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(0),
      i1   => mips_r3000_1m_dp_reddat_sm(0),
      q    => mips_r3000_1m_dp_data_sm(0),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(20),
      i1   => mips_r3000_1m_dp_reddat_sm(20),
      q    => mips_r3000_1m_dp_data_sm(20),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(25),
      i1   => mips_r3000_1m_dp_reddat_sm(25),
      q    => mips_r3000_1m_dp_data_sm(25),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(24),
      i1   => mips_r3000_1m_dp_reddat_sm(24),
      q    => mips_r3000_1m_dp_data_sm(24),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(23),
      i1   => mips_r3000_1m_dp_reddat_sm(23),
      q    => mips_r3000_1m_dp_data_sm(23),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(22),
      i1   => mips_r3000_1m_dp_reddat_sm(22),
      q    => mips_r3000_1m_dp_data_sm(22),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_sm_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_res_re(11),
      i1   => mips_r3000_1m_dp_reddat_sm(11),
      q    => mips_r3000_1m_dp_data_sm(11),
      sel0 => mips_r3000_1m_dp_mux32_data_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_8 : dp_mux_x4_buf
   port map (
      sel  => bytsub_sm(1),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(15),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(15),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(14),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(14),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(13),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(13),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(12),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(12),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(11),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(11),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(10),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(10),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(9),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(9),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux8_reddat_sm0_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_x_sm(8),
      i1   => datext_sm,
      q    => mips_r3000_1m_dp_reddat_sm(8),
      sel0 => mips_r3000_1m_dp_mux8_reddat_sm0_sel0,
      sel1 => mips_r3000_1m_dp_mux8_reddat_sm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instnop_i_cell_27 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_26 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_10 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_4 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_3 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_12 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_14 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_16 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_18 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_31 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_30 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_29 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_9 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_5 : one_x0
   port map (
      q   => mips_r3000_1m_dp_nop_i(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_2 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_13 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_15 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_17 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_19 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_28 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_21 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_8 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_7 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_6 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_0 : one_x0
   port map (
      q   => mips_r3000_1m_dp_nop_i(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_20 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_25 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_24 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_23 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_22 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instnop_i_cell_11 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_nop_i(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer1_imdsgn_sd0_cell_0 : buf_x2
   port map (
      i   => imdsgn_sd,
      q   => mips_r3000_1m_dp_imdsgn_sd0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_32 : dp_mux_x4_buf
   port map (
      sel  => bubble_si,
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_27 : dp_mux_x4
   port map (
      i0   => i(27),
      i1   => mips_r3000_1m_dp_nop_i(27),
      q    => mips_r3000_1m_dp_i_ri1(27),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_26 : dp_mux_x4
   port map (
      i0   => i(26),
      i1   => mips_r3000_1m_dp_nop_i(26),
      q    => mips_r3000_1m_dp_i_ri1(26),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_10 : dp_mux_x4
   port map (
      i0   => i(10),
      i1   => mips_r3000_1m_dp_nop_i(10),
      q    => mips_r3000_1m_dp_i_ri1(10),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_4 : dp_mux_x4
   port map (
      i0   => i(4),
      i1   => mips_r3000_1m_dp_nop_i(4),
      q    => mips_r3000_1m_dp_i_ri1(4),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_3 : dp_mux_x4
   port map (
      i0   => i(3),
      i1   => mips_r3000_1m_dp_nop_i(3),
      q    => mips_r3000_1m_dp_i_ri1(3),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_1 : dp_mux_x4
   port map (
      i0   => i(1),
      i1   => mips_r3000_1m_dp_nop_i(1),
      q    => mips_r3000_1m_dp_i_ri1(1),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_12 : dp_mux_x4
   port map (
      i0   => i(12),
      i1   => mips_r3000_1m_dp_nop_i(12),
      q    => mips_r3000_1m_dp_i_ri1(12),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_14 : dp_mux_x4
   port map (
      i0   => i(14),
      i1   => mips_r3000_1m_dp_nop_i(14),
      q    => mips_r3000_1m_dp_i_ri1(14),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_16 : dp_mux_x4
   port map (
      i0   => i(16),
      i1   => mips_r3000_1m_dp_nop_i(16),
      q    => mips_r3000_1m_dp_i_ri1(16),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_18 : dp_mux_x4
   port map (
      i0   => i(18),
      i1   => mips_r3000_1m_dp_nop_i(18),
      q    => mips_r3000_1m_dp_i_ri1(18),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_31 : dp_mux_x4
   port map (
      i0   => i(31),
      i1   => mips_r3000_1m_dp_nop_i(31),
      q    => mips_r3000_1m_dp_i_ri1(31),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_30 : dp_mux_x4
   port map (
      i0   => i(30),
      i1   => mips_r3000_1m_dp_nop_i(30),
      q    => mips_r3000_1m_dp_i_ri1(30),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_29 : dp_mux_x4
   port map (
      i0   => i(29),
      i1   => mips_r3000_1m_dp_nop_i(29),
      q    => mips_r3000_1m_dp_i_ri1(29),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_9 : dp_mux_x4
   port map (
      i0   => i(9),
      i1   => mips_r3000_1m_dp_nop_i(9),
      q    => mips_r3000_1m_dp_i_ri1(9),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_5 : dp_mux_x4
   port map (
      i0   => i(5),
      i1   => mips_r3000_1m_dp_nop_i(5),
      q    => mips_r3000_1m_dp_i_ri1(5),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_2 : dp_mux_x4
   port map (
      i0   => i(2),
      i1   => mips_r3000_1m_dp_nop_i(2),
      q    => mips_r3000_1m_dp_i_ri1(2),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_13 : dp_mux_x4
   port map (
      i0   => i(13),
      i1   => mips_r3000_1m_dp_nop_i(13),
      q    => mips_r3000_1m_dp_i_ri1(13),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_15 : dp_mux_x4
   port map (
      i0   => i(15),
      i1   => mips_r3000_1m_dp_nop_i(15),
      q    => mips_r3000_1m_dp_i_ri1(15),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_17 : dp_mux_x4
   port map (
      i0   => i(17),
      i1   => mips_r3000_1m_dp_nop_i(17),
      q    => mips_r3000_1m_dp_i_ri1(17),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_19 : dp_mux_x4
   port map (
      i0   => i(19),
      i1   => mips_r3000_1m_dp_nop_i(19),
      q    => mips_r3000_1m_dp_i_ri1(19),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_28 : dp_mux_x4
   port map (
      i0   => i(28),
      i1   => mips_r3000_1m_dp_nop_i(28),
      q    => mips_r3000_1m_dp_i_ri1(28),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_21 : dp_mux_x4
   port map (
      i0   => i(21),
      i1   => mips_r3000_1m_dp_nop_i(21),
      q    => mips_r3000_1m_dp_i_ri1(21),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_8 : dp_mux_x4
   port map (
      i0   => i(8),
      i1   => mips_r3000_1m_dp_nop_i(8),
      q    => mips_r3000_1m_dp_i_ri1(8),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_7 : dp_mux_x4
   port map (
      i0   => i(7),
      i1   => mips_r3000_1m_dp_nop_i(7),
      q    => mips_r3000_1m_dp_i_ri1(7),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_6 : dp_mux_x4
   port map (
      i0   => i(6),
      i1   => mips_r3000_1m_dp_nop_i(6),
      q    => mips_r3000_1m_dp_i_ri1(6),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_0 : dp_mux_x4
   port map (
      i0   => i(0),
      i1   => mips_r3000_1m_dp_nop_i(0),
      q    => mips_r3000_1m_dp_i_ri1(0),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_20 : dp_mux_x4
   port map (
      i0   => i(20),
      i1   => mips_r3000_1m_dp_nop_i(20),
      q    => mips_r3000_1m_dp_i_ri1(20),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_25 : dp_mux_x4
   port map (
      i0   => i(25),
      i1   => mips_r3000_1m_dp_nop_i(25),
      q    => mips_r3000_1m_dp_i_ri1(25),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_24 : dp_mux_x4
   port map (
      i0   => i(24),
      i1   => mips_r3000_1m_dp_nop_i(24),
      q    => mips_r3000_1m_dp_i_ri1(24),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_23 : dp_mux_x4
   port map (
      i0   => i(23),
      i1   => mips_r3000_1m_dp_nop_i(23),
      q    => mips_r3000_1m_dp_i_ri1(23),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_22 : dp_mux_x4
   port map (
      i0   => i(22),
      i1   => mips_r3000_1m_dp_nop_i(22),
      q    => mips_r3000_1m_dp_i_ri1(22),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_ri_cell_11 : dp_mux_x4
   port map (
      i0   => i(11),
      i1   => mips_r3000_1m_dp_nop_i(11),
      q    => mips_r3000_1m_dp_i_ri1(11),
      sel0 => mips_r3000_1m_dp_mux32_i_ri_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_ri_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_32 : dp_mux_x4_buf
   port map (
      sel  => reset_xx,
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(27),
      i1   => mips_r3000_1m_dp_reset_a(27),
      q    => mips_r3000_1m_dp_nextpc_xx(27),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(26),
      i1   => mips_r3000_1m_dp_reset_a(26),
      q    => mips_r3000_1m_dp_nextpc_xx(26),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(10),
      i1   => mips_r3000_1m_dp_reset_a(10),
      q    => mips_r3000_1m_dp_nextpc_xx(10),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(4),
      i1   => mips_r3000_1m_dp_reset_a(4),
      q    => mips_r3000_1m_dp_nextpc_xx(4),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(3),
      i1   => mips_r3000_1m_dp_reset_a(3),
      q    => mips_r3000_1m_dp_nextpc_xx(3),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(1),
      i1   => mips_r3000_1m_dp_reset_a(1),
      q    => mips_r3000_1m_dp_nextpc_xx(1),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(12),
      i1   => mips_r3000_1m_dp_reset_a(12),
      q    => mips_r3000_1m_dp_nextpc_xx(12),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(14),
      i1   => mips_r3000_1m_dp_reset_a(14),
      q    => mips_r3000_1m_dp_nextpc_xx(14),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(16),
      i1   => mips_r3000_1m_dp_reset_a(16),
      q    => mips_r3000_1m_dp_nextpc_xx(16),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(18),
      i1   => mips_r3000_1m_dp_reset_a(18),
      q    => mips_r3000_1m_dp_nextpc_xx(18),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(31),
      i1   => mips_r3000_1m_dp_reset_a(31),
      q    => mips_r3000_1m_dp_nextpc_xx(31),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(30),
      i1   => mips_r3000_1m_dp_reset_a(30),
      q    => mips_r3000_1m_dp_nextpc_xx(30),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(29),
      i1   => mips_r3000_1m_dp_reset_a(29),
      q    => mips_r3000_1m_dp_nextpc_xx(29),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(9),
      i1   => mips_r3000_1m_dp_reset_a(9),
      q    => mips_r3000_1m_dp_nextpc_xx(9),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(5),
      i1   => mips_r3000_1m_dp_reset_a(5),
      q    => mips_r3000_1m_dp_nextpc_xx(5),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(2),
      i1   => mips_r3000_1m_dp_reset_a(2),
      q    => mips_r3000_1m_dp_nextpc_xx(2),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(13),
      i1   => mips_r3000_1m_dp_reset_a(13),
      q    => mips_r3000_1m_dp_nextpc_xx(13),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(15),
      i1   => mips_r3000_1m_dp_reset_a(15),
      q    => mips_r3000_1m_dp_nextpc_xx(15),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(17),
      i1   => mips_r3000_1m_dp_reset_a(17),
      q    => mips_r3000_1m_dp_nextpc_xx(17),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(19),
      i1   => mips_r3000_1m_dp_reset_a(19),
      q    => mips_r3000_1m_dp_nextpc_xx(19),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(28),
      i1   => mips_r3000_1m_dp_reset_a(28),
      q    => mips_r3000_1m_dp_nextpc_xx(28),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(21),
      i1   => mips_r3000_1m_dp_reset_a(21),
      q    => mips_r3000_1m_dp_nextpc_xx(21),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(8),
      i1   => mips_r3000_1m_dp_reset_a(8),
      q    => mips_r3000_1m_dp_nextpc_xx(8),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(7),
      i1   => mips_r3000_1m_dp_reset_a(7),
      q    => mips_r3000_1m_dp_nextpc_xx(7),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(6),
      i1   => mips_r3000_1m_dp_reset_a(6),
      q    => mips_r3000_1m_dp_nextpc_xx(6),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(0),
      i1   => mips_r3000_1m_dp_reset_a(0),
      q    => mips_r3000_1m_dp_nextpc_xx(0),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(20),
      i1   => mips_r3000_1m_dp_reset_a(20),
      q    => mips_r3000_1m_dp_nextpc_xx(20),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(25),
      i1   => mips_r3000_1m_dp_reset_a(25),
      q    => mips_r3000_1m_dp_nextpc_xx(25),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(24),
      i1   => mips_r3000_1m_dp_reset_a(24),
      q    => mips_r3000_1m_dp_nextpc_xx(24),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(23),
      i1   => mips_r3000_1m_dp_reset_a(23),
      q    => mips_r3000_1m_dp_nextpc_xx(23),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(22),
      i1   => mips_r3000_1m_dp_reset_a(22),
      q    => mips_r3000_1m_dp_nextpc_xx(22),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_xx0(11),
      i1   => mips_r3000_1m_dp_reset_a(11),
      q    => mips_r3000_1m_dp_nextpc_xx(11),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_27 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_26 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_10 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_4 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_3 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_12 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_14 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_16 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_18 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_30 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_29 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_9 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_5 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_2 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_13 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_15 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_17 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_19 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_28 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_21 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_8 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_7 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_6 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_20 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_25 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_24 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_23 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_22 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_31_cell_11 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_31(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_sdmw_se,
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(27),
      i1   => mips_r3000_1m_dp_s_mw_se(27),
      q    => mips_r3000_1m_dp_soper_se(27),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(26),
      i1   => mips_r3000_1m_dp_s_mw_se(26),
      q    => mips_r3000_1m_dp_soper_se(26),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(10),
      i1   => mips_r3000_1m_dp_s_mw_se(10),
      q    => mips_r3000_1m_dp_soper_se(10),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(4),
      i1   => mips_r3000_1m_dp_s_mw_se(4),
      q    => mips_r3000_1m_dp_soper_se(4),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(3),
      i1   => mips_r3000_1m_dp_s_mw_se(3),
      q    => mips_r3000_1m_dp_soper_se(3),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(1),
      i1   => mips_r3000_1m_dp_s_mw_se(1),
      q    => mips_r3000_1m_dp_soper_se(1),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(12),
      i1   => mips_r3000_1m_dp_s_mw_se(12),
      q    => mips_r3000_1m_dp_soper_se(12),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(14),
      i1   => mips_r3000_1m_dp_s_mw_se(14),
      q    => mips_r3000_1m_dp_soper_se(14),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(16),
      i1   => mips_r3000_1m_dp_s_mw_se(16),
      q    => mips_r3000_1m_dp_soper_se(16),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(18),
      i1   => mips_r3000_1m_dp_s_mw_se(18),
      q    => mips_r3000_1m_dp_soper_se(18),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(31),
      i1   => mips_r3000_1m_dp_s_mw_se(31),
      q    => mips_r3000_1m_dp_soper_se(31),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(30),
      i1   => mips_r3000_1m_dp_s_mw_se(30),
      q    => mips_r3000_1m_dp_soper_se(30),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(29),
      i1   => mips_r3000_1m_dp_s_mw_se(29),
      q    => mips_r3000_1m_dp_soper_se(29),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(9),
      i1   => mips_r3000_1m_dp_s_mw_se(9),
      q    => mips_r3000_1m_dp_soper_se(9),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(5),
      i1   => mips_r3000_1m_dp_s_mw_se(5),
      q    => mips_r3000_1m_dp_soper_se(5),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(2),
      i1   => mips_r3000_1m_dp_s_mw_se(2),
      q    => mips_r3000_1m_dp_soper_se(2),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(13),
      i1   => mips_r3000_1m_dp_s_mw_se(13),
      q    => mips_r3000_1m_dp_soper_se(13),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(15),
      i1   => mips_r3000_1m_dp_s_mw_se(15),
      q    => mips_r3000_1m_dp_soper_se(15),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(17),
      i1   => mips_r3000_1m_dp_s_mw_se(17),
      q    => mips_r3000_1m_dp_soper_se(17),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(19),
      i1   => mips_r3000_1m_dp_s_mw_se(19),
      q    => mips_r3000_1m_dp_soper_se(19),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(28),
      i1   => mips_r3000_1m_dp_s_mw_se(28),
      q    => mips_r3000_1m_dp_soper_se(28),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(21),
      i1   => mips_r3000_1m_dp_s_mw_se(21),
      q    => mips_r3000_1m_dp_soper_se(21),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(8),
      i1   => mips_r3000_1m_dp_s_mw_se(8),
      q    => mips_r3000_1m_dp_soper_se(8),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(7),
      i1   => mips_r3000_1m_dp_s_mw_se(7),
      q    => mips_r3000_1m_dp_soper_se(7),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(6),
      i1   => mips_r3000_1m_dp_s_mw_se(6),
      q    => mips_r3000_1m_dp_soper_se(6),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(0),
      i1   => mips_r3000_1m_dp_s_mw_se(0),
      q    => mips_r3000_1m_dp_soper_se(0),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(20),
      i1   => mips_r3000_1m_dp_s_mw_se(20),
      q    => mips_r3000_1m_dp_soper_se(20),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(25),
      i1   => mips_r3000_1m_dp_s_mw_se(25),
      q    => mips_r3000_1m_dp_soper_se(25),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(24),
      i1   => mips_r3000_1m_dp_s_mw_se(24),
      q    => mips_r3000_1m_dp_soper_se(24),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(23),
      i1   => mips_r3000_1m_dp_s_mw_se(23),
      q    => mips_r3000_1m_dp_soper_se(23),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(22),
      i1   => mips_r3000_1m_dp_s_mw_se(22),
      q    => mips_r3000_1m_dp_soper_se(22),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_rd(11),
      i1   => mips_r3000_1m_dp_s_mw_se(11),
      q    => mips_r3000_1m_dp_soper_se(11),
      sel0 => mips_r3000_1m_dp_mux32_soper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_32 : dp_mux_x4_buf
   port map (
      sel  => wepc_xm,
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(27),
      i1   => mips_r3000_1m_dp_epc_xm(27),
      q    => mips_r3000_1m_dp_epc_rx1(27),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(26),
      i1   => mips_r3000_1m_dp_epc_xm(26),
      q    => mips_r3000_1m_dp_epc_rx1(26),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(10),
      i1   => mips_r3000_1m_dp_epc_xm(10),
      q    => mips_r3000_1m_dp_epc_rx1(10),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(4),
      i1   => mips_r3000_1m_dp_epc_xm(4),
      q    => mips_r3000_1m_dp_epc_rx1(4),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(3),
      i1   => mips_r3000_1m_dp_epc_xm(3),
      q    => mips_r3000_1m_dp_epc_rx1(3),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(1),
      i1   => mips_r3000_1m_dp_epc_xm(1),
      q    => mips_r3000_1m_dp_epc_rx1(1),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(12),
      i1   => mips_r3000_1m_dp_epc_xm(12),
      q    => mips_r3000_1m_dp_epc_rx1(12),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(14),
      i1   => mips_r3000_1m_dp_epc_xm(14),
      q    => mips_r3000_1m_dp_epc_rx1(14),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(16),
      i1   => mips_r3000_1m_dp_epc_xm(16),
      q    => mips_r3000_1m_dp_epc_rx1(16),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(18),
      i1   => mips_r3000_1m_dp_epc_xm(18),
      q    => mips_r3000_1m_dp_epc_rx1(18),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(31),
      i1   => mips_r3000_1m_dp_epc_xm(31),
      q    => mips_r3000_1m_dp_epc_rx1(31),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(30),
      i1   => mips_r3000_1m_dp_epc_xm(30),
      q    => mips_r3000_1m_dp_epc_rx1(30),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(29),
      i1   => mips_r3000_1m_dp_epc_xm(29),
      q    => mips_r3000_1m_dp_epc_rx1(29),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(9),
      i1   => mips_r3000_1m_dp_epc_xm(9),
      q    => mips_r3000_1m_dp_epc_rx1(9),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(5),
      i1   => mips_r3000_1m_dp_epc_xm(5),
      q    => mips_r3000_1m_dp_epc_rx1(5),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(2),
      i1   => mips_r3000_1m_dp_epc_xm(2),
      q    => mips_r3000_1m_dp_epc_rx1(2),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(13),
      i1   => mips_r3000_1m_dp_epc_xm(13),
      q    => mips_r3000_1m_dp_epc_rx1(13),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(15),
      i1   => mips_r3000_1m_dp_epc_xm(15),
      q    => mips_r3000_1m_dp_epc_rx1(15),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(17),
      i1   => mips_r3000_1m_dp_epc_xm(17),
      q    => mips_r3000_1m_dp_epc_rx1(17),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(19),
      i1   => mips_r3000_1m_dp_epc_xm(19),
      q    => mips_r3000_1m_dp_epc_rx1(19),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(28),
      i1   => mips_r3000_1m_dp_epc_xm(28),
      q    => mips_r3000_1m_dp_epc_rx1(28),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(21),
      i1   => mips_r3000_1m_dp_epc_xm(21),
      q    => mips_r3000_1m_dp_epc_rx1(21),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(8),
      i1   => mips_r3000_1m_dp_epc_xm(8),
      q    => mips_r3000_1m_dp_epc_rx1(8),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(7),
      i1   => mips_r3000_1m_dp_epc_xm(7),
      q    => mips_r3000_1m_dp_epc_rx1(7),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(6),
      i1   => mips_r3000_1m_dp_epc_xm(6),
      q    => mips_r3000_1m_dp_epc_rx1(6),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(0),
      i1   => mips_r3000_1m_dp_epc_xm(0),
      q    => mips_r3000_1m_dp_epc_rx1(0),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(20),
      i1   => mips_r3000_1m_dp_epc_xm(20),
      q    => mips_r3000_1m_dp_epc_rx1(20),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(25),
      i1   => mips_r3000_1m_dp_epc_xm(25),
      q    => mips_r3000_1m_dp_epc_rx1(25),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(24),
      i1   => mips_r3000_1m_dp_epc_xm(24),
      q    => mips_r3000_1m_dp_epc_rx1(24),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(23),
      i1   => mips_r3000_1m_dp_epc_xm(23),
      q    => mips_r3000_1m_dp_epc_rx1(23),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(22),
      i1   => mips_r3000_1m_dp_epc_xm(22),
      q    => mips_r3000_1m_dp_epc_rx1(22),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx0(11),
      i1   => mips_r3000_1m_dp_epc_xm(11),
      q    => mips_r3000_1m_dp_epc_rx1(11),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_32 : dp_ts_x4_buf
   port map (
      en   => i_oper_se(3),
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(27),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(26),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(10),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(4),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(3),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(1),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(12),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(14),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(16),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(18),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(31),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(30),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(29),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(9),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(5),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(2),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(13),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(15),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(17),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(19),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(28),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(21),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(8),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(7),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(6),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(0),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(20),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(25),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(24),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(23),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(22),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se3_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se3_enx,
      i    => mips_r3000_1m_dp_i_s_t_se(11),
      nenx => mips_r3000_1m_dp_etat32_res_se3_nenx,
      q    => mips_r3000_1m_dp_res_se(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_32 : dp_ts_x4_buf
   port map (
      en   => i_oper_se(1),
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(27),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(26),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(10),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(4),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(3),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(1),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(12),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(14),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(16),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(18),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(31),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(30),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(29),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(9),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(5),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(2),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(13),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(15),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(17),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(19),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(28),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(21),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(8),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(7),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(6),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(0),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(20),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(25),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(24),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(23),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(22),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se1_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se1_enx,
      i    => mips_r3000_1m_dp_rlogic_se(11),
      nenx => mips_r3000_1m_dp_etat32_res_se1_nenx,
      q    => mips_r3000_1m_dp_res_se(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(27),
      i1  => mips_r3000_1m_dp_yoper_se(27),
      q   => mips_r3000_1m_dp_and_se(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(26),
      i1  => mips_r3000_1m_dp_yoper_se(26),
      q   => mips_r3000_1m_dp_and_se(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_10 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(10),
      i1  => mips_r3000_1m_dp_yoper_se(10),
      q   => mips_r3000_1m_dp_and_se(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_4 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(4),
      i1  => mips_r3000_1m_dp_yoper_se(4),
      q   => mips_r3000_1m_dp_and_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_3 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(3),
      i1  => mips_r3000_1m_dp_yoper_se(3),
      q   => mips_r3000_1m_dp_and_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_1 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(1),
      i1  => mips_r3000_1m_dp_yoper_se(1),
      q   => mips_r3000_1m_dp_and_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_12 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(12),
      i1  => mips_r3000_1m_dp_yoper_se(12),
      q   => mips_r3000_1m_dp_and_se(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(14),
      i1  => mips_r3000_1m_dp_yoper_se(14),
      q   => mips_r3000_1m_dp_and_se(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_16 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(16),
      i1  => mips_r3000_1m_dp_yoper_se(16),
      q   => mips_r3000_1m_dp_and_se(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_18 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(18),
      i1  => mips_r3000_1m_dp_yoper_se(18),
      q   => mips_r3000_1m_dp_and_se(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(31),
      i1  => mips_r3000_1m_dp_yoper_se(31),
      q   => mips_r3000_1m_dp_and_se(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(30),
      i1  => mips_r3000_1m_dp_yoper_se(30),
      q   => mips_r3000_1m_dp_and_se(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(29),
      i1  => mips_r3000_1m_dp_yoper_se(29),
      q   => mips_r3000_1m_dp_and_se(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_9 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(9),
      i1  => mips_r3000_1m_dp_yoper_se(9),
      q   => mips_r3000_1m_dp_and_se(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_5 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(5),
      i1  => mips_r3000_1m_dp_yoper_se(5),
      q   => mips_r3000_1m_dp_and_se(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_2 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(2),
      i1  => mips_r3000_1m_dp_yoper_se(2),
      q   => mips_r3000_1m_dp_and_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(13),
      i1  => mips_r3000_1m_dp_yoper_se(13),
      q   => mips_r3000_1m_dp_and_se(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(15),
      i1  => mips_r3000_1m_dp_yoper_se(15),
      q   => mips_r3000_1m_dp_and_se(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_17 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(17),
      i1  => mips_r3000_1m_dp_yoper_se(17),
      q   => mips_r3000_1m_dp_and_se(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(19),
      i1  => mips_r3000_1m_dp_yoper_se(19),
      q   => mips_r3000_1m_dp_and_se(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(28),
      i1  => mips_r3000_1m_dp_yoper_se(28),
      q   => mips_r3000_1m_dp_and_se(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(21),
      i1  => mips_r3000_1m_dp_yoper_se(21),
      q   => mips_r3000_1m_dp_and_se(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_8 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(8),
      i1  => mips_r3000_1m_dp_yoper_se(8),
      q   => mips_r3000_1m_dp_and_se(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(7),
      i1  => mips_r3000_1m_dp_yoper_se(7),
      q   => mips_r3000_1m_dp_and_se(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_6 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(6),
      i1  => mips_r3000_1m_dp_yoper_se(6),
      q   => mips_r3000_1m_dp_and_se(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_0 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(0),
      i1  => mips_r3000_1m_dp_yoper_se(0),
      q   => mips_r3000_1m_dp_and_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_20 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(20),
      i1  => mips_r3000_1m_dp_yoper_se(20),
      q   => mips_r3000_1m_dp_and_se(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(25),
      i1  => mips_r3000_1m_dp_yoper_se(25),
      q   => mips_r3000_1m_dp_and_se(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_24 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(24),
      i1  => mips_r3000_1m_dp_yoper_se(24),
      q   => mips_r3000_1m_dp_and_se(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(23),
      i1  => mips_r3000_1m_dp_yoper_se(23),
      q   => mips_r3000_1m_dp_and_se(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(22),
      i1  => mips_r3000_1m_dp_yoper_se(22),
      q   => mips_r3000_1m_dp_and_se(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instand2_and_se_cell_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_soper_se(11),
      i1  => mips_r3000_1m_dp_yoper_se(11),
      q   => mips_r3000_1m_dp_and_se(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => be_sd,
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(27),
      i1   => mips_r3000_1m_dp_badvadr_rm(27),
      q    => mips_r3000_1m_dp_br_epc_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(26),
      i1   => mips_r3000_1m_dp_badvadr_rm(26),
      q    => mips_r3000_1m_dp_br_epc_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(10),
      i1   => mips_r3000_1m_dp_badvadr_rm(10),
      q    => mips_r3000_1m_dp_br_epc_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(4),
      i1   => mips_r3000_1m_dp_badvadr_rm(4),
      q    => mips_r3000_1m_dp_br_epc_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(3),
      i1   => mips_r3000_1m_dp_badvadr_rm(3),
      q    => mips_r3000_1m_dp_br_epc_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(1),
      i1   => mips_r3000_1m_dp_badvadr_rm(1),
      q    => mips_r3000_1m_dp_br_epc_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(12),
      i1   => mips_r3000_1m_dp_badvadr_rm(12),
      q    => mips_r3000_1m_dp_br_epc_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(14),
      i1   => mips_r3000_1m_dp_badvadr_rm(14),
      q    => mips_r3000_1m_dp_br_epc_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(16),
      i1   => mips_r3000_1m_dp_badvadr_rm(16),
      q    => mips_r3000_1m_dp_br_epc_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(18),
      i1   => mips_r3000_1m_dp_badvadr_rm(18),
      q    => mips_r3000_1m_dp_br_epc_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(31),
      i1   => mips_r3000_1m_dp_badvadr_rm(31),
      q    => mips_r3000_1m_dp_br_epc_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(30),
      i1   => mips_r3000_1m_dp_badvadr_rm(30),
      q    => mips_r3000_1m_dp_br_epc_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(29),
      i1   => mips_r3000_1m_dp_badvadr_rm(29),
      q    => mips_r3000_1m_dp_br_epc_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(9),
      i1   => mips_r3000_1m_dp_badvadr_rm(9),
      q    => mips_r3000_1m_dp_br_epc_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(5),
      i1   => mips_r3000_1m_dp_badvadr_rm(5),
      q    => mips_r3000_1m_dp_br_epc_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(2),
      i1   => mips_r3000_1m_dp_badvadr_rm(2),
      q    => mips_r3000_1m_dp_br_epc_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(13),
      i1   => mips_r3000_1m_dp_badvadr_rm(13),
      q    => mips_r3000_1m_dp_br_epc_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(15),
      i1   => mips_r3000_1m_dp_badvadr_rm(15),
      q    => mips_r3000_1m_dp_br_epc_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(17),
      i1   => mips_r3000_1m_dp_badvadr_rm(17),
      q    => mips_r3000_1m_dp_br_epc_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(19),
      i1   => mips_r3000_1m_dp_badvadr_rm(19),
      q    => mips_r3000_1m_dp_br_epc_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(28),
      i1   => mips_r3000_1m_dp_badvadr_rm(28),
      q    => mips_r3000_1m_dp_br_epc_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(21),
      i1   => mips_r3000_1m_dp_badvadr_rm(21),
      q    => mips_r3000_1m_dp_br_epc_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(8),
      i1   => mips_r3000_1m_dp_badvadr_rm(8),
      q    => mips_r3000_1m_dp_br_epc_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(7),
      i1   => mips_r3000_1m_dp_badvadr_rm(7),
      q    => mips_r3000_1m_dp_br_epc_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(6),
      i1   => mips_r3000_1m_dp_badvadr_rm(6),
      q    => mips_r3000_1m_dp_br_epc_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(0),
      i1   => mips_r3000_1m_dp_badvadr_rm(0),
      q    => mips_r3000_1m_dp_br_epc_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(20),
      i1   => mips_r3000_1m_dp_badvadr_rm(20),
      q    => mips_r3000_1m_dp_br_epc_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(25),
      i1   => mips_r3000_1m_dp_badvadr_rm(25),
      q    => mips_r3000_1m_dp_br_epc_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(24),
      i1   => mips_r3000_1m_dp_badvadr_rm(24),
      q    => mips_r3000_1m_dp_br_epc_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(23),
      i1   => mips_r3000_1m_dp_badvadr_rm(23),
      q    => mips_r3000_1m_dp_br_epc_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(22),
      i1   => mips_r3000_1m_dp_badvadr_rm(22),
      q    => mips_r3000_1m_dp_br_epc_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_br_epc_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(11),
      i1   => mips_r3000_1m_dp_badvadr_rm(11),
      q    => mips_r3000_1m_dp_br_epc_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_br_epc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_br_epc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instreset_a_cell_27 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_26 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_10 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_4 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_3 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_12 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_14 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_16 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_18 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_31 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_30 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_29 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_9 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_5 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_2 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_13 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_15 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_17 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_19 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_28 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_21 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_8 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_7 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_6 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_20 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_25 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_24 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_23 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_22 : one_x0
   port map (
      q   => mips_r3000_1m_dp_reset_a(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instreset_a_cell_11 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_reset_a(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer1_nextpc_1_se_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_nextpc_rd(1),
      q   => nextpc_1_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_reg_pc_rd_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => nothold_sd,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(27),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(26),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(10),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(4),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(3),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(1),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(12),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(14),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(16),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(18),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(31),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(30),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(29),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(9),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(5),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(2),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(13),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(15),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(17),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(19),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(28),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(21),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(8),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(7),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(6),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(0),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(20),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(25),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(24),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(23),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(22),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_reg_pc_rd_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_pc_rd_ckx,
      i     => mips_r3000_1m_dp_pc_ri(11),
      nckx  => mips_r3000_1m_dp_reg_pc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_pc_rd_nwenx,
      q     => mips_r3000_1m_dp_pc_rd(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_pc_rd_wenx
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_32 : dp_mux_x4_buf
   port map (
      sel  => mips_r3000_1m_dp_res_re(0),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(27),
      i1   => mips_r3000_1m_dp_data_o_sm(27),
      q    => mips_r3000_1m_dp_data_x_sm(27),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(26),
      i1   => mips_r3000_1m_dp_data_o_sm(26),
      q    => mips_r3000_1m_dp_data_x_sm(26),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(10),
      i1   => mips_r3000_1m_dp_data_o_sm(10),
      q    => mips_r3000_1m_dp_data_x_sm(10),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(4),
      i1   => mips_r3000_1m_dp_data_o_sm(4),
      q    => mips_r3000_1m_dp_data_x_sm(4),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(3),
      i1   => mips_r3000_1m_dp_data_o_sm(3),
      q    => mips_r3000_1m_dp_data_x_sm(3),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(1),
      i1   => mips_r3000_1m_dp_data_o_sm(1),
      q    => mips_r3000_1m_dp_data_x_sm(1),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(12),
      i1   => mips_r3000_1m_dp_data_o_sm(12),
      q    => mips_r3000_1m_dp_data_x_sm(12),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(14),
      i1   => mips_r3000_1m_dp_data_o_sm(14),
      q    => mips_r3000_1m_dp_data_x_sm(14),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(16),
      i1   => mips_r3000_1m_dp_data_o_sm(16),
      q    => mips_r3000_1m_dp_data_x_sm(16),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(18),
      i1   => mips_r3000_1m_dp_data_o_sm(18),
      q    => mips_r3000_1m_dp_data_x_sm(18),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(31),
      i1   => mips_r3000_1m_dp_data_o_sm(31),
      q    => mips_r3000_1m_dp_data_x_sm(31),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(30),
      i1   => mips_r3000_1m_dp_data_o_sm(30),
      q    => mips_r3000_1m_dp_data_x_sm(30),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(29),
      i1   => mips_r3000_1m_dp_data_o_sm(29),
      q    => mips_r3000_1m_dp_data_x_sm(29),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(9),
      i1   => mips_r3000_1m_dp_data_o_sm(9),
      q    => mips_r3000_1m_dp_data_x_sm(9),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(5),
      i1   => mips_r3000_1m_dp_data_o_sm(5),
      q    => mips_r3000_1m_dp_data_x_sm(5),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(2),
      i1   => mips_r3000_1m_dp_data_o_sm(2),
      q    => mips_r3000_1m_dp_data_x_sm(2),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(13),
      i1   => mips_r3000_1m_dp_data_o_sm(13),
      q    => mips_r3000_1m_dp_data_x_sm(13),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(15),
      i1   => mips_r3000_1m_dp_data_o_sm(15),
      q    => mips_r3000_1m_dp_data_x_sm(15),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(17),
      i1   => mips_r3000_1m_dp_data_o_sm(17),
      q    => mips_r3000_1m_dp_data_x_sm(17),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(19),
      i1   => mips_r3000_1m_dp_data_o_sm(19),
      q    => mips_r3000_1m_dp_data_x_sm(19),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(28),
      i1   => mips_r3000_1m_dp_data_o_sm(28),
      q    => mips_r3000_1m_dp_data_x_sm(28),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(21),
      i1   => mips_r3000_1m_dp_data_o_sm(21),
      q    => mips_r3000_1m_dp_data_x_sm(21),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(8),
      i1   => mips_r3000_1m_dp_data_o_sm(8),
      q    => mips_r3000_1m_dp_data_x_sm(8),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(7),
      i1   => mips_r3000_1m_dp_data_o_sm(7),
      q    => mips_r3000_1m_dp_data_x_sm(7),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(6),
      i1   => mips_r3000_1m_dp_data_o_sm(6),
      q    => mips_r3000_1m_dp_data_x_sm(6),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(0),
      i1   => mips_r3000_1m_dp_data_o_sm(0),
      q    => mips_r3000_1m_dp_data_x_sm(0),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(20),
      i1   => mips_r3000_1m_dp_data_o_sm(20),
      q    => mips_r3000_1m_dp_data_x_sm(20),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(25),
      i1   => mips_r3000_1m_dp_data_o_sm(25),
      q    => mips_r3000_1m_dp_data_x_sm(25),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(24),
      i1   => mips_r3000_1m_dp_data_o_sm(24),
      q    => mips_r3000_1m_dp_data_x_sm(24),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(23),
      i1   => mips_r3000_1m_dp_data_o_sm(23),
      q    => mips_r3000_1m_dp_data_x_sm(23),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(22),
      i1   => mips_r3000_1m_dp_data_o_sm(22),
      q    => mips_r3000_1m_dp_data_x_sm(22),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_x_sm_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_e_sm(11),
      i1   => mips_r3000_1m_dp_data_o_sm(11),
      q    => mips_r3000_1m_dp_data_x_sm(11),
      sel0 => mips_r3000_1m_dp_mux32_data_x_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_x_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_allj_sd,
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(27),
      i1   => mips_r3000_1m_dp_jadr_sd(27),
      q    => mips_r3000_1m_dp_nextpc_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(26),
      i1   => mips_r3000_1m_dp_jadr_sd(26),
      q    => mips_r3000_1m_dp_nextpc_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(10),
      i1   => mips_r3000_1m_dp_jadr_sd(10),
      q    => mips_r3000_1m_dp_nextpc_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(4),
      i1   => mips_r3000_1m_dp_jadr_sd(4),
      q    => mips_r3000_1m_dp_nextpc_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(3),
      i1   => mips_r3000_1m_dp_jadr_sd(3),
      q    => mips_r3000_1m_dp_nextpc_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(1),
      i1   => mips_r3000_1m_dp_jadr_sd(1),
      q    => mips_r3000_1m_dp_nextpc_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(12),
      i1   => mips_r3000_1m_dp_jadr_sd(12),
      q    => mips_r3000_1m_dp_nextpc_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(14),
      i1   => mips_r3000_1m_dp_jadr_sd(14),
      q    => mips_r3000_1m_dp_nextpc_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(16),
      i1   => mips_r3000_1m_dp_jadr_sd(16),
      q    => mips_r3000_1m_dp_nextpc_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(18),
      i1   => mips_r3000_1m_dp_jadr_sd(18),
      q    => mips_r3000_1m_dp_nextpc_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(31),
      i1   => mips_r3000_1m_dp_jadr_sd(31),
      q    => mips_r3000_1m_dp_nextpc_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(30),
      i1   => mips_r3000_1m_dp_jadr_sd(30),
      q    => mips_r3000_1m_dp_nextpc_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(29),
      i1   => mips_r3000_1m_dp_jadr_sd(29),
      q    => mips_r3000_1m_dp_nextpc_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(9),
      i1   => mips_r3000_1m_dp_jadr_sd(9),
      q    => mips_r3000_1m_dp_nextpc_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(5),
      i1   => mips_r3000_1m_dp_jadr_sd(5),
      q    => mips_r3000_1m_dp_nextpc_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(2),
      i1   => mips_r3000_1m_dp_jadr_sd(2),
      q    => mips_r3000_1m_dp_nextpc_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(13),
      i1   => mips_r3000_1m_dp_jadr_sd(13),
      q    => mips_r3000_1m_dp_nextpc_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(15),
      i1   => mips_r3000_1m_dp_jadr_sd(15),
      q    => mips_r3000_1m_dp_nextpc_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(17),
      i1   => mips_r3000_1m_dp_jadr_sd(17),
      q    => mips_r3000_1m_dp_nextpc_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(19),
      i1   => mips_r3000_1m_dp_jadr_sd(19),
      q    => mips_r3000_1m_dp_nextpc_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(28),
      i1   => mips_r3000_1m_dp_jadr_sd(28),
      q    => mips_r3000_1m_dp_nextpc_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(21),
      i1   => mips_r3000_1m_dp_jadr_sd(21),
      q    => mips_r3000_1m_dp_nextpc_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(8),
      i1   => mips_r3000_1m_dp_jadr_sd(8),
      q    => mips_r3000_1m_dp_nextpc_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(7),
      i1   => mips_r3000_1m_dp_jadr_sd(7),
      q    => mips_r3000_1m_dp_nextpc_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(6),
      i1   => mips_r3000_1m_dp_jadr_sd(6),
      q    => mips_r3000_1m_dp_nextpc_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(0),
      i1   => mips_r3000_1m_dp_jadr_sd(0),
      q    => mips_r3000_1m_dp_nextpc_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(20),
      i1   => mips_r3000_1m_dp_jadr_sd(20),
      q    => mips_r3000_1m_dp_nextpc_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(25),
      i1   => mips_r3000_1m_dp_jadr_sd(25),
      q    => mips_r3000_1m_dp_nextpc_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(24),
      i1   => mips_r3000_1m_dp_jadr_sd(24),
      q    => mips_r3000_1m_dp_nextpc_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(23),
      i1   => mips_r3000_1m_dp_jadr_sd(23),
      q    => mips_r3000_1m_dp_nextpc_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(22),
      i1   => mips_r3000_1m_dp_jadr_sd(22),
      q    => mips_r3000_1m_dp_nextpc_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badr_sd(11),
      i1   => mips_r3000_1m_dp_jadr_sd(11),
      q    => mips_r3000_1m_dp_nextpc_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_reg_data_rm_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => load_sm,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(27),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(26),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(10),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(4),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(3),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(1),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(12),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(14),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(16),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(18),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(31),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(30),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(29),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(9),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(5),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(2),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(13),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(15),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(17),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(19),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(28),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(21),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(8),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(7),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(6),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(0),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(20),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(25),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(24),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(23),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(22),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_data_rm_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_data_rm_ckx,
      i     => mips_r3000_1m_dp_data_sm(11),
      nckx  => mips_r3000_1m_dp_reg_data_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_data_rm_nwenx,
      q     => mips_r3000_1m_dp_data_rm(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_data_rm_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => load_sd,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(27),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(26),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(10),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(4),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(3),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(1),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(12),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(14),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(16),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(18),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(31),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(30),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(29),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(9),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(5),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(2),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(13),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(15),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(17),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(19),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(28),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(21),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(8),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(7),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(6),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(0),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(20),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(25),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(24),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(23),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(22),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_ioper_rd_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_ioper_rd_ckx,
      i     => mips_r3000_1m_dp_ioper_sd(11),
      nckx  => mips_r3000_1m_dp_reg_ioper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_ioper_rd_nwenx,
      q     => mips_r3000_1m_dp_ioper_rd(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_ioper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => mips_r3000_1m_dp_const1_1a,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(27),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(26),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(10),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(4),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(3),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(1),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(12),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(14),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(16),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(18),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(31),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(30),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(29),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(9),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(5),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(2),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(13),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(15),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(17),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(19),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(28),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(21),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(8),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(7),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(6),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(0),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(20),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(25),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(24),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(23),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(22),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_reg_soper_rd_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_soper_rd_ckx,
      i     => mips_r3000_1m_dp_soper_rd0(11),
      nckx  => mips_r3000_1m_dp_reg_soper_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_soper_rd_nwenx,
      q     => mips_r3000_1m_dp_soper_rd(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_soper_rd_wenx
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_oper_se(6),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(27),
      i1   => mips_r3000_1m_dp_ioper_rd(27),
      q    => mips_r3000_1m_dp_i_s_t_se(27),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(26),
      i1   => mips_r3000_1m_dp_ioper_rd(26),
      q    => mips_r3000_1m_dp_i_s_t_se(26),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(10),
      i1   => mips_r3000_1m_dp_ioper_rd(10),
      q    => mips_r3000_1m_dp_i_s_t_se(10),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(4),
      i1   => mips_r3000_1m_dp_ioper_rd(4),
      q    => mips_r3000_1m_dp_i_s_t_se(4),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(3),
      i1   => mips_r3000_1m_dp_ioper_rd(3),
      q    => mips_r3000_1m_dp_i_s_t_se(3),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(1),
      i1   => mips_r3000_1m_dp_ioper_rd(1),
      q    => mips_r3000_1m_dp_i_s_t_se(1),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(12),
      i1   => mips_r3000_1m_dp_ioper_rd(12),
      q    => mips_r3000_1m_dp_i_s_t_se(12),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(14),
      i1   => mips_r3000_1m_dp_ioper_rd(14),
      q    => mips_r3000_1m_dp_i_s_t_se(14),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(16),
      i1   => mips_r3000_1m_dp_ioper_rd(16),
      q    => mips_r3000_1m_dp_i_s_t_se(16),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(18),
      i1   => mips_r3000_1m_dp_ioper_rd(18),
      q    => mips_r3000_1m_dp_i_s_t_se(18),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(31),
      i1   => mips_r3000_1m_dp_ioper_rd(31),
      q    => mips_r3000_1m_dp_i_s_t_se(31),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(30),
      i1   => mips_r3000_1m_dp_ioper_rd(30),
      q    => mips_r3000_1m_dp_i_s_t_se(30),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(29),
      i1   => mips_r3000_1m_dp_ioper_rd(29),
      q    => mips_r3000_1m_dp_i_s_t_se(29),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(9),
      i1   => mips_r3000_1m_dp_ioper_rd(9),
      q    => mips_r3000_1m_dp_i_s_t_se(9),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(5),
      i1   => mips_r3000_1m_dp_ioper_rd(5),
      q    => mips_r3000_1m_dp_i_s_t_se(5),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(2),
      i1   => mips_r3000_1m_dp_ioper_rd(2),
      q    => mips_r3000_1m_dp_i_s_t_se(2),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(13),
      i1   => mips_r3000_1m_dp_ioper_rd(13),
      q    => mips_r3000_1m_dp_i_s_t_se(13),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(15),
      i1   => mips_r3000_1m_dp_ioper_rd(15),
      q    => mips_r3000_1m_dp_i_s_t_se(15),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(17),
      i1   => mips_r3000_1m_dp_ioper_rd(17),
      q    => mips_r3000_1m_dp_i_s_t_se(17),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(19),
      i1   => mips_r3000_1m_dp_ioper_rd(19),
      q    => mips_r3000_1m_dp_i_s_t_se(19),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(28),
      i1   => mips_r3000_1m_dp_ioper_rd(28),
      q    => mips_r3000_1m_dp_i_s_t_se(28),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(21),
      i1   => mips_r3000_1m_dp_ioper_rd(21),
      q    => mips_r3000_1m_dp_i_s_t_se(21),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(8),
      i1   => mips_r3000_1m_dp_ioper_rd(8),
      q    => mips_r3000_1m_dp_i_s_t_se(8),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(7),
      i1   => mips_r3000_1m_dp_ioper_rd(7),
      q    => mips_r3000_1m_dp_i_s_t_se(7),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(6),
      i1   => mips_r3000_1m_dp_ioper_rd(6),
      q    => mips_r3000_1m_dp_i_s_t_se(6),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(0),
      i1   => mips_r3000_1m_dp_ioper_rd(0),
      q    => mips_r3000_1m_dp_i_s_t_se(0),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(20),
      i1   => mips_r3000_1m_dp_ioper_rd(20),
      q    => mips_r3000_1m_dp_i_s_t_se(20),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(25),
      i1   => mips_r3000_1m_dp_ioper_rd(25),
      q    => mips_r3000_1m_dp_i_s_t_se(25),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(24),
      i1   => mips_r3000_1m_dp_ioper_rd(24),
      q    => mips_r3000_1m_dp_i_s_t_se(24),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(23),
      i1   => mips_r3000_1m_dp_ioper_rd(23),
      q    => mips_r3000_1m_dp_i_s_t_se(23),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(22),
      i1   => mips_r3000_1m_dp_ioper_rd(22),
      q    => mips_r3000_1m_dp_i_s_t_se(22),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_i_s_t_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_so_to_se(11),
      i1   => mips_r3000_1m_dp_ioper_rd(11),
      q    => mips_r3000_1m_dp_i_s_t_se(11),
      sel0 => mips_r3000_1m_dp_mux32_i_s_t_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_i_s_t_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => lui_sd,
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(27),
      i1   => mips_r3000_1m_dp_i_ri(27),
      q    => mips_r3000_1m_dp_effto_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(26),
      i1   => mips_r3000_1m_dp_i_ri(26),
      q    => mips_r3000_1m_dp_effto_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(10),
      i1   => mips_r3000_1m_dp_i_ri(10),
      q    => mips_r3000_1m_dp_effto_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(4),
      i1   => mips_r3000_1m_dp_i_ri(4),
      q    => mips_r3000_1m_dp_effto_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(3),
      i1   => mips_r3000_1m_dp_i_ri(3),
      q    => mips_r3000_1m_dp_effto_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(1),
      i1   => mips_r3000_1m_dp_i_ri(1),
      q    => mips_r3000_1m_dp_effto_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(12),
      i1   => mips_r3000_1m_dp_i_ri(12),
      q    => mips_r3000_1m_dp_effto_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(14),
      i1   => mips_r3000_1m_dp_i_ri(14),
      q    => mips_r3000_1m_dp_effto_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(16),
      i1   => mips_r3000_1m_dp_i_ri(16),
      q    => mips_r3000_1m_dp_effto_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(18),
      i1   => mips_r3000_1m_dp_i_ri(18),
      q    => mips_r3000_1m_dp_effto_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(31),
      i1   => mips_r3000_1m_dp_i_ri(31),
      q    => mips_r3000_1m_dp_effto_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(30),
      i1   => mips_r3000_1m_dp_i_ri(30),
      q    => mips_r3000_1m_dp_effto_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(29),
      i1   => mips_r3000_1m_dp_i_ri(29),
      q    => mips_r3000_1m_dp_effto_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(9),
      i1   => mips_r3000_1m_dp_i_ri(9),
      q    => mips_r3000_1m_dp_effto_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(5),
      i1   => mips_r3000_1m_dp_i_ri(5),
      q    => mips_r3000_1m_dp_effto_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(2),
      i1   => mips_r3000_1m_dp_i_ri(2),
      q    => mips_r3000_1m_dp_effto_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(13),
      i1   => mips_r3000_1m_dp_i_ri(13),
      q    => mips_r3000_1m_dp_effto_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(15),
      i1   => mips_r3000_1m_dp_i_ri(15),
      q    => mips_r3000_1m_dp_effto_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(17),
      i1   => mips_r3000_1m_dp_i_ri(17),
      q    => mips_r3000_1m_dp_effto_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(19),
      i1   => mips_r3000_1m_dp_i_ri(19),
      q    => mips_r3000_1m_dp_effto_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(28),
      i1   => mips_r3000_1m_dp_i_ri(28),
      q    => mips_r3000_1m_dp_effto_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(21),
      i1   => mips_r3000_1m_dp_i_ri(21),
      q    => mips_r3000_1m_dp_effto_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(8),
      i1   => mips_r3000_1m_dp_i_ri(8),
      q    => mips_r3000_1m_dp_effto_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(7),
      i1   => mips_r3000_1m_dp_i_ri(7),
      q    => mips_r3000_1m_dp_effto_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(6),
      i1   => mips_r3000_1m_dp_i_ri(6),
      q    => mips_r3000_1m_dp_effto_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(0),
      i1   => mips_r3000_1m_dp_i_ri(0),
      q    => mips_r3000_1m_dp_effto_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(20),
      i1   => mips_r3000_1m_dp_i_ri(20),
      q    => mips_r3000_1m_dp_effto_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(25),
      i1   => mips_r3000_1m_dp_i_ri(25),
      q    => mips_r3000_1m_dp_effto_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(24),
      i1   => mips_r3000_1m_dp_i_ri(24),
      q    => mips_r3000_1m_dp_effto_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(23),
      i1   => mips_r3000_1m_dp_i_ri(23),
      q    => mips_r3000_1m_dp_effto_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(22),
      i1   => mips_r3000_1m_dp_i_ri(22),
      q    => mips_r3000_1m_dp_effto_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_effto_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_sd(11),
      i1   => mips_r3000_1m_dp_i_ri(11),
      q    => mips_r3000_1m_dp_effto_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_effto_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_effto_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_tdm_sd,
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(27),
      i1   => mips_r3000_1m_dp_res_re(27),
      q    => mips_r3000_1m_dp_t_mw_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(26),
      i1   => mips_r3000_1m_dp_res_re(26),
      q    => mips_r3000_1m_dp_t_mw_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(10),
      i1   => mips_r3000_1m_dp_res_re(10),
      q    => mips_r3000_1m_dp_t_mw_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(4),
      i1   => mips_r3000_1m_dp_res_re(4),
      q    => mips_r3000_1m_dp_t_mw_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(3),
      i1   => mips_r3000_1m_dp_res_re(3),
      q    => mips_r3000_1m_dp_t_mw_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(1),
      i1   => mips_r3000_1m_dp_res_re(1),
      q    => mips_r3000_1m_dp_t_mw_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(12),
      i1   => mips_r3000_1m_dp_res_re(12),
      q    => mips_r3000_1m_dp_t_mw_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(14),
      i1   => mips_r3000_1m_dp_res_re(14),
      q    => mips_r3000_1m_dp_t_mw_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(16),
      i1   => mips_r3000_1m_dp_res_re(16),
      q    => mips_r3000_1m_dp_t_mw_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(18),
      i1   => mips_r3000_1m_dp_res_re(18),
      q    => mips_r3000_1m_dp_t_mw_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(31),
      i1   => mips_r3000_1m_dp_res_re(31),
      q    => mips_r3000_1m_dp_t_mw_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(30),
      i1   => mips_r3000_1m_dp_res_re(30),
      q    => mips_r3000_1m_dp_t_mw_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(29),
      i1   => mips_r3000_1m_dp_res_re(29),
      q    => mips_r3000_1m_dp_t_mw_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(9),
      i1   => mips_r3000_1m_dp_res_re(9),
      q    => mips_r3000_1m_dp_t_mw_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(5),
      i1   => mips_r3000_1m_dp_res_re(5),
      q    => mips_r3000_1m_dp_t_mw_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(2),
      i1   => mips_r3000_1m_dp_res_re(2),
      q    => mips_r3000_1m_dp_t_mw_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(13),
      i1   => mips_r3000_1m_dp_res_re(13),
      q    => mips_r3000_1m_dp_t_mw_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(15),
      i1   => mips_r3000_1m_dp_res_re(15),
      q    => mips_r3000_1m_dp_t_mw_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(17),
      i1   => mips_r3000_1m_dp_res_re(17),
      q    => mips_r3000_1m_dp_t_mw_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(19),
      i1   => mips_r3000_1m_dp_res_re(19),
      q    => mips_r3000_1m_dp_t_mw_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(28),
      i1   => mips_r3000_1m_dp_res_re(28),
      q    => mips_r3000_1m_dp_t_mw_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(21),
      i1   => mips_r3000_1m_dp_res_re(21),
      q    => mips_r3000_1m_dp_t_mw_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(8),
      i1   => mips_r3000_1m_dp_res_re(8),
      q    => mips_r3000_1m_dp_t_mw_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(7),
      i1   => mips_r3000_1m_dp_res_re(7),
      q    => mips_r3000_1m_dp_t_mw_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(6),
      i1   => mips_r3000_1m_dp_res_re(6),
      q    => mips_r3000_1m_dp_t_mw_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(0),
      i1   => mips_r3000_1m_dp_res_re(0),
      q    => mips_r3000_1m_dp_t_mw_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(20),
      i1   => mips_r3000_1m_dp_res_re(20),
      q    => mips_r3000_1m_dp_t_mw_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(25),
      i1   => mips_r3000_1m_dp_res_re(25),
      q    => mips_r3000_1m_dp_t_mw_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(24),
      i1   => mips_r3000_1m_dp_res_re(24),
      q    => mips_r3000_1m_dp_t_mw_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(23),
      i1   => mips_r3000_1m_dp_res_re(23),
      q    => mips_r3000_1m_dp_t_mw_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(22),
      i1   => mips_r3000_1m_dp_res_re(22),
      q    => mips_r3000_1m_dp_t_mw_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_t_mw_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(11),
      i1   => mips_r3000_1m_dp_res_re(11),
      q    => mips_r3000_1m_dp_t_mw_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_t_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_t_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_sdm_sd,
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(27),
      i1   => mips_r3000_1m_dp_res_re(27),
      q    => mips_r3000_1m_dp_s_mw_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(26),
      i1   => mips_r3000_1m_dp_res_re(26),
      q    => mips_r3000_1m_dp_s_mw_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(10),
      i1   => mips_r3000_1m_dp_res_re(10),
      q    => mips_r3000_1m_dp_s_mw_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(4),
      i1   => mips_r3000_1m_dp_res_re(4),
      q    => mips_r3000_1m_dp_s_mw_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(3),
      i1   => mips_r3000_1m_dp_res_re(3),
      q    => mips_r3000_1m_dp_s_mw_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(1),
      i1   => mips_r3000_1m_dp_res_re(1),
      q    => mips_r3000_1m_dp_s_mw_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(12),
      i1   => mips_r3000_1m_dp_res_re(12),
      q    => mips_r3000_1m_dp_s_mw_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(14),
      i1   => mips_r3000_1m_dp_res_re(14),
      q    => mips_r3000_1m_dp_s_mw_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(16),
      i1   => mips_r3000_1m_dp_res_re(16),
      q    => mips_r3000_1m_dp_s_mw_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(18),
      i1   => mips_r3000_1m_dp_res_re(18),
      q    => mips_r3000_1m_dp_s_mw_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(31),
      i1   => mips_r3000_1m_dp_res_re(31),
      q    => mips_r3000_1m_dp_s_mw_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(30),
      i1   => mips_r3000_1m_dp_res_re(30),
      q    => mips_r3000_1m_dp_s_mw_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(29),
      i1   => mips_r3000_1m_dp_res_re(29),
      q    => mips_r3000_1m_dp_s_mw_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(9),
      i1   => mips_r3000_1m_dp_res_re(9),
      q    => mips_r3000_1m_dp_s_mw_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(5),
      i1   => mips_r3000_1m_dp_res_re(5),
      q    => mips_r3000_1m_dp_s_mw_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(2),
      i1   => mips_r3000_1m_dp_res_re(2),
      q    => mips_r3000_1m_dp_s_mw_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(13),
      i1   => mips_r3000_1m_dp_res_re(13),
      q    => mips_r3000_1m_dp_s_mw_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(15),
      i1   => mips_r3000_1m_dp_res_re(15),
      q    => mips_r3000_1m_dp_s_mw_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(17),
      i1   => mips_r3000_1m_dp_res_re(17),
      q    => mips_r3000_1m_dp_s_mw_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(19),
      i1   => mips_r3000_1m_dp_res_re(19),
      q    => mips_r3000_1m_dp_s_mw_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(28),
      i1   => mips_r3000_1m_dp_res_re(28),
      q    => mips_r3000_1m_dp_s_mw_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(21),
      i1   => mips_r3000_1m_dp_res_re(21),
      q    => mips_r3000_1m_dp_s_mw_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(8),
      i1   => mips_r3000_1m_dp_res_re(8),
      q    => mips_r3000_1m_dp_s_mw_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(7),
      i1   => mips_r3000_1m_dp_res_re(7),
      q    => mips_r3000_1m_dp_s_mw_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(6),
      i1   => mips_r3000_1m_dp_res_re(6),
      q    => mips_r3000_1m_dp_s_mw_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(0),
      i1   => mips_r3000_1m_dp_res_re(0),
      q    => mips_r3000_1m_dp_s_mw_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(20),
      i1   => mips_r3000_1m_dp_res_re(20),
      q    => mips_r3000_1m_dp_s_mw_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(25),
      i1   => mips_r3000_1m_dp_res_re(25),
      q    => mips_r3000_1m_dp_s_mw_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(24),
      i1   => mips_r3000_1m_dp_res_re(24),
      q    => mips_r3000_1m_dp_s_mw_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(23),
      i1   => mips_r3000_1m_dp_res_re(23),
      q    => mips_r3000_1m_dp_s_mw_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(22),
      i1   => mips_r3000_1m_dp_res_re(22),
      q    => mips_r3000_1m_dp_s_mw_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_s_mw_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_data_rm(11),
      i1   => mips_r3000_1m_dp_res_re(11),
      q    => mips_r3000_1m_dp_s_mw_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_s_mw_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_s_mw_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_27 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_26 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_10 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_4 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_3 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_12 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_14 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_16 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_18 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_31 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_30 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_29 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_9 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_5 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_2 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_13 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_15 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_17 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_19 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_28 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_21 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_8 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_7 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_6 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_20 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_25 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_24 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_23 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_22 : one_x0
   port map (
      q   => mips_r3000_1m_dp_boothnd_a(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instboothnd_a_cell_11 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_boothnd_a(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => scbe_sd,
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(27),
      i1   => sr_cr_sd(27),
      q    => mips_r3000_1m_dp_cop0op_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(26),
      i1   => sr_cr_sd(26),
      q    => mips_r3000_1m_dp_cop0op_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(10),
      i1   => sr_cr_sd(10),
      q    => mips_r3000_1m_dp_cop0op_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(4),
      i1   => sr_cr_sd(4),
      q    => mips_r3000_1m_dp_cop0op_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(3),
      i1   => sr_cr_sd(3),
      q    => mips_r3000_1m_dp_cop0op_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(1),
      i1   => sr_cr_sd(1),
      q    => mips_r3000_1m_dp_cop0op_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(12),
      i1   => sr_cr_sd(12),
      q    => mips_r3000_1m_dp_cop0op_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(14),
      i1   => sr_cr_sd(14),
      q    => mips_r3000_1m_dp_cop0op_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(16),
      i1   => sr_cr_sd(16),
      q    => mips_r3000_1m_dp_cop0op_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(18),
      i1   => sr_cr_sd(18),
      q    => mips_r3000_1m_dp_cop0op_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(31),
      i1   => sr_cr_sd(31),
      q    => mips_r3000_1m_dp_cop0op_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(30),
      i1   => sr_cr_sd(30),
      q    => mips_r3000_1m_dp_cop0op_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(29),
      i1   => sr_cr_sd(29),
      q    => mips_r3000_1m_dp_cop0op_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(9),
      i1   => sr_cr_sd(9),
      q    => mips_r3000_1m_dp_cop0op_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(5),
      i1   => sr_cr_sd(5),
      q    => mips_r3000_1m_dp_cop0op_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(2),
      i1   => sr_cr_sd(2),
      q    => mips_r3000_1m_dp_cop0op_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(13),
      i1   => sr_cr_sd(13),
      q    => mips_r3000_1m_dp_cop0op_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(15),
      i1   => sr_cr_sd(15),
      q    => mips_r3000_1m_dp_cop0op_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(17),
      i1   => sr_cr_sd(17),
      q    => mips_r3000_1m_dp_cop0op_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(19),
      i1   => sr_cr_sd(19),
      q    => mips_r3000_1m_dp_cop0op_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(28),
      i1   => sr_cr_sd(28),
      q    => mips_r3000_1m_dp_cop0op_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(21),
      i1   => sr_cr_sd(21),
      q    => mips_r3000_1m_dp_cop0op_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(8),
      i1   => sr_cr_sd(8),
      q    => mips_r3000_1m_dp_cop0op_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(7),
      i1   => sr_cr_sd(7),
      q    => mips_r3000_1m_dp_cop0op_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(6),
      i1   => sr_cr_sd(6),
      q    => mips_r3000_1m_dp_cop0op_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(0),
      i1   => sr_cr_sd(0),
      q    => mips_r3000_1m_dp_cop0op_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(20),
      i1   => sr_cr_sd(20),
      q    => mips_r3000_1m_dp_cop0op_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(25),
      i1   => sr_cr_sd(25),
      q    => mips_r3000_1m_dp_cop0op_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(24),
      i1   => sr_cr_sd(24),
      q    => mips_r3000_1m_dp_cop0op_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(23),
      i1   => sr_cr_sd(23),
      q    => mips_r3000_1m_dp_cop0op_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(22),
      i1   => sr_cr_sd(22),
      q    => mips_r3000_1m_dp_cop0op_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_cop0op_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_br_epc_sd(11),
      i1   => sr_cr_sd(11),
      q    => mips_r3000_1m_dp_cop0op_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_cop0op_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_cop0op_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_jr_sd,
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(25),
      i1   => mips_r3000_1m_dp_soper_sd(27),
      q    => mips_r3000_1m_dp_jadr_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(24),
      i1   => mips_r3000_1m_dp_soper_sd(26),
      q    => mips_r3000_1m_dp_jadr_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(8),
      i1   => mips_r3000_1m_dp_soper_sd(10),
      q    => mips_r3000_1m_dp_jadr_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(2),
      i1   => mips_r3000_1m_dp_soper_sd(4),
      q    => mips_r3000_1m_dp_jadr_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(1),
      i1   => mips_r3000_1m_dp_soper_sd(3),
      q    => mips_r3000_1m_dp_jadr_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_2(1),
      i1   => mips_r3000_1m_dp_soper_sd(1),
      q    => mips_r3000_1m_dp_jadr_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(10),
      i1   => mips_r3000_1m_dp_soper_sd(12),
      q    => mips_r3000_1m_dp_jadr_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(12),
      i1   => mips_r3000_1m_dp_soper_sd(14),
      q    => mips_r3000_1m_dp_jadr_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(14),
      i1   => mips_r3000_1m_dp_soper_sd(16),
      q    => mips_r3000_1m_dp_jadr_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(16),
      i1   => mips_r3000_1m_dp_soper_sd(18),
      q    => mips_r3000_1m_dp_jadr_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(31),
      i1   => mips_r3000_1m_dp_soper_sd(31),
      q    => mips_r3000_1m_dp_jadr_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(30),
      i1   => mips_r3000_1m_dp_soper_sd(30),
      q    => mips_r3000_1m_dp_jadr_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(29),
      i1   => mips_r3000_1m_dp_soper_sd(29),
      q    => mips_r3000_1m_dp_jadr_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(7),
      i1   => mips_r3000_1m_dp_soper_sd(9),
      q    => mips_r3000_1m_dp_jadr_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(3),
      i1   => mips_r3000_1m_dp_soper_sd(5),
      q    => mips_r3000_1m_dp_jadr_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(0),
      i1   => mips_r3000_1m_dp_soper_sd(2),
      q    => mips_r3000_1m_dp_jadr_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(11),
      i1   => mips_r3000_1m_dp_soper_sd(13),
      q    => mips_r3000_1m_dp_jadr_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(13),
      i1   => mips_r3000_1m_dp_soper_sd(15),
      q    => mips_r3000_1m_dp_jadr_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(15),
      i1   => mips_r3000_1m_dp_soper_sd(17),
      q    => mips_r3000_1m_dp_jadr_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(17),
      i1   => mips_r3000_1m_dp_soper_sd(19),
      q    => mips_r3000_1m_dp_jadr_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(28),
      i1   => mips_r3000_1m_dp_soper_sd(28),
      q    => mips_r3000_1m_dp_jadr_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(19),
      i1   => mips_r3000_1m_dp_soper_sd(21),
      q    => mips_r3000_1m_dp_jadr_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(6),
      i1   => mips_r3000_1m_dp_soper_sd(8),
      q    => mips_r3000_1m_dp_jadr_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(5),
      i1   => mips_r3000_1m_dp_soper_sd(7),
      q    => mips_r3000_1m_dp_jadr_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(4),
      i1   => mips_r3000_1m_dp_soper_sd(6),
      q    => mips_r3000_1m_dp_jadr_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_const0_2(0),
      i1   => mips_r3000_1m_dp_soper_sd(0),
      q    => mips_r3000_1m_dp_jadr_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(18),
      i1   => mips_r3000_1m_dp_soper_sd(20),
      q    => mips_r3000_1m_dp_jadr_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(23),
      i1   => mips_r3000_1m_dp_soper_sd(25),
      q    => mips_r3000_1m_dp_jadr_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(22),
      i1   => mips_r3000_1m_dp_soper_sd(24),
      q    => mips_r3000_1m_dp_jadr_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(21),
      i1   => mips_r3000_1m_dp_soper_sd(23),
      q    => mips_r3000_1m_dp_jadr_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(20),
      i1   => mips_r3000_1m_dp_soper_sd(22),
      q    => mips_r3000_1m_dp_jadr_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_mux32_jadr_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_i_ri(9),
      i1   => mips_r3000_1m_dp_soper_sd(11),
      q    => mips_r3000_1m_dp_jadr_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_mux32_jadr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => btaken_sd,
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(27),
      i1   => mips_r3000_1m_dp_braadr_sd(27),
      q    => mips_r3000_1m_dp_badr_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(26),
      i1   => mips_r3000_1m_dp_braadr_sd(26),
      q    => mips_r3000_1m_dp_badr_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(10),
      i1   => mips_r3000_1m_dp_braadr_sd(10),
      q    => mips_r3000_1m_dp_badr_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(4),
      i1   => mips_r3000_1m_dp_braadr_sd(4),
      q    => mips_r3000_1m_dp_badr_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(3),
      i1   => mips_r3000_1m_dp_braadr_sd(3),
      q    => mips_r3000_1m_dp_badr_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(1),
      i1   => mips_r3000_1m_dp_braadr_sd(1),
      q    => mips_r3000_1m_dp_badr_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(12),
      i1   => mips_r3000_1m_dp_braadr_sd(12),
      q    => mips_r3000_1m_dp_badr_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(14),
      i1   => mips_r3000_1m_dp_braadr_sd(14),
      q    => mips_r3000_1m_dp_badr_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(16),
      i1   => mips_r3000_1m_dp_braadr_sd(16),
      q    => mips_r3000_1m_dp_badr_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(18),
      i1   => mips_r3000_1m_dp_braadr_sd(18),
      q    => mips_r3000_1m_dp_badr_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(31),
      i1   => mips_r3000_1m_dp_braadr_sd(31),
      q    => mips_r3000_1m_dp_badr_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(30),
      i1   => mips_r3000_1m_dp_braadr_sd(30),
      q    => mips_r3000_1m_dp_badr_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(29),
      i1   => mips_r3000_1m_dp_braadr_sd(29),
      q    => mips_r3000_1m_dp_badr_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(9),
      i1   => mips_r3000_1m_dp_braadr_sd(9),
      q    => mips_r3000_1m_dp_badr_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(5),
      i1   => mips_r3000_1m_dp_braadr_sd(5),
      q    => mips_r3000_1m_dp_badr_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(2),
      i1   => mips_r3000_1m_dp_braadr_sd(2),
      q    => mips_r3000_1m_dp_badr_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(13),
      i1   => mips_r3000_1m_dp_braadr_sd(13),
      q    => mips_r3000_1m_dp_badr_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(15),
      i1   => mips_r3000_1m_dp_braadr_sd(15),
      q    => mips_r3000_1m_dp_badr_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(17),
      i1   => mips_r3000_1m_dp_braadr_sd(17),
      q    => mips_r3000_1m_dp_badr_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(19),
      i1   => mips_r3000_1m_dp_braadr_sd(19),
      q    => mips_r3000_1m_dp_badr_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(28),
      i1   => mips_r3000_1m_dp_braadr_sd(28),
      q    => mips_r3000_1m_dp_badr_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(21),
      i1   => mips_r3000_1m_dp_braadr_sd(21),
      q    => mips_r3000_1m_dp_badr_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(8),
      i1   => mips_r3000_1m_dp_braadr_sd(8),
      q    => mips_r3000_1m_dp_badr_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(7),
      i1   => mips_r3000_1m_dp_braadr_sd(7),
      q    => mips_r3000_1m_dp_badr_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(6),
      i1   => mips_r3000_1m_dp_braadr_sd(6),
      q    => mips_r3000_1m_dp_badr_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(0),
      i1   => mips_r3000_1m_dp_braadr_sd(0),
      q    => mips_r3000_1m_dp_badr_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(20),
      i1   => mips_r3000_1m_dp_braadr_sd(20),
      q    => mips_r3000_1m_dp_badr_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(25),
      i1   => mips_r3000_1m_dp_braadr_sd(25),
      q    => mips_r3000_1m_dp_badr_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(24),
      i1   => mips_r3000_1m_dp_braadr_sd(24),
      q    => mips_r3000_1m_dp_badr_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(23),
      i1   => mips_r3000_1m_dp_braadr_sd(23),
      q    => mips_r3000_1m_dp_badr_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(22),
      i1   => mips_r3000_1m_dp_braadr_sd(22),
      q    => mips_r3000_1m_dp_badr_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badr_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_seqadr_sd(11),
      i1   => mips_r3000_1m_dp_braadr_sd(11),
      q    => mips_r3000_1m_dp_badr_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_badr_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badr_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_32 : dp_mux_x4_buf
   port map (
      sel  => badia_xm,
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(27),
      i1   => mips_r3000_1m_dp_nextpc_re(27),
      q    => mips_r3000_1m_dp_badvadr_rm0(27),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(26),
      i1   => mips_r3000_1m_dp_nextpc_re(26),
      q    => mips_r3000_1m_dp_badvadr_rm0(26),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(10),
      i1   => mips_r3000_1m_dp_nextpc_re(10),
      q    => mips_r3000_1m_dp_badvadr_rm0(10),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(4),
      i1   => mips_r3000_1m_dp_nextpc_re(4),
      q    => mips_r3000_1m_dp_badvadr_rm0(4),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(3),
      i1   => mips_r3000_1m_dp_nextpc_re(3),
      q    => mips_r3000_1m_dp_badvadr_rm0(3),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(1),
      i1   => mips_r3000_1m_dp_nextpc_re(1),
      q    => mips_r3000_1m_dp_badvadr_rm0(1),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(12),
      i1   => mips_r3000_1m_dp_nextpc_re(12),
      q    => mips_r3000_1m_dp_badvadr_rm0(12),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(14),
      i1   => mips_r3000_1m_dp_nextpc_re(14),
      q    => mips_r3000_1m_dp_badvadr_rm0(14),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(16),
      i1   => mips_r3000_1m_dp_nextpc_re(16),
      q    => mips_r3000_1m_dp_badvadr_rm0(16),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(18),
      i1   => mips_r3000_1m_dp_nextpc_re(18),
      q    => mips_r3000_1m_dp_badvadr_rm0(18),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(31),
      i1   => mips_r3000_1m_dp_nextpc_re(31),
      q    => mips_r3000_1m_dp_badvadr_rm0(31),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(30),
      i1   => mips_r3000_1m_dp_nextpc_re(30),
      q    => mips_r3000_1m_dp_badvadr_rm0(30),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(29),
      i1   => mips_r3000_1m_dp_nextpc_re(29),
      q    => mips_r3000_1m_dp_badvadr_rm0(29),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(9),
      i1   => mips_r3000_1m_dp_nextpc_re(9),
      q    => mips_r3000_1m_dp_badvadr_rm0(9),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(5),
      i1   => mips_r3000_1m_dp_nextpc_re(5),
      q    => mips_r3000_1m_dp_badvadr_rm0(5),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(2),
      i1   => mips_r3000_1m_dp_nextpc_re(2),
      q    => mips_r3000_1m_dp_badvadr_rm0(2),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(13),
      i1   => mips_r3000_1m_dp_nextpc_re(13),
      q    => mips_r3000_1m_dp_badvadr_rm0(13),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(15),
      i1   => mips_r3000_1m_dp_nextpc_re(15),
      q    => mips_r3000_1m_dp_badvadr_rm0(15),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(17),
      i1   => mips_r3000_1m_dp_nextpc_re(17),
      q    => mips_r3000_1m_dp_badvadr_rm0(17),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(19),
      i1   => mips_r3000_1m_dp_nextpc_re(19),
      q    => mips_r3000_1m_dp_badvadr_rm0(19),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(28),
      i1   => mips_r3000_1m_dp_nextpc_re(28),
      q    => mips_r3000_1m_dp_badvadr_rm0(28),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(21),
      i1   => mips_r3000_1m_dp_nextpc_re(21),
      q    => mips_r3000_1m_dp_badvadr_rm0(21),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(8),
      i1   => mips_r3000_1m_dp_nextpc_re(8),
      q    => mips_r3000_1m_dp_badvadr_rm0(8),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(7),
      i1   => mips_r3000_1m_dp_nextpc_re(7),
      q    => mips_r3000_1m_dp_badvadr_rm0(7),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(6),
      i1   => mips_r3000_1m_dp_nextpc_re(6),
      q    => mips_r3000_1m_dp_badvadr_rm0(6),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(0),
      i1   => mips_r3000_1m_dp_nextpc_re(0),
      q    => mips_r3000_1m_dp_badvadr_rm0(0),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(20),
      i1   => mips_r3000_1m_dp_nextpc_re(20),
      q    => mips_r3000_1m_dp_badvadr_rm0(20),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(25),
      i1   => mips_r3000_1m_dp_nextpc_re(25),
      q    => mips_r3000_1m_dp_badvadr_rm0(25),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(24),
      i1   => mips_r3000_1m_dp_nextpc_re(24),
      q    => mips_r3000_1m_dp_badvadr_rm0(24),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(23),
      i1   => mips_r3000_1m_dp_nextpc_re(23),
      q    => mips_r3000_1m_dp_badvadr_rm0(23),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(22),
      i1   => mips_r3000_1m_dp_nextpc_re(22),
      q    => mips_r3000_1m_dp_badvadr_rm0(22),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm0_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm(11),
      i1   => mips_r3000_1m_dp_nextpc_re(11),
      q    => mips_r3000_1m_dp_badvadr_rm0(11),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_32 : dp_mux_x4_buf
   port map (
      sel  => bdslot_se,
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(27),
      i1   => mips_r3000_1m_dp_redopc_re(27),
      q    => mips_r3000_1m_dp_epc_xx(27),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(26),
      i1   => mips_r3000_1m_dp_redopc_re(26),
      q    => mips_r3000_1m_dp_epc_xx(26),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(10),
      i1   => mips_r3000_1m_dp_redopc_re(10),
      q    => mips_r3000_1m_dp_epc_xx(10),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(4),
      i1   => mips_r3000_1m_dp_redopc_re(4),
      q    => mips_r3000_1m_dp_epc_xx(4),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(3),
      i1   => mips_r3000_1m_dp_redopc_re(3),
      q    => mips_r3000_1m_dp_epc_xx(3),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(1),
      i1   => mips_r3000_1m_dp_redopc_re(1),
      q    => mips_r3000_1m_dp_epc_xx(1),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(12),
      i1   => mips_r3000_1m_dp_redopc_re(12),
      q    => mips_r3000_1m_dp_epc_xx(12),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(14),
      i1   => mips_r3000_1m_dp_redopc_re(14),
      q    => mips_r3000_1m_dp_epc_xx(14),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(16),
      i1   => mips_r3000_1m_dp_redopc_re(16),
      q    => mips_r3000_1m_dp_epc_xx(16),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(18),
      i1   => mips_r3000_1m_dp_redopc_re(18),
      q    => mips_r3000_1m_dp_epc_xx(18),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(31),
      i1   => mips_r3000_1m_dp_redopc_re(31),
      q    => mips_r3000_1m_dp_epc_xx(31),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(30),
      i1   => mips_r3000_1m_dp_redopc_re(30),
      q    => mips_r3000_1m_dp_epc_xx(30),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(29),
      i1   => mips_r3000_1m_dp_redopc_re(29),
      q    => mips_r3000_1m_dp_epc_xx(29),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(9),
      i1   => mips_r3000_1m_dp_redopc_re(9),
      q    => mips_r3000_1m_dp_epc_xx(9),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(5),
      i1   => mips_r3000_1m_dp_redopc_re(5),
      q    => mips_r3000_1m_dp_epc_xx(5),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(2),
      i1   => mips_r3000_1m_dp_redopc_re(2),
      q    => mips_r3000_1m_dp_epc_xx(2),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(13),
      i1   => mips_r3000_1m_dp_redopc_re(13),
      q    => mips_r3000_1m_dp_epc_xx(13),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(15),
      i1   => mips_r3000_1m_dp_redopc_re(15),
      q    => mips_r3000_1m_dp_epc_xx(15),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(17),
      i1   => mips_r3000_1m_dp_redopc_re(17),
      q    => mips_r3000_1m_dp_epc_xx(17),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(19),
      i1   => mips_r3000_1m_dp_redopc_re(19),
      q    => mips_r3000_1m_dp_epc_xx(19),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(28),
      i1   => mips_r3000_1m_dp_redopc_re(28),
      q    => mips_r3000_1m_dp_epc_xx(28),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(21),
      i1   => mips_r3000_1m_dp_redopc_re(21),
      q    => mips_r3000_1m_dp_epc_xx(21),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(8),
      i1   => mips_r3000_1m_dp_redopc_re(8),
      q    => mips_r3000_1m_dp_epc_xx(8),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(7),
      i1   => mips_r3000_1m_dp_redopc_re(7),
      q    => mips_r3000_1m_dp_epc_xx(7),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(6),
      i1   => mips_r3000_1m_dp_redopc_re(6),
      q    => mips_r3000_1m_dp_epc_xx(6),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(0),
      i1   => mips_r3000_1m_dp_redopc_re(0),
      q    => mips_r3000_1m_dp_epc_xx(0),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(20),
      i1   => mips_r3000_1m_dp_redopc_re(20),
      q    => mips_r3000_1m_dp_epc_xx(20),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(25),
      i1   => mips_r3000_1m_dp_redopc_re(25),
      q    => mips_r3000_1m_dp_epc_xx(25),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(24),
      i1   => mips_r3000_1m_dp_redopc_re(24),
      q    => mips_r3000_1m_dp_epc_xx(24),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(23),
      i1   => mips_r3000_1m_dp_redopc_re(23),
      q    => mips_r3000_1m_dp_epc_xx(23),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(22),
      i1   => mips_r3000_1m_dp_redopc_re(22),
      q    => mips_r3000_1m_dp_epc_xx(22),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_xx_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_pc_rd(11),
      i1   => mips_r3000_1m_dp_redopc_re(11),
      q    => mips_r3000_1m_dp_epc_xx(11),
      sel0 => mips_r3000_1m_dp_mux32_epc_xx_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_xx_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_27 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(27),
      nq  => mips_r3000_1m_dp_or_se_not(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_26 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(26),
      nq  => mips_r3000_1m_dp_or_se_not(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_10 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(10),
      nq  => mips_r3000_1m_dp_or_se_not(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_4 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(4),
      nq  => mips_r3000_1m_dp_or_se_not(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_3 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(3),
      nq  => mips_r3000_1m_dp_or_se_not(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_1 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(1),
      nq  => mips_r3000_1m_dp_or_se_not(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_12 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(12),
      nq  => mips_r3000_1m_dp_or_se_not(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_14 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(14),
      nq  => mips_r3000_1m_dp_or_se_not(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_16 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(16),
      nq  => mips_r3000_1m_dp_or_se_not(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_18 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(18),
      nq  => mips_r3000_1m_dp_or_se_not(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_31 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(31),
      nq  => mips_r3000_1m_dp_or_se_not(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_30 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(30),
      nq  => mips_r3000_1m_dp_or_se_not(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_29 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(29),
      nq  => mips_r3000_1m_dp_or_se_not(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_9 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(9),
      nq  => mips_r3000_1m_dp_or_se_not(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_5 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(5),
      nq  => mips_r3000_1m_dp_or_se_not(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_2 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(2),
      nq  => mips_r3000_1m_dp_or_se_not(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_13 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(13),
      nq  => mips_r3000_1m_dp_or_se_not(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_15 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(15),
      nq  => mips_r3000_1m_dp_or_se_not(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_17 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(17),
      nq  => mips_r3000_1m_dp_or_se_not(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_19 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(19),
      nq  => mips_r3000_1m_dp_or_se_not(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_28 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(28),
      nq  => mips_r3000_1m_dp_or_se_not(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_21 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(21),
      nq  => mips_r3000_1m_dp_or_se_not(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_8 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(8),
      nq  => mips_r3000_1m_dp_or_se_not(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_7 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(7),
      nq  => mips_r3000_1m_dp_or_se_not(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_6 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(6),
      nq  => mips_r3000_1m_dp_or_se_not(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_0 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(0),
      nq  => mips_r3000_1m_dp_or_se_not(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_20 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(20),
      nq  => mips_r3000_1m_dp_or_se_not(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_25 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(25),
      nq  => mips_r3000_1m_dp_or_se_not(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_24 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(24),
      nq  => mips_r3000_1m_dp_or_se_not(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_23 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(23),
      nq  => mips_r3000_1m_dp_or_se_not(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_22 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(22),
      nq  => mips_r3000_1m_dp_or_se_not(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instinv32_or_se_not_cell_11 : inv_x1
   port map (
      i   => mips_r3000_1m_dp_or_se(11),
      nq  => mips_r3000_1m_dp_or_se_not(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_2_cell_1 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_2(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_2_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_2(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => mips_r3000_1m_dp_const1_1c,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(27),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(26),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(10),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(4),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(3),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(1),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(12),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(14),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(16),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(18),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(31),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(30),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(29),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(9),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(5),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(2),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(13),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(15),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(17),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(19),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(28),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(21),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(8),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(7),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(6),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(0),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(20),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(25),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(24),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(23),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(22),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_badvadr_rm_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_badvadr_rm_ckx,
      i     => mips_r3000_1m_dp_badvadr_rm1(11),
      nckx  => mips_r3000_1m_dp_reg_badvadr_rm_nckx,
      nwenx => mips_r3000_1m_dp_reg_badvadr_rm_nwenx,
      q     => mips_r3000_1m_dp_badvadr_rm(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_badvadr_rm_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => whi_sw,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(27),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(26),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(10),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(4),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(3),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(1),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(12),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(14),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(16),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(18),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(31),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(30),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(29),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(9),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(5),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(2),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(13),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(15),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(17),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(19),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(28),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(21),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(8),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(7),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(6),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(0),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(20),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(25),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(24),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(23),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(22),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_reg_hi_rw_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_hi_rw_ckx,
      i     => mips_r3000_1m_dp_data_rm(11),
      nckx  => mips_r3000_1m_dp_reg_hi_rw_nckx,
      nwenx => mips_r3000_1m_dp_reg_hi_rw_nwenx,
      q     => mips_r3000_1m_dp_hi_rw(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_hi_rw_wenx
   );

mips_r3000_1m_dp_buffer5_s_4_0_se_cell_4 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_soper_se(4),
      q   => s_4_0_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer5_s_4_0_se_cell_3 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_soper_se(3),
      q   => s_4_0_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer5_s_4_0_se_cell_2 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_soper_se(2),
      q   => s_4_0_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer5_s_4_0_se_cell_1 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_soper_se(1),
      q   => s_4_0_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer5_s_4_0_se_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_soper_se(0),
      q   => s_4_0_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_32 : dp_mux_x4_buf
   port map (
      sel  => bootev_xx,
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(27),
      i1   => mips_r3000_1m_dp_boothnd_a(27),
      q    => mips_r3000_1m_dp_nextpc_xx0(27),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(26),
      i1   => mips_r3000_1m_dp_boothnd_a(26),
      q    => mips_r3000_1m_dp_nextpc_xx0(26),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(10),
      i1   => mips_r3000_1m_dp_boothnd_a(10),
      q    => mips_r3000_1m_dp_nextpc_xx0(10),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(4),
      i1   => mips_r3000_1m_dp_boothnd_a(4),
      q    => mips_r3000_1m_dp_nextpc_xx0(4),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(3),
      i1   => mips_r3000_1m_dp_boothnd_a(3),
      q    => mips_r3000_1m_dp_nextpc_xx0(3),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(1),
      i1   => mips_r3000_1m_dp_boothnd_a(1),
      q    => mips_r3000_1m_dp_nextpc_xx0(1),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(12),
      i1   => mips_r3000_1m_dp_boothnd_a(12),
      q    => mips_r3000_1m_dp_nextpc_xx0(12),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(14),
      i1   => mips_r3000_1m_dp_boothnd_a(14),
      q    => mips_r3000_1m_dp_nextpc_xx0(14),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(16),
      i1   => mips_r3000_1m_dp_boothnd_a(16),
      q    => mips_r3000_1m_dp_nextpc_xx0(16),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(18),
      i1   => mips_r3000_1m_dp_boothnd_a(18),
      q    => mips_r3000_1m_dp_nextpc_xx0(18),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(31),
      i1   => mips_r3000_1m_dp_boothnd_a(31),
      q    => mips_r3000_1m_dp_nextpc_xx0(31),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(30),
      i1   => mips_r3000_1m_dp_boothnd_a(30),
      q    => mips_r3000_1m_dp_nextpc_xx0(30),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(29),
      i1   => mips_r3000_1m_dp_boothnd_a(29),
      q    => mips_r3000_1m_dp_nextpc_xx0(29),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(9),
      i1   => mips_r3000_1m_dp_boothnd_a(9),
      q    => mips_r3000_1m_dp_nextpc_xx0(9),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(5),
      i1   => mips_r3000_1m_dp_boothnd_a(5),
      q    => mips_r3000_1m_dp_nextpc_xx0(5),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(2),
      i1   => mips_r3000_1m_dp_boothnd_a(2),
      q    => mips_r3000_1m_dp_nextpc_xx0(2),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(13),
      i1   => mips_r3000_1m_dp_boothnd_a(13),
      q    => mips_r3000_1m_dp_nextpc_xx0(13),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(15),
      i1   => mips_r3000_1m_dp_boothnd_a(15),
      q    => mips_r3000_1m_dp_nextpc_xx0(15),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(17),
      i1   => mips_r3000_1m_dp_boothnd_a(17),
      q    => mips_r3000_1m_dp_nextpc_xx0(17),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(19),
      i1   => mips_r3000_1m_dp_boothnd_a(19),
      q    => mips_r3000_1m_dp_nextpc_xx0(19),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(28),
      i1   => mips_r3000_1m_dp_boothnd_a(28),
      q    => mips_r3000_1m_dp_nextpc_xx0(28),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(21),
      i1   => mips_r3000_1m_dp_boothnd_a(21),
      q    => mips_r3000_1m_dp_nextpc_xx0(21),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(8),
      i1   => mips_r3000_1m_dp_boothnd_a(8),
      q    => mips_r3000_1m_dp_nextpc_xx0(8),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(7),
      i1   => mips_r3000_1m_dp_boothnd_a(7),
      q    => mips_r3000_1m_dp_nextpc_xx0(7),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(6),
      i1   => mips_r3000_1m_dp_boothnd_a(6),
      q    => mips_r3000_1m_dp_nextpc_xx0(6),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(0),
      i1   => mips_r3000_1m_dp_boothnd_a(0),
      q    => mips_r3000_1m_dp_nextpc_xx0(0),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(20),
      i1   => mips_r3000_1m_dp_boothnd_a(20),
      q    => mips_r3000_1m_dp_nextpc_xx0(20),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(25),
      i1   => mips_r3000_1m_dp_boothnd_a(25),
      q    => mips_r3000_1m_dp_nextpc_xx0(25),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(24),
      i1   => mips_r3000_1m_dp_boothnd_a(24),
      q    => mips_r3000_1m_dp_nextpc_xx0(24),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(23),
      i1   => mips_r3000_1m_dp_boothnd_a(23),
      q    => mips_r3000_1m_dp_nextpc_xx0(23),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(22),
      i1   => mips_r3000_1m_dp_boothnd_a(22),
      q    => mips_r3000_1m_dp_nextpc_xx0(22),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_xx0_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_excphnd_a(11),
      i1   => mips_r3000_1m_dp_boothnd_a(11),
      q    => mips_r3000_1m_dp_nextpc_xx0(11),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_xx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_32 : dp_ts_x4_buf
   port map (
      en   => i_oper_se(2),
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(27),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(26),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(10),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(4),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(3),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(1),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(12),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(14),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(16),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(18),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(31),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(30),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(29),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(9),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(5),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(2),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(13),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(15),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(17),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(19),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(28),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(21),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(8),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(7),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(6),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(0),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(20),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(25),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(24),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(23),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(22),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_res_se2_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_res_se2_enx,
      i    => mips_r3000_1m_dp_rshift_se(11),
      nenx => mips_r3000_1m_dp_etat32_res_se2_nenx,
      q    => mips_r3000_1m_dp_res_se(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instconst1_1d_cell_0 : one_x0
   port map (
      q   => mips_r3000_1m_dp_const1_1d,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_32 : dp_ts_x4_buf
   port map (
      en   => iopsel_sd(1),
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(27),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(26),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(10),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(4),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(3),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(1),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(12),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(14),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(16),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(18),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(31),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(30),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(29),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(9),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(5),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(2),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(13),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(15),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(17),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(19),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(28),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(21),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(8),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(7),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(6),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(0),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(20),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(25),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(24),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(23),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(22),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_1_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_1_enx,
      i    => mips_r3000_1m_dp_lo_rw(11),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_1_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_reg_epc_rx_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => mips_r3000_1m_dp_const1_1d,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(27),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(26),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(10),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(4),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(3),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(1),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(12),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(14),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(16),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(18),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(31),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(30),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(29),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(9),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(5),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(2),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(13),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(15),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(17),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(19),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(28),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(21),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(8),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(7),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(6),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(0),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(20),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(25),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(24),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(23),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(22),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_reg_epc_rx_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_epc_rx_ckx,
      i     => mips_r3000_1m_dp_epc_rx1(11),
      nckx  => mips_r3000_1m_dp_reg_epc_rx_nckx,
      nwenx => mips_r3000_1m_dp_reg_epc_rx_nwenx,
      q     => mips_r3000_1m_dp_epc_rx(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_epc_rx_wenx
   );

mips_r3000_1m_dp_buffer1_s_31_sd_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_soper_sd(31),
      q   => s_31_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer1_nextpc_31_se_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_nextpc_rd(31),
      q   => nextpc_31_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_32 : dp_mux_x4_buf
   port map (
      sel  => keep_sd,
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(27),
      i1   => mips_r3000_1m_dp_toper_se(27),
      q    => mips_r3000_1m_dp_toper_rd0(27),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(26),
      i1   => mips_r3000_1m_dp_toper_se(26),
      q    => mips_r3000_1m_dp_toper_rd0(26),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(10),
      i1   => mips_r3000_1m_dp_toper_se(10),
      q    => mips_r3000_1m_dp_toper_rd0(10),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(4),
      i1   => mips_r3000_1m_dp_toper_se(4),
      q    => mips_r3000_1m_dp_toper_rd0(4),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(3),
      i1   => mips_r3000_1m_dp_toper_se(3),
      q    => mips_r3000_1m_dp_toper_rd0(3),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(1),
      i1   => mips_r3000_1m_dp_toper_se(1),
      q    => mips_r3000_1m_dp_toper_rd0(1),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(12),
      i1   => mips_r3000_1m_dp_toper_se(12),
      q    => mips_r3000_1m_dp_toper_rd0(12),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(14),
      i1   => mips_r3000_1m_dp_toper_se(14),
      q    => mips_r3000_1m_dp_toper_rd0(14),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(16),
      i1   => mips_r3000_1m_dp_toper_se(16),
      q    => mips_r3000_1m_dp_toper_rd0(16),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(18),
      i1   => mips_r3000_1m_dp_toper_se(18),
      q    => mips_r3000_1m_dp_toper_rd0(18),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(31),
      i1   => mips_r3000_1m_dp_toper_se(31),
      q    => mips_r3000_1m_dp_toper_rd0(31),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(30),
      i1   => mips_r3000_1m_dp_toper_se(30),
      q    => mips_r3000_1m_dp_toper_rd0(30),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(29),
      i1   => mips_r3000_1m_dp_toper_se(29),
      q    => mips_r3000_1m_dp_toper_rd0(29),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(9),
      i1   => mips_r3000_1m_dp_toper_se(9),
      q    => mips_r3000_1m_dp_toper_rd0(9),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(5),
      i1   => mips_r3000_1m_dp_toper_se(5),
      q    => mips_r3000_1m_dp_toper_rd0(5),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(2),
      i1   => mips_r3000_1m_dp_toper_se(2),
      q    => mips_r3000_1m_dp_toper_rd0(2),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(13),
      i1   => mips_r3000_1m_dp_toper_se(13),
      q    => mips_r3000_1m_dp_toper_rd0(13),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(15),
      i1   => mips_r3000_1m_dp_toper_se(15),
      q    => mips_r3000_1m_dp_toper_rd0(15),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(17),
      i1   => mips_r3000_1m_dp_toper_se(17),
      q    => mips_r3000_1m_dp_toper_rd0(17),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(19),
      i1   => mips_r3000_1m_dp_toper_se(19),
      q    => mips_r3000_1m_dp_toper_rd0(19),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(28),
      i1   => mips_r3000_1m_dp_toper_se(28),
      q    => mips_r3000_1m_dp_toper_rd0(28),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(21),
      i1   => mips_r3000_1m_dp_toper_se(21),
      q    => mips_r3000_1m_dp_toper_rd0(21),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(8),
      i1   => mips_r3000_1m_dp_toper_se(8),
      q    => mips_r3000_1m_dp_toper_rd0(8),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(7),
      i1   => mips_r3000_1m_dp_toper_se(7),
      q    => mips_r3000_1m_dp_toper_rd0(7),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(6),
      i1   => mips_r3000_1m_dp_toper_se(6),
      q    => mips_r3000_1m_dp_toper_rd0(6),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(0),
      i1   => mips_r3000_1m_dp_toper_se(0),
      q    => mips_r3000_1m_dp_toper_rd0(0),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(20),
      i1   => mips_r3000_1m_dp_toper_se(20),
      q    => mips_r3000_1m_dp_toper_rd0(20),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(25),
      i1   => mips_r3000_1m_dp_toper_se(25),
      q    => mips_r3000_1m_dp_toper_rd0(25),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(24),
      i1   => mips_r3000_1m_dp_toper_se(24),
      q    => mips_r3000_1m_dp_toper_rd0(24),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(23),
      i1   => mips_r3000_1m_dp_toper_se(23),
      q    => mips_r3000_1m_dp_toper_rd0(23),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(22),
      i1   => mips_r3000_1m_dp_toper_se(22),
      q    => mips_r3000_1m_dp_toper_rd0(22),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_rd0_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_effto_sd(11),
      i1   => mips_r3000_1m_dp_toper_se(11),
      q    => mips_r3000_1m_dp_toper_rd0(11),
      sel0 => mips_r3000_1m_dp_mux32_toper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => notstall_sd,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(27),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(26),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(10),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(4),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(3),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(1),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(12),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(14),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(16),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(18),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(31),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(30),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(29),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(9),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(5),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(2),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(13),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(15),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(17),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(19),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(28),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(21),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(8),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(7),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(6),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(0),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(20),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(25),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(24),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(23),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(22),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_reg_nextpc_rd_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_rd_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd1(11),
      nckx  => mips_r3000_1m_dp_reg_nextpc_rd_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_rd_nwenx,
      q     => mips_r3000_1m_dp_nextpc_rd(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_rd_wenx
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_7 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(7),
      q   => mips_r3000_1m_dp_reddat_sm(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_6 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(6),
      q   => mips_r3000_1m_dp_reddat_sm(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_5 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(5),
      q   => mips_r3000_1m_dp_reddat_sm(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_4 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(4),
      q   => mips_r3000_1m_dp_reddat_sm(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_3 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(3),
      q   => mips_r3000_1m_dp_reddat_sm(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_2 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(2),
      q   => mips_r3000_1m_dp_reddat_sm(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_1 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(1),
      q   => mips_r3000_1m_dp_reddat_sm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer8_reddat_sm_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_data_x_sm(0),
      q   => mips_r3000_1m_dp_reddat_sm(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst1_1b_cell_0 : one_x0
   port map (
      q   => mips_r3000_1m_dp_const1_1b,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_1a_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_1a,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instconst0_1d_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_1d,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_18,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(17),
      q   => mips_r3000_1m_dp_braadr_sd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_28,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_28,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r12 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_11,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r5 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_4,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(3),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_4,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_5 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_5,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_4,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_5,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_5 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_4,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_5,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi23 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(23),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(23),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_23,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_23,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi15 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(15),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(15),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_15,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_15,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_26,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_28,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_28,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_3,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(2),
      q   => mips_r3000_1m_dp_braadr_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_const0_2(1),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi1 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(1),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(1),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_1,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_31,
      i1  => mips_r3000_1m_dp_bracry_31_sd,
      q   => mips_r3000_1m_dp_braadr_sd(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(10),
      q   => mips_r3000_1m_dp_braadr_sd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_17 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_16,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_17,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_6,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_7,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(7),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_24,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(23),
      q   => mips_r3000_1m_dp_braadr_sd(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r6 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_5,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(3),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_5,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(9),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi4 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(4),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(4),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_4,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_4,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_26,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_20,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(19),
      q   => mips_r3000_1m_dp_braadr_sd(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_6,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(5),
      q   => mips_r3000_1m_dp_braadr_sd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(3),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi8 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(8),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(8),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_8,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_8,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_21,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(20),
      q   => mips_r3000_1m_dp_braadr_sd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi17 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(17),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(17),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_17,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_17,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(4),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_26,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_25,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_26,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_28,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_28,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_12,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(11),
      q   => mips_r3000_1m_dp_braadr_sd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r9 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_8,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_8,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_6 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_6,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_5,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_6,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_17,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_19,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_31,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_29,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_5,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(4),
      q   => mips_r3000_1m_dp_braadr_sd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_17 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_17,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_16,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_17,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_9,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_11,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_12 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_12,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_12,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_28,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_30,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_30,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(22),
      q   => mips_r3000_1m_dp_braadr_sd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_2,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(1),
      q   => mips_r3000_1m_dp_braadr_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r18 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_17,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_17,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(10),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_24,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_25,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_9,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_11,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_18 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_17,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_18,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_17,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_19,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_20 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_20,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_20,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_24 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_24,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_24,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_25,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_24,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_25,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_31,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_30,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_6 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_5,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_6,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_25,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_26,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_7,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(6),
      q   => mips_r3000_1m_dp_braadr_sd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r20 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_19,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi25 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(25),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(25),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_25,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_25,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_20 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_20,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(26),
      q   => mips_r3000_1m_dp_braadr_sd(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_6,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(3),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_6,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_9 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_9,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_8,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_9,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(14),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_22,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_13,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_13,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_30,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_31,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_13,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(12),
      q   => mips_r3000_1m_dp_braadr_sd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r4 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_3,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(1),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_3,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_9 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_8,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_9,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi21 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(21),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(21),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_21,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_21,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi20 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(20),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(20),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_20,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_20,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi7 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(7),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(7),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_7,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_7,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_25,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_25,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_25,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(24),
      q   => mips_r3000_1m_dp_braadr_sd(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_8,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      q   => mips_r3000_1m_dp_braadr_sd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_22,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_22,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi31 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(31),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(31),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_31,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_31,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_15,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_28,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_22,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(21),
      q   => mips_r3000_1m_dp_braadr_sd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r17 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_16,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_16,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_14,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_14,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(13),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(11),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_30,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_29,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_30,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_13,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r8 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_7,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(3),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_7,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi22 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(22),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(22),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_22,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_22,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_30,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_15,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_13,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_18 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_18,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_17,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_18,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_30,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_26,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(25),
      q   => mips_r3000_1m_dp_braadr_sd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_16,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      q   => mips_r3000_1m_dp_braadr_sd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_10,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_11,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_7,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_6,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_7,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(12),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi24 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(24),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(24),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_24,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_24,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_10 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_9,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_10,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_10 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_10,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_9,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_10,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_21,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_14,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(13),
      q   => mips_r3000_1m_dp_braadr_sd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_20,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_20,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_15,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_14,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi14 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(14),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(14),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_14,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_14,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_28,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_21,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_30,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_24,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_24,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r2 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_1,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(0),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_1,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_3 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_2,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_3,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi13 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(13),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(13),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_13,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_13,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi11 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(11),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(11),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_11,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_11,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_22,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_30,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(29),
      q   => mips_r3000_1m_dp_braadr_sd(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_15,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(14),
      q   => mips_r3000_1m_dp_braadr_sd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_26,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_26,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_12,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_12,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi30 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(30),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(30),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_30,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_30,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi27 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(27),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(27),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_27,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_27,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi10 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(10),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(10),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_10,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_10,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_22,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_22,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_1,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(0),
      q   => mips_r3000_1m_dp_braadr_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_10,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_11,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi26 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(26),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(26),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_26,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_26,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi5 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(5),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(5),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_5,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_5,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_28,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(27),
      q   => mips_r3000_1m_dp_braadr_sd(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi19 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(19),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(19),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_19,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_19,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi12 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(12),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(12),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_12,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_12,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb0 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_const0_2(0),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi3 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(3),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(3),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_3,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_3,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r16 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_15,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(2),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(5),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_20,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_21,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_28,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_12 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_12,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_17,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(16),
      q   => mips_r3000_1m_dp_braadr_sd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_10,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(9),
      q   => mips_r3000_1m_dp_braadr_sd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_30,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_30,
      q   => mips_r3000_1m_dp_bracry_31_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r10 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_9,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_9,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_18,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_19,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(6),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi2 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(2),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(2),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_2,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_2,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi6 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(6),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(6),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_6,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_6,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_13,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_24 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_24,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_25,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_26,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_26,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_30,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_30,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(28),
      q   => mips_r3000_1m_dp_braadr_sd(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r32 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_31,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_31,
      q   => mips_r3000_1m_dp_bracry_32_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_18,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_19,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_14,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_15,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_12,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_13,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi29 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(29),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(29),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_29,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_29,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi16 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(16),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(16),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_16,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_16,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi28 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(28),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(28),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_28,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_28,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(8),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_21,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_20,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_21,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_13,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_14,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_14,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_13,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_14,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_21,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_22,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_22,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_21,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_22,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_25,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_31,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_31,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_9,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(8),
      q   => mips_r3000_1m_dp_braadr_sd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_4,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(3),
      q   => mips_r3000_1m_dp_braadr_sd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_4_25,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_4_25,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r24 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_18,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_18,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi9 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(9),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(9),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_9,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_9,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_1_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_22,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_23,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_1_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_25,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_27,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_14,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_4_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_4_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_21,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(15),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_21,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(1),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_2_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_5,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_7,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_2_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_21,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_21,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s0 : fulladder_x2
   port map (
      a1   => mips_r3000_1m_dp_nextpc_rd(0),
      a2   => mips_r3000_1m_dp_nextpc_rd(0),
      a3   => mips_r3000_1m_dp_nextpc_rd(0),
      a4   => mips_r3000_1m_dp_nextpc_rd(0),
      b1   => mips_r3000_1m_dp_instaddbracry_sd_xorb(0),
      b2   => mips_r3000_1m_dp_instaddbracry_sd_xorb(0),
      b3   => mips_r3000_1m_dp_instaddbracry_sd_xorb(0),
      b4   => mips_r3000_1m_dp_instaddbracry_sd_xorb(0),
      cin1 => mips_r3000_1m_dp_const0_1a,
      cin2 => mips_r3000_1m_dp_const0_1a,
      cin3 => mips_r3000_1m_dp_const0_1a,
      cout => mips_r3000_1m_dp_instaddbracry_sd_c(0),
      sout => mips_r3000_1m_dp_braadr_sd(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_s19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(18),
      q   => mips_r3000_1m_dp_braadr_sd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_10,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_10,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r3 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_2,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(1),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_2,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_13,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_12,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_13,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(15),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_29,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_29,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_4_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_26,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_4_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_r14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_3_13,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_c(7),
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_3_13,
      q   => mips_r3000_1m_dp_instaddbracry_sd_c(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_1_3 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_0_3,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_2,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_0_3,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_1_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pigi18 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(18),
      b    => mips_r3000_1m_dp_instaddbracry_sd_xorb(18),
      cout => mips_r3000_1m_dp_instaddbracry_sd_gi_0_18,
      sout => mips_r3000_1m_dp_instaddbracry_sd_pi_0_18,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_xorb2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1a,
      i1  => mips_r3000_1m_dp_i_ri(0),
      q   => mips_r3000_1m_dp_instaddbracry_sd_xorb(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_2_7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_7,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_5,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_1_7,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_2_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i2_3_14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_14,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instaddbracry_sd_gi_2_14,
      q   => mips_r3000_1m_dp_instaddbracry_sd_gi_3_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instaddbracry_sd_pg_i1_3_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instaddbracry_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instaddbracry_sd_pi_1_21,
      q   => mips_r3000_1m_dp_instaddbracry_sd_pi_3_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(27),
      i1  => mips_r3000_1m_dp_toper_sd(27),
      q   => mips_r3000_1m_dp_s_cp_t_sd(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(26),
      i1  => mips_r3000_1m_dp_toper_sd(26),
      q   => mips_r3000_1m_dp_s_cp_t_sd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(10),
      i1  => mips_r3000_1m_dp_toper_sd(10),
      q   => mips_r3000_1m_dp_s_cp_t_sd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(4),
      i1  => mips_r3000_1m_dp_toper_sd(4),
      q   => mips_r3000_1m_dp_s_cp_t_sd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(3),
      i1  => mips_r3000_1m_dp_toper_sd(3),
      q   => mips_r3000_1m_dp_s_cp_t_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(1),
      i1  => mips_r3000_1m_dp_toper_sd(1),
      q   => mips_r3000_1m_dp_s_cp_t_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(12),
      i1  => mips_r3000_1m_dp_toper_sd(12),
      q   => mips_r3000_1m_dp_s_cp_t_sd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(14),
      i1  => mips_r3000_1m_dp_toper_sd(14),
      q   => mips_r3000_1m_dp_s_cp_t_sd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(16),
      i1  => mips_r3000_1m_dp_toper_sd(16),
      q   => mips_r3000_1m_dp_s_cp_t_sd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(18),
      i1  => mips_r3000_1m_dp_toper_sd(18),
      q   => mips_r3000_1m_dp_s_cp_t_sd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(31),
      i1  => mips_r3000_1m_dp_toper_sd(31),
      q   => mips_r3000_1m_dp_s_cp_t_sd(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(30),
      i1  => mips_r3000_1m_dp_toper_sd(30),
      q   => mips_r3000_1m_dp_s_cp_t_sd(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(29),
      i1  => mips_r3000_1m_dp_toper_sd(29),
      q   => mips_r3000_1m_dp_s_cp_t_sd(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(9),
      i1  => mips_r3000_1m_dp_toper_sd(9),
      q   => mips_r3000_1m_dp_s_cp_t_sd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(5),
      i1  => mips_r3000_1m_dp_toper_sd(5),
      q   => mips_r3000_1m_dp_s_cp_t_sd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(2),
      i1  => mips_r3000_1m_dp_toper_sd(2),
      q   => mips_r3000_1m_dp_s_cp_t_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(13),
      i1  => mips_r3000_1m_dp_toper_sd(13),
      q   => mips_r3000_1m_dp_s_cp_t_sd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(15),
      i1  => mips_r3000_1m_dp_toper_sd(15),
      q   => mips_r3000_1m_dp_s_cp_t_sd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(17),
      i1  => mips_r3000_1m_dp_toper_sd(17),
      q   => mips_r3000_1m_dp_s_cp_t_sd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(19),
      i1  => mips_r3000_1m_dp_toper_sd(19),
      q   => mips_r3000_1m_dp_s_cp_t_sd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(28),
      i1  => mips_r3000_1m_dp_toper_sd(28),
      q   => mips_r3000_1m_dp_s_cp_t_sd(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(21),
      i1  => mips_r3000_1m_dp_toper_sd(21),
      q   => mips_r3000_1m_dp_s_cp_t_sd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(8),
      i1  => mips_r3000_1m_dp_toper_sd(8),
      q   => mips_r3000_1m_dp_s_cp_t_sd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(7),
      i1  => mips_r3000_1m_dp_toper_sd(7),
      q   => mips_r3000_1m_dp_s_cp_t_sd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(6),
      i1  => mips_r3000_1m_dp_toper_sd(6),
      q   => mips_r3000_1m_dp_s_cp_t_sd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_0 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(0),
      i1  => mips_r3000_1m_dp_toper_sd(0),
      q   => mips_r3000_1m_dp_s_cp_t_sd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(20),
      i1  => mips_r3000_1m_dp_toper_sd(20),
      q   => mips_r3000_1m_dp_s_cp_t_sd(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(25),
      i1  => mips_r3000_1m_dp_toper_sd(25),
      q   => mips_r3000_1m_dp_s_cp_t_sd(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(24),
      i1  => mips_r3000_1m_dp_toper_sd(24),
      q   => mips_r3000_1m_dp_s_cp_t_sd(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(23),
      i1  => mips_r3000_1m_dp_toper_sd(23),
      q   => mips_r3000_1m_dp_s_cp_t_sd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(22),
      i1  => mips_r3000_1m_dp_toper_sd(22),
      q   => mips_r3000_1m_dp_s_cp_t_sd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instxor2s_cp_t_sd_cell_11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_soper_sd(11),
      i1  => mips_r3000_1m_dp_toper_sd(11),
      q   => mips_r3000_1m_dp_s_cp_t_sd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => hz_tdmw_se,
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(27),
      i1   => mips_r3000_1m_dp_t_mw_se(27),
      q    => mips_r3000_1m_dp_toper_se(27),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(26),
      i1   => mips_r3000_1m_dp_t_mw_se(26),
      q    => mips_r3000_1m_dp_toper_se(26),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(10),
      i1   => mips_r3000_1m_dp_t_mw_se(10),
      q    => mips_r3000_1m_dp_toper_se(10),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(4),
      i1   => mips_r3000_1m_dp_t_mw_se(4),
      q    => mips_r3000_1m_dp_toper_se(4),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(3),
      i1   => mips_r3000_1m_dp_t_mw_se(3),
      q    => mips_r3000_1m_dp_toper_se(3),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(1),
      i1   => mips_r3000_1m_dp_t_mw_se(1),
      q    => mips_r3000_1m_dp_toper_se(1),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(12),
      i1   => mips_r3000_1m_dp_t_mw_se(12),
      q    => mips_r3000_1m_dp_toper_se(12),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(14),
      i1   => mips_r3000_1m_dp_t_mw_se(14),
      q    => mips_r3000_1m_dp_toper_se(14),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(16),
      i1   => mips_r3000_1m_dp_t_mw_se(16),
      q    => mips_r3000_1m_dp_toper_se(16),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(18),
      i1   => mips_r3000_1m_dp_t_mw_se(18),
      q    => mips_r3000_1m_dp_toper_se(18),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(31),
      i1   => mips_r3000_1m_dp_t_mw_se(31),
      q    => mips_r3000_1m_dp_toper_se(31),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(30),
      i1   => mips_r3000_1m_dp_t_mw_se(30),
      q    => mips_r3000_1m_dp_toper_se(30),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(29),
      i1   => mips_r3000_1m_dp_t_mw_se(29),
      q    => mips_r3000_1m_dp_toper_se(29),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(9),
      i1   => mips_r3000_1m_dp_t_mw_se(9),
      q    => mips_r3000_1m_dp_toper_se(9),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(5),
      i1   => mips_r3000_1m_dp_t_mw_se(5),
      q    => mips_r3000_1m_dp_toper_se(5),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(2),
      i1   => mips_r3000_1m_dp_t_mw_se(2),
      q    => mips_r3000_1m_dp_toper_se(2),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(13),
      i1   => mips_r3000_1m_dp_t_mw_se(13),
      q    => mips_r3000_1m_dp_toper_se(13),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(15),
      i1   => mips_r3000_1m_dp_t_mw_se(15),
      q    => mips_r3000_1m_dp_toper_se(15),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(17),
      i1   => mips_r3000_1m_dp_t_mw_se(17),
      q    => mips_r3000_1m_dp_toper_se(17),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(19),
      i1   => mips_r3000_1m_dp_t_mw_se(19),
      q    => mips_r3000_1m_dp_toper_se(19),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(28),
      i1   => mips_r3000_1m_dp_t_mw_se(28),
      q    => mips_r3000_1m_dp_toper_se(28),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(21),
      i1   => mips_r3000_1m_dp_t_mw_se(21),
      q    => mips_r3000_1m_dp_toper_se(21),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(8),
      i1   => mips_r3000_1m_dp_t_mw_se(8),
      q    => mips_r3000_1m_dp_toper_se(8),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(7),
      i1   => mips_r3000_1m_dp_t_mw_se(7),
      q    => mips_r3000_1m_dp_toper_se(7),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(6),
      i1   => mips_r3000_1m_dp_t_mw_se(6),
      q    => mips_r3000_1m_dp_toper_se(6),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(0),
      i1   => mips_r3000_1m_dp_t_mw_se(0),
      q    => mips_r3000_1m_dp_toper_se(0),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(20),
      i1   => mips_r3000_1m_dp_t_mw_se(20),
      q    => mips_r3000_1m_dp_toper_se(20),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(25),
      i1   => mips_r3000_1m_dp_t_mw_se(25),
      q    => mips_r3000_1m_dp_toper_se(25),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(24),
      i1   => mips_r3000_1m_dp_t_mw_se(24),
      q    => mips_r3000_1m_dp_toper_se(24),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(23),
      i1   => mips_r3000_1m_dp_t_mw_se(23),
      q    => mips_r3000_1m_dp_toper_se(23),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(22),
      i1   => mips_r3000_1m_dp_t_mw_se(22),
      q    => mips_r3000_1m_dp_toper_se(22),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_toper_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_rd(11),
      i1   => mips_r3000_1m_dp_t_mw_se(11),
      q    => mips_r3000_1m_dp_toper_se(11),
      sel0 => mips_r3000_1m_dp_mux32_toper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_toper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_32 : dp_mux_x4_buf
   port map (
      sel  => badda_xm,
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(27),
      i1   => mips_r3000_1m_dp_res_re(27),
      q    => mips_r3000_1m_dp_badvadr_rm1(27),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(26),
      i1   => mips_r3000_1m_dp_res_re(26),
      q    => mips_r3000_1m_dp_badvadr_rm1(26),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(10),
      i1   => mips_r3000_1m_dp_res_re(10),
      q    => mips_r3000_1m_dp_badvadr_rm1(10),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(4),
      i1   => mips_r3000_1m_dp_res_re(4),
      q    => mips_r3000_1m_dp_badvadr_rm1(4),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(3),
      i1   => mips_r3000_1m_dp_res_re(3),
      q    => mips_r3000_1m_dp_badvadr_rm1(3),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(1),
      i1   => mips_r3000_1m_dp_res_re(1),
      q    => mips_r3000_1m_dp_badvadr_rm1(1),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(12),
      i1   => mips_r3000_1m_dp_res_re(12),
      q    => mips_r3000_1m_dp_badvadr_rm1(12),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(14),
      i1   => mips_r3000_1m_dp_res_re(14),
      q    => mips_r3000_1m_dp_badvadr_rm1(14),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(16),
      i1   => mips_r3000_1m_dp_res_re(16),
      q    => mips_r3000_1m_dp_badvadr_rm1(16),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(18),
      i1   => mips_r3000_1m_dp_res_re(18),
      q    => mips_r3000_1m_dp_badvadr_rm1(18),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(31),
      i1   => mips_r3000_1m_dp_res_re(31),
      q    => mips_r3000_1m_dp_badvadr_rm1(31),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(30),
      i1   => mips_r3000_1m_dp_res_re(30),
      q    => mips_r3000_1m_dp_badvadr_rm1(30),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(29),
      i1   => mips_r3000_1m_dp_res_re(29),
      q    => mips_r3000_1m_dp_badvadr_rm1(29),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(9),
      i1   => mips_r3000_1m_dp_res_re(9),
      q    => mips_r3000_1m_dp_badvadr_rm1(9),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(5),
      i1   => mips_r3000_1m_dp_res_re(5),
      q    => mips_r3000_1m_dp_badvadr_rm1(5),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(2),
      i1   => mips_r3000_1m_dp_res_re(2),
      q    => mips_r3000_1m_dp_badvadr_rm1(2),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(13),
      i1   => mips_r3000_1m_dp_res_re(13),
      q    => mips_r3000_1m_dp_badvadr_rm1(13),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(15),
      i1   => mips_r3000_1m_dp_res_re(15),
      q    => mips_r3000_1m_dp_badvadr_rm1(15),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(17),
      i1   => mips_r3000_1m_dp_res_re(17),
      q    => mips_r3000_1m_dp_badvadr_rm1(17),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(19),
      i1   => mips_r3000_1m_dp_res_re(19),
      q    => mips_r3000_1m_dp_badvadr_rm1(19),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(28),
      i1   => mips_r3000_1m_dp_res_re(28),
      q    => mips_r3000_1m_dp_badvadr_rm1(28),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(21),
      i1   => mips_r3000_1m_dp_res_re(21),
      q    => mips_r3000_1m_dp_badvadr_rm1(21),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(8),
      i1   => mips_r3000_1m_dp_res_re(8),
      q    => mips_r3000_1m_dp_badvadr_rm1(8),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(7),
      i1   => mips_r3000_1m_dp_res_re(7),
      q    => mips_r3000_1m_dp_badvadr_rm1(7),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(6),
      i1   => mips_r3000_1m_dp_res_re(6),
      q    => mips_r3000_1m_dp_badvadr_rm1(6),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(0),
      i1   => mips_r3000_1m_dp_res_re(0),
      q    => mips_r3000_1m_dp_badvadr_rm1(0),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(20),
      i1   => mips_r3000_1m_dp_res_re(20),
      q    => mips_r3000_1m_dp_badvadr_rm1(20),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(25),
      i1   => mips_r3000_1m_dp_res_re(25),
      q    => mips_r3000_1m_dp_badvadr_rm1(25),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(24),
      i1   => mips_r3000_1m_dp_res_re(24),
      q    => mips_r3000_1m_dp_badvadr_rm1(24),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(23),
      i1   => mips_r3000_1m_dp_res_re(23),
      q    => mips_r3000_1m_dp_badvadr_rm1(23),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(22),
      i1   => mips_r3000_1m_dp_res_re(22),
      q    => mips_r3000_1m_dp_badvadr_rm1(22),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_badvadr_rm1_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_badvadr_rm0(11),
      i1   => mips_r3000_1m_dp_res_re(11),
      q    => mips_r3000_1m_dp_badvadr_rm1(11),
      sel0 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel0,
      sel1 => mips_r3000_1m_dp_mux32_badvadr_rm1_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_32 : dp_mux_x4_buf
   port map (
      sel  => daccess_sm,
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(27),
      i1   => mips_r3000_1m_dp_res_re(27),
      q    => addr(27),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(26),
      i1   => mips_r3000_1m_dp_res_re(26),
      q    => addr(26),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(10),
      i1   => mips_r3000_1m_dp_res_re(10),
      q    => addr(10),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(4),
      i1   => mips_r3000_1m_dp_res_re(4),
      q    => addr(4),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(3),
      i1   => mips_r3000_1m_dp_res_re(3),
      q    => addr(3),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(1),
      i1   => mips_r3000_1m_dp_res_re(1),
      q    => addr(1),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(12),
      i1   => mips_r3000_1m_dp_res_re(12),
      q    => addr(12),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(14),
      i1   => mips_r3000_1m_dp_res_re(14),
      q    => addr(14),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(16),
      i1   => mips_r3000_1m_dp_res_re(16),
      q    => addr(16),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(18),
      i1   => mips_r3000_1m_dp_res_re(18),
      q    => addr(18),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(31),
      i1   => mips_r3000_1m_dp_res_re(31),
      q    => addr(31),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(30),
      i1   => mips_r3000_1m_dp_res_re(30),
      q    => addr(30),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(29),
      i1   => mips_r3000_1m_dp_res_re(29),
      q    => addr(29),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(9),
      i1   => mips_r3000_1m_dp_res_re(9),
      q    => addr(9),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(5),
      i1   => mips_r3000_1m_dp_res_re(5),
      q    => addr(5),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(2),
      i1   => mips_r3000_1m_dp_res_re(2),
      q    => addr(2),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(13),
      i1   => mips_r3000_1m_dp_res_re(13),
      q    => addr(13),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(15),
      i1   => mips_r3000_1m_dp_res_re(15),
      q    => addr(15),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(17),
      i1   => mips_r3000_1m_dp_res_re(17),
      q    => addr(17),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(19),
      i1   => mips_r3000_1m_dp_res_re(19),
      q    => addr(19),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(28),
      i1   => mips_r3000_1m_dp_res_re(28),
      q    => addr(28),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(21),
      i1   => mips_r3000_1m_dp_res_re(21),
      q    => addr(21),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(8),
      i1   => mips_r3000_1m_dp_res_re(8),
      q    => addr(8),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(7),
      i1   => mips_r3000_1m_dp_res_re(7),
      q    => addr(7),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(6),
      i1   => mips_r3000_1m_dp_res_re(6),
      q    => addr(6),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(0),
      i1   => mips_r3000_1m_dp_res_re(0),
      q    => addr(0),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(20),
      i1   => mips_r3000_1m_dp_res_re(20),
      q    => addr(20),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(25),
      i1   => mips_r3000_1m_dp_res_re(25),
      q    => addr(25),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(24),
      i1   => mips_r3000_1m_dp_res_re(24),
      q    => addr(24),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(23),
      i1   => mips_r3000_1m_dp_res_re(23),
      q    => addr(23),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(22),
      i1   => mips_r3000_1m_dp_res_re(22),
      q    => addr(22),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_addr_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_rd(11),
      i1   => mips_r3000_1m_dp_res_re(11),
      q    => addr(11),
      sel0 => mips_r3000_1m_dp_mux32_addr_sel0,
      sel1 => mips_r3000_1m_dp_mux32_addr_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_27 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(27),
      q   => d_out(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_26 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(26),
      q   => d_out(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_10 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(10),
      q   => d_out(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_4 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(4),
      q   => d_out(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_3 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(3),
      q   => d_out(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_1 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(1),
      q   => d_out(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_12 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(12),
      q   => d_out(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_14 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(14),
      q   => d_out(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_16 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(16),
      q   => d_out(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_18 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(18),
      q   => d_out(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_31 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(31),
      q   => d_out(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_30 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(30),
      q   => d_out(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_29 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(29),
      q   => d_out(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_9 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(9),
      q   => d_out(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_5 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(5),
      q   => d_out(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_2 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(2),
      q   => d_out(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_13 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(13),
      q   => d_out(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_15 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(15),
      q   => d_out(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_17 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(17),
      q   => d_out(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_19 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(19),
      q   => d_out(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_28 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(28),
      q   => d_out(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_21 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(21),
      q   => d_out(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_8 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(8),
      q   => d_out(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_7 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(7),
      q   => d_out(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_6 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(6),
      q   => d_out(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(0),
      q   => d_out(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_20 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(20),
      q   => d_out(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_25 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(25),
      q   => d_out(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_24 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(24),
      q   => d_out(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_23 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(23),
      q   => d_out(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_22 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(22),
      q   => d_out(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer32_d_out_cell_11 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_wdata_re(11),
      q   => d_out(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_32 : dp_mux_x4_buf
   port map (
      sel  => keep_sd,
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(27),
      i1   => mips_r3000_1m_dp_soper_se(27),
      q    => mips_r3000_1m_dp_soper_rd0(27),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(26),
      i1   => mips_r3000_1m_dp_soper_se(26),
      q    => mips_r3000_1m_dp_soper_rd0(26),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(10),
      i1   => mips_r3000_1m_dp_soper_se(10),
      q    => mips_r3000_1m_dp_soper_rd0(10),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(4),
      i1   => mips_r3000_1m_dp_soper_se(4),
      q    => mips_r3000_1m_dp_soper_rd0(4),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(3),
      i1   => mips_r3000_1m_dp_soper_se(3),
      q    => mips_r3000_1m_dp_soper_rd0(3),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(1),
      i1   => mips_r3000_1m_dp_soper_se(1),
      q    => mips_r3000_1m_dp_soper_rd0(1),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(12),
      i1   => mips_r3000_1m_dp_soper_se(12),
      q    => mips_r3000_1m_dp_soper_rd0(12),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(14),
      i1   => mips_r3000_1m_dp_soper_se(14),
      q    => mips_r3000_1m_dp_soper_rd0(14),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(16),
      i1   => mips_r3000_1m_dp_soper_se(16),
      q    => mips_r3000_1m_dp_soper_rd0(16),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(18),
      i1   => mips_r3000_1m_dp_soper_se(18),
      q    => mips_r3000_1m_dp_soper_rd0(18),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(31),
      i1   => mips_r3000_1m_dp_soper_se(31),
      q    => mips_r3000_1m_dp_soper_rd0(31),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(30),
      i1   => mips_r3000_1m_dp_soper_se(30),
      q    => mips_r3000_1m_dp_soper_rd0(30),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(29),
      i1   => mips_r3000_1m_dp_soper_se(29),
      q    => mips_r3000_1m_dp_soper_rd0(29),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(9),
      i1   => mips_r3000_1m_dp_soper_se(9),
      q    => mips_r3000_1m_dp_soper_rd0(9),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(5),
      i1   => mips_r3000_1m_dp_soper_se(5),
      q    => mips_r3000_1m_dp_soper_rd0(5),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(2),
      i1   => mips_r3000_1m_dp_soper_se(2),
      q    => mips_r3000_1m_dp_soper_rd0(2),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(13),
      i1   => mips_r3000_1m_dp_soper_se(13),
      q    => mips_r3000_1m_dp_soper_rd0(13),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(15),
      i1   => mips_r3000_1m_dp_soper_se(15),
      q    => mips_r3000_1m_dp_soper_rd0(15),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(17),
      i1   => mips_r3000_1m_dp_soper_se(17),
      q    => mips_r3000_1m_dp_soper_rd0(17),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(19),
      i1   => mips_r3000_1m_dp_soper_se(19),
      q    => mips_r3000_1m_dp_soper_rd0(19),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(28),
      i1   => mips_r3000_1m_dp_soper_se(28),
      q    => mips_r3000_1m_dp_soper_rd0(28),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(21),
      i1   => mips_r3000_1m_dp_soper_se(21),
      q    => mips_r3000_1m_dp_soper_rd0(21),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(8),
      i1   => mips_r3000_1m_dp_soper_se(8),
      q    => mips_r3000_1m_dp_soper_rd0(8),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(7),
      i1   => mips_r3000_1m_dp_soper_se(7),
      q    => mips_r3000_1m_dp_soper_rd0(7),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(6),
      i1   => mips_r3000_1m_dp_soper_se(6),
      q    => mips_r3000_1m_dp_soper_rd0(6),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(0),
      i1   => mips_r3000_1m_dp_soper_se(0),
      q    => mips_r3000_1m_dp_soper_rd0(0),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(20),
      i1   => mips_r3000_1m_dp_soper_se(20),
      q    => mips_r3000_1m_dp_soper_rd0(20),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(25),
      i1   => mips_r3000_1m_dp_soper_se(25),
      q    => mips_r3000_1m_dp_soper_rd0(25),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(24),
      i1   => mips_r3000_1m_dp_soper_se(24),
      q    => mips_r3000_1m_dp_soper_rd0(24),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(23),
      i1   => mips_r3000_1m_dp_soper_se(23),
      q    => mips_r3000_1m_dp_soper_rd0(23),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(22),
      i1   => mips_r3000_1m_dp_soper_se(22),
      q    => mips_r3000_1m_dp_soper_rd0(22),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_soper_rd0_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_soper_sd(11),
      i1   => mips_r3000_1m_dp_soper_se(11),
      q    => mips_r3000_1m_dp_soper_rd0(11),
      sel0 => mips_r3000_1m_dp_mux32_soper_rd0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_soper_rd0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => wnxtpc_xx,
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(27),
      i1   => mips_r3000_1m_dp_nextpc_xx(27),
      q    => mips_r3000_1m_dp_nextpc_rd1(27),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(26),
      i1   => mips_r3000_1m_dp_nextpc_xx(26),
      q    => mips_r3000_1m_dp_nextpc_rd1(26),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(10),
      i1   => mips_r3000_1m_dp_nextpc_xx(10),
      q    => mips_r3000_1m_dp_nextpc_rd1(10),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(4),
      i1   => mips_r3000_1m_dp_nextpc_xx(4),
      q    => mips_r3000_1m_dp_nextpc_rd1(4),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(3),
      i1   => mips_r3000_1m_dp_nextpc_xx(3),
      q    => mips_r3000_1m_dp_nextpc_rd1(3),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(1),
      i1   => mips_r3000_1m_dp_nextpc_xx(1),
      q    => mips_r3000_1m_dp_nextpc_rd1(1),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(12),
      i1   => mips_r3000_1m_dp_nextpc_xx(12),
      q    => mips_r3000_1m_dp_nextpc_rd1(12),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(14),
      i1   => mips_r3000_1m_dp_nextpc_xx(14),
      q    => mips_r3000_1m_dp_nextpc_rd1(14),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(16),
      i1   => mips_r3000_1m_dp_nextpc_xx(16),
      q    => mips_r3000_1m_dp_nextpc_rd1(16),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(18),
      i1   => mips_r3000_1m_dp_nextpc_xx(18),
      q    => mips_r3000_1m_dp_nextpc_rd1(18),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(31),
      i1   => mips_r3000_1m_dp_nextpc_xx(31),
      q    => mips_r3000_1m_dp_nextpc_rd1(31),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(30),
      i1   => mips_r3000_1m_dp_nextpc_xx(30),
      q    => mips_r3000_1m_dp_nextpc_rd1(30),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(29),
      i1   => mips_r3000_1m_dp_nextpc_xx(29),
      q    => mips_r3000_1m_dp_nextpc_rd1(29),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(9),
      i1   => mips_r3000_1m_dp_nextpc_xx(9),
      q    => mips_r3000_1m_dp_nextpc_rd1(9),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(5),
      i1   => mips_r3000_1m_dp_nextpc_xx(5),
      q    => mips_r3000_1m_dp_nextpc_rd1(5),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(2),
      i1   => mips_r3000_1m_dp_nextpc_xx(2),
      q    => mips_r3000_1m_dp_nextpc_rd1(2),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(13),
      i1   => mips_r3000_1m_dp_nextpc_xx(13),
      q    => mips_r3000_1m_dp_nextpc_rd1(13),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(15),
      i1   => mips_r3000_1m_dp_nextpc_xx(15),
      q    => mips_r3000_1m_dp_nextpc_rd1(15),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(17),
      i1   => mips_r3000_1m_dp_nextpc_xx(17),
      q    => mips_r3000_1m_dp_nextpc_rd1(17),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(19),
      i1   => mips_r3000_1m_dp_nextpc_xx(19),
      q    => mips_r3000_1m_dp_nextpc_rd1(19),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(28),
      i1   => mips_r3000_1m_dp_nextpc_xx(28),
      q    => mips_r3000_1m_dp_nextpc_rd1(28),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(21),
      i1   => mips_r3000_1m_dp_nextpc_xx(21),
      q    => mips_r3000_1m_dp_nextpc_rd1(21),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(8),
      i1   => mips_r3000_1m_dp_nextpc_xx(8),
      q    => mips_r3000_1m_dp_nextpc_rd1(8),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(7),
      i1   => mips_r3000_1m_dp_nextpc_xx(7),
      q    => mips_r3000_1m_dp_nextpc_rd1(7),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(6),
      i1   => mips_r3000_1m_dp_nextpc_xx(6),
      q    => mips_r3000_1m_dp_nextpc_rd1(6),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(0),
      i1   => mips_r3000_1m_dp_nextpc_xx(0),
      q    => mips_r3000_1m_dp_nextpc_rd1(0),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(20),
      i1   => mips_r3000_1m_dp_nextpc_xx(20),
      q    => mips_r3000_1m_dp_nextpc_rd1(20),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(25),
      i1   => mips_r3000_1m_dp_nextpc_xx(25),
      q    => mips_r3000_1m_dp_nextpc_rd1(25),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(24),
      i1   => mips_r3000_1m_dp_nextpc_xx(24),
      q    => mips_r3000_1m_dp_nextpc_rd1(24),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(23),
      i1   => mips_r3000_1m_dp_nextpc_xx(23),
      q    => mips_r3000_1m_dp_nextpc_rd1(23),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(22),
      i1   => mips_r3000_1m_dp_nextpc_xx(22),
      q    => mips_r3000_1m_dp_nextpc_rd1(22),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_nextpc_rd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_nextpc_sd(11),
      i1   => mips_r3000_1m_dp_nextpc_xx(11),
      q    => mips_r3000_1m_dp_nextpc_rd1(11),
      sel0 => mips_r3000_1m_dp_mux32_nextpc_rd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_nextpc_rd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_reg_i_ri_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => nothold_si,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(27),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(26),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(10),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(4),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(3),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(1),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(12),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(14),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(16),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(18),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(31),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(30),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(29),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(9),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(5),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(2),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(13),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(15),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(17),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(19),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(28),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(21),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(8),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(7),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(6),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(0),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(20),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(25),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(24),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(23),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(22),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_reg_i_ri_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_i_ri_ckx,
      i     => mips_r3000_1m_dp_i_ri1(11),
      nckx  => mips_r3000_1m_dp_reg_i_ri_nckx,
      nwenx => mips_r3000_1m_dp_reg_i_ri_nwenx,
      q     => mips_r3000_1m_dp_i_ri(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_i_ri_wenx
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_logic_se(1),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(27),
      i1   => mips_r3000_1m_dp_or_se_not(27),
      q    => mips_r3000_1m_dp_ornor_se(27),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(26),
      i1   => mips_r3000_1m_dp_or_se_not(26),
      q    => mips_r3000_1m_dp_ornor_se(26),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(10),
      i1   => mips_r3000_1m_dp_or_se_not(10),
      q    => mips_r3000_1m_dp_ornor_se(10),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(4),
      i1   => mips_r3000_1m_dp_or_se_not(4),
      q    => mips_r3000_1m_dp_ornor_se(4),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(3),
      i1   => mips_r3000_1m_dp_or_se_not(3),
      q    => mips_r3000_1m_dp_ornor_se(3),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(1),
      i1   => mips_r3000_1m_dp_or_se_not(1),
      q    => mips_r3000_1m_dp_ornor_se(1),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(12),
      i1   => mips_r3000_1m_dp_or_se_not(12),
      q    => mips_r3000_1m_dp_ornor_se(12),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(14),
      i1   => mips_r3000_1m_dp_or_se_not(14),
      q    => mips_r3000_1m_dp_ornor_se(14),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(16),
      i1   => mips_r3000_1m_dp_or_se_not(16),
      q    => mips_r3000_1m_dp_ornor_se(16),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(18),
      i1   => mips_r3000_1m_dp_or_se_not(18),
      q    => mips_r3000_1m_dp_ornor_se(18),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(31),
      i1   => mips_r3000_1m_dp_or_se_not(31),
      q    => mips_r3000_1m_dp_ornor_se(31),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(30),
      i1   => mips_r3000_1m_dp_or_se_not(30),
      q    => mips_r3000_1m_dp_ornor_se(30),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(29),
      i1   => mips_r3000_1m_dp_or_se_not(29),
      q    => mips_r3000_1m_dp_ornor_se(29),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(9),
      i1   => mips_r3000_1m_dp_or_se_not(9),
      q    => mips_r3000_1m_dp_ornor_se(9),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(5),
      i1   => mips_r3000_1m_dp_or_se_not(5),
      q    => mips_r3000_1m_dp_ornor_se(5),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(2),
      i1   => mips_r3000_1m_dp_or_se_not(2),
      q    => mips_r3000_1m_dp_ornor_se(2),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(13),
      i1   => mips_r3000_1m_dp_or_se_not(13),
      q    => mips_r3000_1m_dp_ornor_se(13),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(15),
      i1   => mips_r3000_1m_dp_or_se_not(15),
      q    => mips_r3000_1m_dp_ornor_se(15),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(17),
      i1   => mips_r3000_1m_dp_or_se_not(17),
      q    => mips_r3000_1m_dp_ornor_se(17),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(19),
      i1   => mips_r3000_1m_dp_or_se_not(19),
      q    => mips_r3000_1m_dp_ornor_se(19),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(28),
      i1   => mips_r3000_1m_dp_or_se_not(28),
      q    => mips_r3000_1m_dp_ornor_se(28),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(21),
      i1   => mips_r3000_1m_dp_or_se_not(21),
      q    => mips_r3000_1m_dp_ornor_se(21),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(8),
      i1   => mips_r3000_1m_dp_or_se_not(8),
      q    => mips_r3000_1m_dp_ornor_se(8),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(7),
      i1   => mips_r3000_1m_dp_or_se_not(7),
      q    => mips_r3000_1m_dp_ornor_se(7),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(6),
      i1   => mips_r3000_1m_dp_or_se_not(6),
      q    => mips_r3000_1m_dp_ornor_se(6),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(0),
      i1   => mips_r3000_1m_dp_or_se_not(0),
      q    => mips_r3000_1m_dp_ornor_se(0),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(20),
      i1   => mips_r3000_1m_dp_or_se_not(20),
      q    => mips_r3000_1m_dp_ornor_se(20),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(25),
      i1   => mips_r3000_1m_dp_or_se_not(25),
      q    => mips_r3000_1m_dp_ornor_se(25),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(24),
      i1   => mips_r3000_1m_dp_or_se_not(24),
      q    => mips_r3000_1m_dp_ornor_se(24),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(23),
      i1   => mips_r3000_1m_dp_or_se_not(23),
      q    => mips_r3000_1m_dp_ornor_se(23),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(22),
      i1   => mips_r3000_1m_dp_or_se_not(22),
      q    => mips_r3000_1m_dp_ornor_se(22),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ornor_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_or_se(11),
      i1   => mips_r3000_1m_dp_or_se_not(11),
      q    => mips_r3000_1m_dp_ornor_se(11),
      sel0 => mips_r3000_1m_dp_mux32_ornor_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ornor_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instconst0_1c_cell_0 : zero_x0
   port map (
      nq  => mips_r3000_1m_dp_const0_1c,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_18,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(17),
      q   => mips_r3000_1m_dp_seqadr_sd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_28,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_28,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r12 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_11,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r5 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_4,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(3),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_4,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_5 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_5,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_4,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_5,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_5 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_4,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_5,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi23 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(23),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(23),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_23,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_23,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi15 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(15),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(15),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_15,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_15,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(23),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_26,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_28,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_28,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_3,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(2),
      q   => mips_r3000_1m_dp_seqadr_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(1),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi1 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(1),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(1),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_1,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_31,
      i1  => mips_r3000_1m_dp_seqcry_31_sd,
      q   => mips_r3000_1m_dp_seqadr_sd(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(10),
      q   => mips_r3000_1m_dp_seqadr_sd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_17 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_16,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_17,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_6,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_7,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(9),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_24,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(23),
      q   => mips_r3000_1m_dp_seqadr_sd(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r6 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_5,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(3),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_5,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb11 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(11),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi4 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(4),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(4),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_4,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_4,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_26,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_20,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(19),
      q   => mips_r3000_1m_dp_seqadr_sd(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_6,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(5),
      q   => mips_r3000_1m_dp_seqadr_sd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(5),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb24 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(24),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi8 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(8),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(8),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_8,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_8,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_21,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(20),
      q   => mips_r3000_1m_dp_seqadr_sd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi17 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(17),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(17),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_17,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_17,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb6 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(6),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(25),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_26,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_25,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_26,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_28,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_28,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_12,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(11),
      q   => mips_r3000_1m_dp_seqadr_sd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r9 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_8,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_8,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(19),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_6 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_6,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_5,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_6,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_17,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_19,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_31,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_29,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s5 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_5,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(4),
      q   => mips_r3000_1m_dp_seqadr_sd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_17 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_17,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_16,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_17,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_9,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_11,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_12 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_12,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_12,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_28,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_30,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_30,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s23 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(22),
      q   => mips_r3000_1m_dp_seqadr_sd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_2,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(1),
      q   => mips_r3000_1m_dp_seqadr_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r18 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_17,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_17,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb12 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(12),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_24,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_25,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_9,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_11,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_18 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_17,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_18,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_17,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_19,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_20 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_20,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_20,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_24 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_24,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_24,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_25,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_24,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_25,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_31,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_30,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_6 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_5,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_6,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_25,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_26,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_7,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(6),
      q   => mips_r3000_1m_dp_seqadr_sd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r20 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_19,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi25 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(25),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(25),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_25,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_25,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_20 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_20,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(26),
      q   => mips_r3000_1m_dp_seqadr_sd(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r28 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_6,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(3),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_6,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_9 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_9,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_8,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_9,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(16),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb27 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(27),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_22,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_13,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_13,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_30,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_31,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_13,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(12),
      q   => mips_r3000_1m_dp_seqadr_sd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r4 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_3,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(1),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_3,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_9 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_8,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_9,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi21 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(21),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(21),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_21,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_21,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi20 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(20),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(20),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_20,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_20,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(22),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi7 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(7),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(7),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_7,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_7,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_25,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_25,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s25 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_25,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(24),
      q   => mips_r3000_1m_dp_seqadr_sd(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_8,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      q   => mips_r3000_1m_dp_seqadr_sd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_22,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_22,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi31 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(31),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(31),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_31,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_31,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb21 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(21),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(28),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_15,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_28 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_3_28,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s22 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_22,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(21),
      q   => mips_r3000_1m_dp_seqadr_sd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r17 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_16,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_16,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_14,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_14,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(15),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb13 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(13),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_30,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_29,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_30,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_13,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r8 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_7,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(3),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_7,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi22 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(22),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(22),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_22,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_22,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_30,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_15,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_13,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_18 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_18,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_17,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_18,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_30,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_26,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(25),
      q   => mips_r3000_1m_dp_seqadr_sd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s16 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_16,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      q   => mips_r3000_1m_dp_seqadr_sd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_11 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_10,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_11,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_7,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_6,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_7,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(14),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi24 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(24),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(24),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_24,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_24,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(17),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(29),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_10 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_9,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_10,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_10 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_10,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_9,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_10,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_21,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s14 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_14,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(13),
      q   => mips_r3000_1m_dp_seqadr_sd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_20,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_20,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_15 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_15,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_14,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi14 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(14),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(14),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_14,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_14,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(30),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_28,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_23 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_21,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_30 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_3_30,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r25 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_24,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_24,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r2 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_1,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(0),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_1,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_3 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_2,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_3,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi13 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(13),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(13),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_13,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_13,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_31 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_3_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi11 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(11),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(11),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_11,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_11,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_22,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s30 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_30,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(29),
      q   => mips_r3000_1m_dp_seqadr_sd(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s15 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_15,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(14),
      q   => mips_r3000_1m_dp_seqadr_sd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_26,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_26,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_12,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_12,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi30 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(30),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(30),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_30,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_30,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi27 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(27),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(27),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_27,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_27,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi10 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(10),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(10),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_10,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_10,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_22,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_22,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s1 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_1,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(0),
      q   => mips_r3000_1m_dp_seqadr_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_10,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_11,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi26 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(26),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(26),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_26,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_26,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb31 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(31),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi5 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(5),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(5),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_5,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_5,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s28 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_28,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(27),
      q   => mips_r3000_1m_dp_seqadr_sd(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi19 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(19),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(19),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_19,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_19,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi12 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(12),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(12),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_12,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_12,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb0 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(0),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb26 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(26),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi3 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(3),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(3),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_3,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_3,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r16 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_15,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(4),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb7 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(7),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_20,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_21,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_28,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_12 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_12,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s17 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_17,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(16),
      q   => mips_r3000_1m_dp_seqadr_sd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_10,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(9),
      q   => mips_r3000_1m_dp_seqadr_sd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_30,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_30,
      q   => mips_r3000_1m_dp_seqcry_31_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r10 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_9,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_9,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_19 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_18,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_19,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb8 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(8),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi2 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(2),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(2),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_2,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_2,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi6 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(6),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(6),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_6,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_6,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_13,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_24 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_24,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_25 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_25,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_26,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_26,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_30 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_30,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_30,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s29 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(28),
      q   => mips_r3000_1m_dp_seqadr_sd(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r32 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_31,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_31,
      q   => mips_r3000_1m_dp_seqcry_32_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_18,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_19,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_15 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_14,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_15,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_13 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_12,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_13,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi29 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(29),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(29),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_29,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_29,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi16 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(16),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(16),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_16,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_16,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb20 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(20),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi28 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(28),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(28),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_28,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_28,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb10 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(10),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_21,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_20,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_21,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_13,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_14,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_14,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_13,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_14,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_22 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_21,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_22,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_22,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_21,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_22,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_27 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_25,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_31 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_31,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_31,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s9 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_9,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(8),
      q   => mips_r3000_1m_dp_seqadr_sd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s4 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_4,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(3),
      q   => mips_r3000_1m_dp_seqadr_sd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r26 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_4_25,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_4_25,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r24 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r19 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_18,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_18,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi9 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(9),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(9),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_9,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_9,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_1_23 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_22,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_0_23,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_1_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_27 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_25,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_27,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_14 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_11,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_14,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_27,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_4_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_3_23,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_4_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r22 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_21,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(15),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_21,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb3 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(3),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_2_7 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_5,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_7,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_2_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_21 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_21,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_19,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_21,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_29 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_3_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s0 : fulladder_x2
   port map (
      a1   => mips_r3000_1m_dp_nextpc_rd(0),
      a2   => mips_r3000_1m_dp_nextpc_rd(0),
      a3   => mips_r3000_1m_dp_nextpc_rd(0),
      a4   => mips_r3000_1m_dp_nextpc_rd(0),
      b1   => mips_r3000_1m_dp_instseqadr_sd_xorb(0),
      b2   => mips_r3000_1m_dp_instseqadr_sd_xorb(0),
      b3   => mips_r3000_1m_dp_instseqadr_sd_xorb(0),
      b4   => mips_r3000_1m_dp_instseqadr_sd_xorb(0),
      cin1 => mips_r3000_1m_dp_const0_1b,
      cin2 => mips_r3000_1m_dp_const0_1b,
      cin3 => mips_r3000_1m_dp_const0_1b,
      cout => mips_r3000_1m_dp_instseqadr_sd_c(0),
      sout => mips_r3000_1m_dp_seqadr_sd(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_s19 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(18),
      q   => mips_r3000_1m_dp_seqadr_sd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r11 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_10,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_10,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r3 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_2,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(1),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_2,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_13 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_13,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_12,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_13,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb18 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(18),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_29 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_29,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_27,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_29,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_4_26 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_23,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_2_26,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_4_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_r14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_3_13,
      i1  => mips_r3000_1m_dp_instseqadr_sd_c(7),
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_3_13,
      q   => mips_r3000_1m_dp_instseqadr_sd_c(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_1_3 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_0_3,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_0_2,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_0_3,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_1_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pigi18 : halfadder_x2
   port map (
      a    => mips_r3000_1m_dp_nextpc_rd(18),
      b    => mips_r3000_1m_dp_instseqadr_sd_xorb(18),
      cout => mips_r3000_1m_dp_instseqadr_sd_gi_0_18,
      sout => mips_r3000_1m_dp_instseqadr_sd_pi_0_18,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_instseqadr_sd_xorb2 : xr2_x1
   port map (
      i0  => mips_r3000_1m_dp_const0_1b,
      i1  => mips_r3000_1m_dp_const4_32(2),
      q   => mips_r3000_1m_dp_instseqadr_sd_xorb(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_2_7 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_1_7,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_1_5,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_1_7,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_2_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i2_3_14 : oa22_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_14,
      i1  => mips_r3000_1m_dp_instseqadr_sd_gi_2_11,
      i2  => mips_r3000_1m_dp_instseqadr_sd_gi_2_14,
      q   => mips_r3000_1m_dp_instseqadr_sd_gi_3_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_instseqadr_sd_pg_i1_3_21 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_instseqadr_sd_pi_2_19,
      i1  => mips_r3000_1m_dp_instseqadr_sd_pi_1_21,
      q   => mips_r3000_1m_dp_instseqadr_sd_pi_3_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_ifmt_se,
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(27),
      i1   => mips_r3000_1m_dp_ioper_rd(27),
      q    => mips_r3000_1m_dp_yoper_se(27),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(26),
      i1   => mips_r3000_1m_dp_ioper_rd(26),
      q    => mips_r3000_1m_dp_yoper_se(26),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(10),
      i1   => mips_r3000_1m_dp_ioper_rd(10),
      q    => mips_r3000_1m_dp_yoper_se(10),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(4),
      i1   => mips_r3000_1m_dp_ioper_rd(4),
      q    => mips_r3000_1m_dp_yoper_se(4),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(3),
      i1   => mips_r3000_1m_dp_ioper_rd(3),
      q    => mips_r3000_1m_dp_yoper_se(3),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(1),
      i1   => mips_r3000_1m_dp_ioper_rd(1),
      q    => mips_r3000_1m_dp_yoper_se(1),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(12),
      i1   => mips_r3000_1m_dp_ioper_rd(12),
      q    => mips_r3000_1m_dp_yoper_se(12),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(14),
      i1   => mips_r3000_1m_dp_ioper_rd(14),
      q    => mips_r3000_1m_dp_yoper_se(14),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(16),
      i1   => mips_r3000_1m_dp_ioper_rd(16),
      q    => mips_r3000_1m_dp_yoper_se(16),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(18),
      i1   => mips_r3000_1m_dp_ioper_rd(18),
      q    => mips_r3000_1m_dp_yoper_se(18),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(31),
      i1   => mips_r3000_1m_dp_ioper_rd(31),
      q    => mips_r3000_1m_dp_yoper_se(31),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(30),
      i1   => mips_r3000_1m_dp_ioper_rd(30),
      q    => mips_r3000_1m_dp_yoper_se(30),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(29),
      i1   => mips_r3000_1m_dp_ioper_rd(29),
      q    => mips_r3000_1m_dp_yoper_se(29),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(9),
      i1   => mips_r3000_1m_dp_ioper_rd(9),
      q    => mips_r3000_1m_dp_yoper_se(9),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(5),
      i1   => mips_r3000_1m_dp_ioper_rd(5),
      q    => mips_r3000_1m_dp_yoper_se(5),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(2),
      i1   => mips_r3000_1m_dp_ioper_rd(2),
      q    => mips_r3000_1m_dp_yoper_se(2),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(13),
      i1   => mips_r3000_1m_dp_ioper_rd(13),
      q    => mips_r3000_1m_dp_yoper_se(13),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(15),
      i1   => mips_r3000_1m_dp_ioper_rd(15),
      q    => mips_r3000_1m_dp_yoper_se(15),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(17),
      i1   => mips_r3000_1m_dp_ioper_rd(17),
      q    => mips_r3000_1m_dp_yoper_se(17),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(19),
      i1   => mips_r3000_1m_dp_ioper_rd(19),
      q    => mips_r3000_1m_dp_yoper_se(19),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(28),
      i1   => mips_r3000_1m_dp_ioper_rd(28),
      q    => mips_r3000_1m_dp_yoper_se(28),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(21),
      i1   => mips_r3000_1m_dp_ioper_rd(21),
      q    => mips_r3000_1m_dp_yoper_se(21),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(8),
      i1   => mips_r3000_1m_dp_ioper_rd(8),
      q    => mips_r3000_1m_dp_yoper_se(8),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(7),
      i1   => mips_r3000_1m_dp_ioper_rd(7),
      q    => mips_r3000_1m_dp_yoper_se(7),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(6),
      i1   => mips_r3000_1m_dp_ioper_rd(6),
      q    => mips_r3000_1m_dp_yoper_se(6),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(0),
      i1   => mips_r3000_1m_dp_ioper_rd(0),
      q    => mips_r3000_1m_dp_yoper_se(0),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(20),
      i1   => mips_r3000_1m_dp_ioper_rd(20),
      q    => mips_r3000_1m_dp_yoper_se(20),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(25),
      i1   => mips_r3000_1m_dp_ioper_rd(25),
      q    => mips_r3000_1m_dp_yoper_se(25),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(24),
      i1   => mips_r3000_1m_dp_ioper_rd(24),
      q    => mips_r3000_1m_dp_yoper_se(24),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(23),
      i1   => mips_r3000_1m_dp_ioper_rd(23),
      q    => mips_r3000_1m_dp_yoper_se(23),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(22),
      i1   => mips_r3000_1m_dp_ioper_rd(22),
      q    => mips_r3000_1m_dp_yoper_se(22),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_yoper_se_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_toper_se(11),
      i1   => mips_r3000_1m_dp_ioper_rd(11),
      q    => mips_r3000_1m_dp_yoper_se(11),
      sel0 => mips_r3000_1m_dp_mux32_yoper_se_sel0,
      sel1 => mips_r3000_1m_dp_mux32_yoper_se_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_32 : dp_mux_x4_buf
   port map (
      sel  => mips_r3000_1m_dp_res_re(1),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_27 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(27),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_26 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(26),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_10 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(10),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_4 : dp_mux_x4
   port map (
      i0   => d_in(12),
      i1   => d_in(28),
      q    => mips_r3000_1m_dp_data_o_sm(4),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_3 : dp_mux_x4
   port map (
      i0   => d_in(11),
      i1   => d_in(27),
      q    => mips_r3000_1m_dp_data_o_sm(3),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_1 : dp_mux_x4
   port map (
      i0   => d_in(9),
      i1   => d_in(25),
      q    => mips_r3000_1m_dp_data_o_sm(1),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_12 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(12),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_14 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(14),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_16 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(16),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_18 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(18),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_31 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(31),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_30 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(30),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_29 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(29),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_9 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(9),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_5 : dp_mux_x4
   port map (
      i0   => d_in(13),
      i1   => d_in(29),
      q    => mips_r3000_1m_dp_data_o_sm(5),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_2 : dp_mux_x4
   port map (
      i0   => d_in(10),
      i1   => d_in(26),
      q    => mips_r3000_1m_dp_data_o_sm(2),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_13 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(13),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_15 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(15),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_17 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(17),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_19 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(19),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_28 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(28),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_21 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(21),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_8 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(8),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_7 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(7),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_6 : dp_mux_x4
   port map (
      i0   => d_in(14),
      i1   => d_in(30),
      q    => mips_r3000_1m_dp_data_o_sm(6),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_0 : dp_mux_x4
   port map (
      i0   => d_in(8),
      i1   => d_in(24),
      q    => mips_r3000_1m_dp_data_o_sm(0),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_20 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(20),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_25 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(25),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_24 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(24),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_23 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(23),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_22 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(22),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_data_o_sm_cell_11 : dp_mux_x4
   port map (
      i0   => d_in(15),
      i1   => d_in(31),
      q    => mips_r3000_1m_dp_data_o_sm(11),
      sel0 => mips_r3000_1m_dp_mux32_data_o_sm_sel0,
      sel1 => mips_r3000_1m_dp_mux32_data_o_sm_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_i_0 : inv_x8
   port map (
      i   => shamt_se(0),
      nq  => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_64 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(64),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(68),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(96),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_49 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(47),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(49),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(51),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(81),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_14 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(13),
      i1   => mips_r3000_1m_dp_yoper_se(14),
      i2   => mips_r3000_1m_dp_yoper_se(15),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(46),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_88 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(84),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(88),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(92),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(120),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_57 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(55),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(57),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(59),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(89),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_35 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(33),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(35),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(37),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(67),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_133 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(133),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(149),
      q    => mips_r3000_1m_dp_rshift_se(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_o_2 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i1  => i_right_se,
      q   => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_50 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(48),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(50),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(52),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(82),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_100 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(100),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(108),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(132),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_103 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(103),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(111),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(135),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_76 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(72),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(76),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(80),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(108),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_66 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(66),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(70),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(98),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_120 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(112),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(120),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(152),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_22 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(21),
      i1   => mips_r3000_1m_dp_yoper_se(22),
      i2   => mips_r3000_1m_dp_yoper_se(23),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(54),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_44 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(42),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(44),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(46),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(76),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_17 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(16),
      i1   => mips_r3000_1m_dp_yoper_se(17),
      i2   => mips_r3000_1m_dp_yoper_se(18),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(49),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_85 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(81),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(85),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(89),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(117),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_95 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(91),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(95),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(127),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_119 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(111),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(119),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(127),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(151),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_i_1 : inv_x8
   port map (
      i   => shamt_se(1),
      nq  => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_73 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(69),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(73),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(77),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(105),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_58 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(56),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(58),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(60),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(90),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_96 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(96),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(104),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(128),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_101 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(101),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(109),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(133),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_51 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(49),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(51),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(53),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(83),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_0 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_yoper_se(0),
      i2   => mips_r3000_1m_dp_yoper_se(1),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(32),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_93 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(89),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(93),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(125),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_98 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(98),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(106),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(130),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_140 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(140),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(156),
      q    => mips_r3000_1m_dp_rshift_se(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_a_0 : a2_x2
   port map (
      i0  => mips_r3000_1m_dp_yoper_se(31),
      i1  => i_rsgnd_se,
      q   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_27 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(26),
      i1   => mips_r3000_1m_dp_yoper_se(27),
      i2   => mips_r3000_1m_dp_yoper_se(28),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(59),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_30 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(29),
      i1   => mips_r3000_1m_dp_yoper_se(30),
      i2   => mips_r3000_1m_dp_yoper_se(31),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(62),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_39 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(37),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(39),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(41),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(71),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_80 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(76),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(80),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(84),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(112),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_89 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(85),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(89),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(93),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(121),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_150 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(134),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(150),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_o_3 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i1  => i_right_se,
      q   => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_65 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(65),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(69),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(97),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_8 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(7),
      i1   => mips_r3000_1m_dp_yoper_se(8),
      i2   => mips_r3000_1m_dp_yoper_se(9),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(40),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_112 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(104),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(112),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(120),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(144),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_139 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(139),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(155),
      q    => mips_r3000_1m_dp_rshift_se(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_23 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(22),
      i1   => mips_r3000_1m_dp_yoper_se(23),
      i2   => mips_r3000_1m_dp_yoper_se(24),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(55),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_38 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(36),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(38),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(40),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(70),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_94 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(90),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(94),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(126),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_118 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(110),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(118),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(126),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(150),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_o_0 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i1  => i_right_se,
      q   => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_34 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(32),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(34),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(36),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(66),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_92 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(88),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(92),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(124),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_109 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(101),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(109),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(117),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(141),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_144 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(128),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(144),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_48 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(46),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(48),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(50),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(80),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_3 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(2),
      i1   => mips_r3000_1m_dp_yoper_se(3),
      i2   => mips_r3000_1m_dp_yoper_se(4),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(35),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_7 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(6),
      i1   => mips_r3000_1m_dp_yoper_se(7),
      i2   => mips_r3000_1m_dp_yoper_se(8),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(39),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_107 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(99),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(107),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(115),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(139),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_i_3 : inv_x8
   port map (
      i   => shamt_se(3),
      nq  => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_47 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(45),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(47),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(49),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(79),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_40 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(38),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(40),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(42),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(72),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_26 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(25),
      i1   => mips_r3000_1m_dp_yoper_se(26),
      i2   => mips_r3000_1m_dp_yoper_se(27),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(58),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_82 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(78),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(82),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(86),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(114),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_84 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(80),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(84),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(88),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(116),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_97 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(97),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(105),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(129),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_157 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(141),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(157),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_9 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(8),
      i1   => mips_r3000_1m_dp_yoper_se(9),
      i2   => mips_r3000_1m_dp_yoper_se(10),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(41),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_102 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(102),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(110),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(134),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_104 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(96),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(104),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(112),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(136),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_o_1 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i1  => i_right_se,
      q   => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_59 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(57),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(59),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(61),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(91),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_52 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(50),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(52),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(54),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(84),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_46 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(44),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(46),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(48),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(78),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_45 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(43),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(45),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(47),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(77),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_91 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(87),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(91),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(95),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(123),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_108 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(100),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(108),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(116),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(140),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_131 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(131),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(147),
      q    => mips_r3000_1m_dp_rshift_se(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_135 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(135),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(151),
      q    => mips_r3000_1m_dp_rshift_se(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_141 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(141),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(157),
      q    => mips_r3000_1m_dp_rshift_se(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_155 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(139),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(155),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_i_4 : inv_x8
   port map (
      i   => shamt_se(4),
      nq  => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_77 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(73),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(77),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(81),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(109),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_70 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(66),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(70),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(74),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(102),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_67 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(67),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(71),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(99),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_146 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(130),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(146),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_149 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(133),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(149),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_153 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(137),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(153),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_159 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(143),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(159),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_12 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(11),
      i1   => mips_r3000_1m_dp_yoper_se(12),
      i2   => mips_r3000_1m_dp_yoper_se(13),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(44),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_10 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(9),
      i1   => mips_r3000_1m_dp_yoper_se(10),
      i2   => mips_r3000_1m_dp_yoper_se(11),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(42),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_31 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(30),
      i1   => mips_r3000_1m_dp_yoper_se(31),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(63),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_32 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(32),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(34),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(64),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_36 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(34),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(36),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(38),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(68),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_87 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(83),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(87),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(91),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(119),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_151 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(135),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(151),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_158 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(142),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(158),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_69 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(65),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(69),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(73),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(101),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_56 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(54),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(56),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(58),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(88),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_1 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(0),
      i1   => mips_r3000_1m_dp_yoper_se(1),
      i2   => mips_r3000_1m_dp_yoper_se(2),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(33),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_28 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(27),
      i1   => mips_r3000_1m_dp_yoper_se(28),
      i2   => mips_r3000_1m_dp_yoper_se(29),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(60),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_33 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(33),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(35),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(65),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_81 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(77),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(81),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(85),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(113),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_113 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(105),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(113),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(121),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(145),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_147 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(131),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(147),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_156 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(140),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(156),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_o_4 : o2_x2
   port map (
      i0  => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i1  => i_right_se,
      q   => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_78 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(74),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(78),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(82),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(110),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_61 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(59),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(61),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(63),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(93),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_42 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(40),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(42),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(44),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(74),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_41 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(39),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(41),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(43),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(73),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_125 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(117),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(125),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(157),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_126 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(118),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(126),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(158),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_148 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(132),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(148),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_154 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(138),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(154),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_79 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(75),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(79),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(83),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(111),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_71 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(67),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(71),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(75),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(103),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_5 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(4),
      i1   => mips_r3000_1m_dp_yoper_se(5),
      i2   => mips_r3000_1m_dp_yoper_se(6),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(37),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_110 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(102),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(110),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(118),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(142),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_123 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(115),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(123),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(155),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_127 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(119),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(127),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(159),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_136 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(136),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(152),
      q    => mips_r3000_1m_dp_rshift_se(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_145 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(129),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(145),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_152 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(136),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(152),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_rshift_se(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_53 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(51),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(53),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(55),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(85),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_15 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(14),
      i1   => mips_r3000_1m_dp_yoper_se(15),
      i2   => mips_r3000_1m_dp_yoper_se(16),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(47),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_20 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(19),
      i1   => mips_r3000_1m_dp_yoper_se(20),
      i2   => mips_r3000_1m_dp_yoper_se(21),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(52),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_74 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(70),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(74),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(78),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(106),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_72 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(68),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(72),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(76),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(104),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_19 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(18),
      i1   => mips_r3000_1m_dp_yoper_se(19),
      i2   => mips_r3000_1m_dp_yoper_se(20),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(51),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_115 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(107),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(115),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(123),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(147),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_i_2 : inv_x8
   port map (
      i   => shamt_se(2),
      nq  => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_60 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(58),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(60),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(62),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(92),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_4 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(3),
      i1   => mips_r3000_1m_dp_yoper_se(4),
      i2   => mips_r3000_1m_dp_yoper_se(5),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(36),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_121 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(113),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(121),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(153),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_142 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(142),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(158),
      q    => mips_r3000_1m_dp_rshift_se(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_13 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(12),
      i1   => mips_r3000_1m_dp_yoper_se(13),
      i2   => mips_r3000_1m_dp_yoper_se(14),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(45),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_25 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(24),
      i1   => mips_r3000_1m_dp_yoper_se(25),
      i2   => mips_r3000_1m_dp_yoper_se(26),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(57),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_86 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(82),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(86),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(90),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(118),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_111 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(103),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(111),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(119),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(143),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_124 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(116),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(124),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(156),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_128 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(128),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(144),
      q    => mips_r3000_1m_dp_rshift_se(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_130 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(130),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(146),
      q    => mips_r3000_1m_dp_rshift_se(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_137 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(137),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(153),
      q    => mips_r3000_1m_dp_rshift_se(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_75 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(71),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(75),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(79),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(107),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_18 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(17),
      i1   => mips_r3000_1m_dp_yoper_se(18),
      i2   => mips_r3000_1m_dp_yoper_se(19),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(50),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_37 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(35),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(37),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(39),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(69),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_90 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(86),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(90),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(94),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(122),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_105 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(97),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(105),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(113),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(137),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_122 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(114),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(122),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(154),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_138 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(138),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(154),
      q    => mips_r3000_1m_dp_rshift_se(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_24 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(23),
      i1   => mips_r3000_1m_dp_yoper_se(24),
      i2   => mips_r3000_1m_dp_yoper_se(25),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(56),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_114 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(106),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(114),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(122),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(146),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_132 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(132),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(148),
      q    => mips_r3000_1m_dp_rshift_se(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_16 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(15),
      i1   => mips_r3000_1m_dp_yoper_se(16),
      i2   => mips_r3000_1m_dp_yoper_se(17),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(48),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_11 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(10),
      i1   => mips_r3000_1m_dp_yoper_se(11),
      i2   => mips_r3000_1m_dp_yoper_se(12),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(43),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_29 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(28),
      i1   => mips_r3000_1m_dp_yoper_se(29),
      i2   => mips_r3000_1m_dp_yoper_se(30),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(61),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_63 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(61),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(63),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(95),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_62 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(60),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(62),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_msb,
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(94),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_54 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(52),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(54),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(56),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(86),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_2 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(1),
      i1   => mips_r3000_1m_dp_yoper_se(2),
      i2   => mips_r3000_1m_dp_yoper_se(3),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(34),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_129 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(129),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(145),
      q    => mips_r3000_1m_dp_rshift_se(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_6 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(5),
      i1   => mips_r3000_1m_dp_yoper_se(6),
      i2   => mips_r3000_1m_dp_yoper_se(7),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(38),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_83 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(79),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(83),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(87),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(115),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_106 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(98),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(106),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(114),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(138),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_68 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(2),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(2),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(64),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(68),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(72),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(100),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_55 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(53),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(55),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(57),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(87),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_43 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(1),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(1),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(41),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(43),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(45),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(75),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_21 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(0),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(0),
      i0   => mips_r3000_1m_dp_yoper_se(20),
      i1   => mips_r3000_1m_dp_yoper_se(21),
      i2   => mips_r3000_1m_dp_yoper_se(22),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(53),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_99 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(99),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(107),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(131),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_116 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(108),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(116),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(124),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(148),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_117 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(3),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(3),
      i0   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(109),
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(117),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(125),
      q    => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(149),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_134 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(134),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(150),
      q    => mips_r3000_1m_dp_rshift_se(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_shift32_rshift_se_m_143 : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_dp_shift32_rshift_se_c0(4),
      cmd1 => mips_r3000_1m_dp_shift32_rshift_se_c1(4),
      i0   => i_right_se,
      i1   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(143),
      i2   => mips_r3000_1m_dp_shift32_rshift_se_muxoutput(159),
      q    => mips_r3000_1m_dp_rshift_se(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_32 : dp_mux_x4_buf
   port map (
      sel  => i_link_sd,
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(27),
      i1   => mips_r3000_1m_dp_seqadr_sd(27),
      q    => mips_r3000_1m_dp_ioper_sd(27),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(26),
      i1   => mips_r3000_1m_dp_seqadr_sd(26),
      q    => mips_r3000_1m_dp_ioper_sd(26),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(10),
      i1   => mips_r3000_1m_dp_seqadr_sd(10),
      q    => mips_r3000_1m_dp_ioper_sd(10),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(4),
      i1   => mips_r3000_1m_dp_seqadr_sd(4),
      q    => mips_r3000_1m_dp_ioper_sd(4),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(3),
      i1   => mips_r3000_1m_dp_seqadr_sd(3),
      q    => mips_r3000_1m_dp_ioper_sd(3),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(1),
      i1   => mips_r3000_1m_dp_seqadr_sd(1),
      q    => mips_r3000_1m_dp_ioper_sd(1),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(12),
      i1   => mips_r3000_1m_dp_seqadr_sd(12),
      q    => mips_r3000_1m_dp_ioper_sd(12),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(14),
      i1   => mips_r3000_1m_dp_seqadr_sd(14),
      q    => mips_r3000_1m_dp_ioper_sd(14),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(16),
      i1   => mips_r3000_1m_dp_seqadr_sd(16),
      q    => mips_r3000_1m_dp_ioper_sd(16),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(18),
      i1   => mips_r3000_1m_dp_seqadr_sd(18),
      q    => mips_r3000_1m_dp_ioper_sd(18),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(31),
      i1   => mips_r3000_1m_dp_seqadr_sd(31),
      q    => mips_r3000_1m_dp_ioper_sd(31),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(30),
      i1   => mips_r3000_1m_dp_seqadr_sd(30),
      q    => mips_r3000_1m_dp_ioper_sd(30),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(29),
      i1   => mips_r3000_1m_dp_seqadr_sd(29),
      q    => mips_r3000_1m_dp_ioper_sd(29),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(9),
      i1   => mips_r3000_1m_dp_seqadr_sd(9),
      q    => mips_r3000_1m_dp_ioper_sd(9),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(5),
      i1   => mips_r3000_1m_dp_seqadr_sd(5),
      q    => mips_r3000_1m_dp_ioper_sd(5),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(2),
      i1   => mips_r3000_1m_dp_seqadr_sd(2),
      q    => mips_r3000_1m_dp_ioper_sd(2),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(13),
      i1   => mips_r3000_1m_dp_seqadr_sd(13),
      q    => mips_r3000_1m_dp_ioper_sd(13),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(15),
      i1   => mips_r3000_1m_dp_seqadr_sd(15),
      q    => mips_r3000_1m_dp_ioper_sd(15),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(17),
      i1   => mips_r3000_1m_dp_seqadr_sd(17),
      q    => mips_r3000_1m_dp_ioper_sd(17),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(19),
      i1   => mips_r3000_1m_dp_seqadr_sd(19),
      q    => mips_r3000_1m_dp_ioper_sd(19),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(28),
      i1   => mips_r3000_1m_dp_seqadr_sd(28),
      q    => mips_r3000_1m_dp_ioper_sd(28),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(21),
      i1   => mips_r3000_1m_dp_seqadr_sd(21),
      q    => mips_r3000_1m_dp_ioper_sd(21),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(8),
      i1   => mips_r3000_1m_dp_seqadr_sd(8),
      q    => mips_r3000_1m_dp_ioper_sd(8),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(7),
      i1   => mips_r3000_1m_dp_seqadr_sd(7),
      q    => mips_r3000_1m_dp_ioper_sd(7),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(6),
      i1   => mips_r3000_1m_dp_seqadr_sd(6),
      q    => mips_r3000_1m_dp_ioper_sd(6),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(0),
      i1   => mips_r3000_1m_dp_seqadr_sd(0),
      q    => mips_r3000_1m_dp_ioper_sd(0),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(20),
      i1   => mips_r3000_1m_dp_seqadr_sd(20),
      q    => mips_r3000_1m_dp_ioper_sd(20),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(25),
      i1   => mips_r3000_1m_dp_seqadr_sd(25),
      q    => mips_r3000_1m_dp_ioper_sd(25),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(24),
      i1   => mips_r3000_1m_dp_seqadr_sd(24),
      q    => mips_r3000_1m_dp_ioper_sd(24),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(23),
      i1   => mips_r3000_1m_dp_seqadr_sd(23),
      q    => mips_r3000_1m_dp_ioper_sd(23),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(22),
      i1   => mips_r3000_1m_dp_seqadr_sd(22),
      q    => mips_r3000_1m_dp_ioper_sd(22),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_ioper_sd_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_otheri_sd(11),
      i1   => mips_r3000_1m_dp_seqadr_sd(11),
      q    => mips_r3000_1m_dp_ioper_sd(11),
      sel0 => mips_r3000_1m_dp_mux32_ioper_sd_sel0,
      sel1 => mips_r3000_1m_dp_mux32_ioper_sd_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_32 : dp_sff_x4_buf
   port map (
      ck    => ck,
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      vdd   => vdd,
      vss   => vss,
      wen   => load_se,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_27 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(27),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(27),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_26 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(26),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(26),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_10 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(10),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(10),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_4 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(4),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(4),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_3 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(3),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(3),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_1 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(1),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(1),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_12 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(12),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(12),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_14 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(14),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(14),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_16 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(16),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(16),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_18 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(18),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(18),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_31 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(31),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(31),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_30 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(30),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(30),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_29 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(29),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(29),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_9 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(9),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(9),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_5 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(5),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(5),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_2 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(2),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(2),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_13 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(13),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(13),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_15 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(15),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(15),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_17 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(17),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(17),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_19 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(19),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(19),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_28 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(28),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(28),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_21 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(21),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(21),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_8 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(8),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(8),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_7 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(7),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(7),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_6 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(6),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(6),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_0 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(0),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(0),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_20 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(20),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(20),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_25 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(25),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(25),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_24 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(24),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(24),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_23 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(23),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(23),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_22 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(22),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(22),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_reg_nextpc_re_cell_11 : dp_sff_x4
   port map (
      ckx   => mips_r3000_1m_dp_reg_nextpc_re_ckx,
      i     => mips_r3000_1m_dp_nextpc_rd(11),
      nckx  => mips_r3000_1m_dp_reg_nextpc_re_nckx,
      nwenx => mips_r3000_1m_dp_reg_nextpc_re_nwenx,
      q     => mips_r3000_1m_dp_nextpc_re(11),
      vdd   => vdd,
      vss   => vss,
      wenx  => mips_r3000_1m_dp_reg_nextpc_re_wenx
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_32 : dp_ts_x4_buf
   port map (
      en   => iopsel_sd(2),
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_27 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(27),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(27),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_26 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(26),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(26),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_10 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(10),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(10),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_4 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(4),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(4),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_3 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(3),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(3),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_1 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(1),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(1),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_12 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(12),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(12),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_14 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(14),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(14),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_16 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(16),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(16),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_18 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(18),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(18),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_31 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(31),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_30 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(30),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(30),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_29 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(29),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(29),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_9 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(9),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(9),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_5 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(5),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(5),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_2 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(2),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(2),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_13 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(13),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(13),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_15 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(15),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(15),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_17 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(17),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(17),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_19 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(19),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(19),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_28 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(28),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(28),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_21 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(21),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(21),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_8 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(8),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(8),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_7 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(7),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(7),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_6 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(6),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(6),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_0 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(0),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(0),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_20 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(20),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(20),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_25 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(25),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(25),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_24 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(24),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(24),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_23 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(23),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(23),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_22 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(22),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(22),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_etat32_otheri_sd_2_cell_11 : dp_ts_x4
   port map (
      enx  => mips_r3000_1m_dp_etat32_otheri_sd_2_enx,
      i    => mips_r3000_1m_dp_hi_rw(11),
      nenx => mips_r3000_1m_dp_etat32_otheri_sd_2_nenx,
      q    => mips_r3000_1m_dp_otheri_sd(11),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_23 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_19,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_27,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_11 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_9,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_13,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_11,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_25 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_24,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_26,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_18 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(18),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(19),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_8 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(8),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(9),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_8,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_7 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_3,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_11,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_3 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_1,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_5,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_20 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(20),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(21),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_0 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(0),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(1),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_22 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(22),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(23),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_28 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(28),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(29),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_1 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_0,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_2,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_1,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_5 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_4,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_6,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_13 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_12,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_14,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_13,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_15 : no2_x4
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_7,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_23,
      nq  => s_eq_t_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_19 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_17,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_21,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_16 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(16),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(17),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_16,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_12 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(12),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(13),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_12,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_10 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(10),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(11),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_10,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_24 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(24),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(25),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_26 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(26),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(27),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_30 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(30),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(31),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_17 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_16,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_18,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_27 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_25,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_29,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_29 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_28,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_30,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_21 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_20,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_22,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_14 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(14),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(15),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_6 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(6),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(7),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_4 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(4),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(5),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_2 : no2_x1
   port map (
      i0  => mips_r3000_1m_dp_s_cp_t_sd(2),
      i1  => mips_r3000_1m_dp_s_cp_t_sd(3),
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_2,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_nul_s_eq_t_sd_nul_9 : na2_x1
   port map (
      i0  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_8,
      i1  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_10,
      nq  => mips_r3000_1m_dp_nul_s_eq_t_sd_nul_9,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_banc_bit2_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit4_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit10_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit24_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit17_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_in13 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(13),
      datain1 => mips_r3000_1m_dp_data_rm(13),
      dinx    => mips_r3000_1m_dp_banc_dinx(13),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit12_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit29_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit29_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit22_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_buf8 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      selra => rsdnbr_sd(8),
      selrb => rtdnbr_sd(8),
      selw  => wreg_sw(8),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit6_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit30_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit16_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit15_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit14_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit13_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_buf4 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      selra => rsdnbr_sd(4),
      selrb => rtdnbr_sd(4),
      selw  => wreg_sw(4),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit4_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit5_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit6_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit31_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit29_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit22_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit15_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit15_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit14_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit7_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit25_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit31_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit28_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit14_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit13_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit1_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit3_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit8_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit11_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit31_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit28_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit18_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit16_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit2_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit5_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit5_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit6_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit10_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit11_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit23_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit25_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit14_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit14_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit0_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit8_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit8_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit9_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit24_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit26_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit29_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit19_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit18_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit2_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit9_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit10_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit21_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit21_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_in19 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(19),
      datain1 => mips_r3000_1m_dp_data_rm(19),
      dinx    => mips_r3000_1m_dp_banc_dinx(19),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit17_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit14_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit2_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit24_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit29_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit18_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit16_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit1_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit2_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit2_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit6_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit13_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit24_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit24_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit30_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit31_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit20_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit15_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit15_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit2_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit5_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit9_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit11_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit22_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit31_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit29_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit27_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit22_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit21_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit19_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit15_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit14_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit3_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit3_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit4_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit9_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit11_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit23_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_out25 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(25),
      busb     => mips_r3000_1m_dp_banc_busb(25),
      dataouta => mips_r3000_1m_dp_s_sd(25),
      dataoutb => mips_r3000_1m_dp_t_sd(25),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit26_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit15_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit13_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit13_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit7_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit23_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit26_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit29_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit28_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit16_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit0_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit3_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_out4 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(4),
      busb     => mips_r3000_1m_dp_banc_busb(4),
      dataouta => mips_r3000_1m_dp_s_sd(4),
      dataoutb => mips_r3000_1m_dp_t_sd(4),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit6_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit9_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit10_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit27_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit20_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit19_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit16_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit2_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_in3 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(3),
      datain1 => mips_r3000_1m_dp_data_rm(3),
      dinx    => mips_r3000_1m_dp_banc_dinx(3),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit5_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit6_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_in24 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(24),
      datain1 => mips_r3000_1m_dp_data_rm(24),
      dinx    => mips_r3000_1m_dp_banc_dinx(24),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit27_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit28_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit22_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit19_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit18_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit15_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_buf29 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      selra => rsdnbr_sd(29),
      selrb => rtdnbr_sd(29),
      selw  => wreg_sw(29),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit1_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit2_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit8_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit12_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit23_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit24_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit25_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit21_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit20_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit17_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_out17 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(17),
      busb     => mips_r3000_1m_dp_banc_busb(17),
      dataouta => mips_r3000_1m_dp_s_sd(17),
      dataoutb => mips_r3000_1m_dp_t_sd(17),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit31_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit31_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit19_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit16_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit15_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit1_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit8_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit9_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit11_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_in11 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(11),
      datain1 => mips_r3000_1m_dp_data_rm(11),
      dinx    => mips_r3000_1m_dp_banc_dinx(11),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit12_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit25_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit27_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit30_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit30_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit30_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit27_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit3_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit5_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit22_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit24_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit26_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit29_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit21_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit21_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit21_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit17_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit17_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_in16 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(16),
      datain1 => mips_r3000_1m_dp_data_rm(16),
      dinx    => mips_r3000_1m_dp_banc_dinx(16),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit16_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit14_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit12_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit29_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_in27 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(27),
      datain1 => mips_r3000_1m_dp_data_rm(27),
      dinx    => mips_r3000_1m_dp_banc_dinx(27),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit13_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_buf22 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      selra => rsdnbr_sd(22),
      selrb => rtdnbr_sd(22),
      selw  => wreg_sw(22),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit3_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit4_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit21_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit19_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit6_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit7_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit10_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit11_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit22_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit25_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit25_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit25_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit30_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_out28 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(28),
      busb     => mips_r3000_1m_dp_banc_busb(28),
      dataouta => mips_r3000_1m_dp_s_sd(28),
      dataoutb => mips_r3000_1m_dp_t_sd(28),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit20_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit14_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit0_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit1_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit3_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit4_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit5_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit8_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit10_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit11_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit25_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit27_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit31_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit20_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit18_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit18_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit17_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit4_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit7_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit8_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit12_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit25_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit28_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit28_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit20_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit16_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit1_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit2_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit5_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit6_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit7_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit8_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit11_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit12_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit25_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit16_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit15_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_in8 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(8),
      datain1 => mips_r3000_1m_dp_data_rm(8),
      dinx    => mips_r3000_1m_dp_banc_dinx(8),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out9 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(9),
      busb     => mips_r3000_1m_dp_banc_busb(9),
      dataouta => mips_r3000_1m_dp_s_sd(9),
      dataoutb => mips_r3000_1m_dp_t_sd(9),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit9_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit24_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit30_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit30_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit27_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit21_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit21_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit21_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit18_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit18_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit2_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit6_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit19_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit13_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit1_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit4_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit26_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit28_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit28_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit27_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit18_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit17_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit16_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit1_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit8_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit12_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit23_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit21_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit14_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit3_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit6_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit10_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit12_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit28_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit27_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit20_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit19_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit16_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit1_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit5_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit6_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit20_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit17_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit17_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit16_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit14_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit4_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit8_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit12_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_out13 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(13),
      busb     => mips_r3000_1m_dp_banc_busb(13),
      dataouta => mips_r3000_1m_dp_s_sd(13),
      dataoutb => mips_r3000_1m_dp_t_sd(13),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit22_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit23_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit25_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_in31 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(31),
      datain1 => mips_r3000_1m_dp_data_rm(31),
      dinx    => mips_r3000_1m_dp_banc_dinx(31),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit31_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit28_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_buf9 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      selra => rsdnbr_sd(9),
      selrb => rtdnbr_sd(9),
      selw  => wreg_sw(9),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit1_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit1_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit7_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit10_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit25_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit0_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit1_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit2_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit6_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit9_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit24_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit25_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit30_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit31_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit22_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit19_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit18_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit14_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit13_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit0_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit7_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit7_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit9_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_in12 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(12),
      datain1 => mips_r3000_1m_dp_data_rm(12),
      dinx    => mips_r3000_1m_dp_banc_dinx(12),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit23_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit17_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit13_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_buf25 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      selra => rsdnbr_sd(25),
      selrb => rtdnbr_sd(25),
      selw  => wreg_sw(25),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit4_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_out11 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(11),
      busb     => mips_r3000_1m_dp_banc_busb(11),
      dataouta => mips_r3000_1m_dp_s_sd(11),
      dataoutb => mips_r3000_1m_dp_t_sd(11),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit23_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit26_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit19_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit14_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_buf21 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      selra => rsdnbr_sd(21),
      selrb => rtdnbr_sd(21),
      selw  => wreg_sw(21),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit4_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit24_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit30_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit28_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit27_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit21_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit17_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit2_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit6_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit7_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit10_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit12_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit29_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit20_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit3_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit11_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit13_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit22_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit21_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit19_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit18_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit17_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit16_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit13_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit13_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_buf13 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      selra => rsdnbr_sd(13),
      selrb => rtdnbr_sd(13),
      selw  => wreg_sw(13),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit4_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit6_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit22_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit15_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit14_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit0_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit3_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit7_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit7_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit8_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit23_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit31_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit31_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit16_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit13_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit1_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit2_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit5_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit6_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit23_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit21_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit15_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit0_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_out8 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(8),
      busb     => mips_r3000_1m_dp_banc_busb(8),
      dataouta => mips_r3000_1m_dp_s_sd(8),
      dataoutb => mips_r3000_1m_dp_t_sd(8),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit23_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit23_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit28_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit21_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit21_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit19_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit18_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit17_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit13_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_buf28 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      selra => rsdnbr_sd(28),
      selrb => rtdnbr_sd(28),
      selw  => wreg_sw(28),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit0_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit3_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_in7 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(7),
      datain1 => mips_r3000_1m_dp_data_rm(7),
      dinx    => mips_r3000_1m_dp_banc_dinx(7),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit9_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit11_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_out24 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(24),
      busb     => mips_r3000_1m_dp_banc_busb(24),
      dataouta => mips_r3000_1m_dp_s_sd(24),
      dataoutb => mips_r3000_1m_dp_t_sd(24),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit28_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit27_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit18_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_buf20 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      selra => rsdnbr_sd(20),
      selrb => rtdnbr_sd(20),
      selw  => wreg_sw(20),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_buf15 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      selra => rsdnbr_sd(15),
      selrb => rtdnbr_sd(15),
      selw  => wreg_sw(15),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit2_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit10_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit10_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit19_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit17_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_buf6 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      selra => rsdnbr_sd(6),
      selrb => rtdnbr_sd(6),
      selw  => wreg_sw(6),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit0_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit2_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit7_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit10_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit12_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit23_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_in23 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(23),
      datain1 => mips_r3000_1m_dp_data_rm(23),
      dinx    => mips_r3000_1m_dp_banc_dinx(23),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit24_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit29_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit22_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit18_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit15_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit2_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit9_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit23_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit24_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit29_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit21_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit20_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit13_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit0_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit3_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit9_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit24_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit29_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit22_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit14_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit4_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit5_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit11_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit11_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit23_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit25_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit27_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit20_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit15_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit13_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit7_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit8_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit11_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit24_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit28_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit0_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit5_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit10_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit22_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit23_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit23_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_in29 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(29),
      datain1 => mips_r3000_1m_dp_data_rm(29),
      dinx    => mips_r3000_1m_dp_banc_dinx(29),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit27_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit22_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit21_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit21_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit0_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit0_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit5_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit6_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit8_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit25_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit18_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit0_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit2_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit2_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit3_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit6_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit9_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit10_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit26_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_out27 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(27),
      busb     => mips_r3000_1m_dp_banc_busb(27),
      dataouta => mips_r3000_1m_dp_s_sd(27),
      dataoutb => mips_r3000_1m_dp_t_sd(27),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_in30 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(30),
      datain1 => mips_r3000_1m_dp_data_rm(30),
      dinx    => mips_r3000_1m_dp_banc_dinx(30),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit19_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit17_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_buf27 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      selra => rsdnbr_sd(27),
      selrb => rtdnbr_sd(27),
      selw  => wreg_sw(27),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit11_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit12_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit24_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit26_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit20_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit15_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit14_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_buf2 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      selra => rsdnbr_sd(2),
      selrb => rtdnbr_sd(2),
      selw  => wreg_sw(2),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit3_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit5_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit8_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_in9 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(9),
      datain1 => mips_r3000_1m_dp_data_rm(9),
      dinx    => mips_r3000_1m_dp_banc_dinx(9),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out12 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(12),
      busb     => mips_r3000_1m_dp_banc_busb(12),
      dataouta => mips_r3000_1m_dp_s_sd(12),
      dataoutb => mips_r3000_1m_dp_t_sd(12),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit24_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit30_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit15_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit2_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_in2 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(2),
      datain1 => mips_r3000_1m_dp_data_rm(2),
      dinx    => mips_r3000_1m_dp_banc_dinx(2),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out3 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(3),
      busb     => mips_r3000_1m_dp_banc_busb(3),
      dataouta => mips_r3000_1m_dp_s_sd(3),
      dataoutb => mips_r3000_1m_dp_t_sd(3),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit5_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit24_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit26_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_in26 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(26),
      datain1 => mips_r3000_1m_dp_data_rm(26),
      dinx    => mips_r3000_1m_dp_banc_dinx(26),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit30_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit31_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit16_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit8_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit8_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit9_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit10_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit12_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit26_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit31_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit13_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit3_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit6_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit23_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit28_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit16_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit16_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit16_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_buf16 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      selra => rsdnbr_sd(16),
      selrb => rtdnbr_sd(16),
      selw  => wreg_sw(16),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit5_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit5_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit7_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit10_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit19_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit18_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit0_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit1_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit4_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit5_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit29_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_buf7 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      selra => rsdnbr_sd(7),
      selrb => rtdnbr_sd(7),
      selw  => wreg_sw(7),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit2_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit4_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit5_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_in6 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(6),
      datain1 => mips_r3000_1m_dp_data_rm(6),
      dinx    => mips_r3000_1m_dp_banc_dinx(6),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out7 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(7),
      busb     => mips_r3000_1m_dp_banc_busb(7),
      dataouta => mips_r3000_1m_dp_s_sd(7),
      dataoutb => mips_r3000_1m_dp_t_sd(7),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit8_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit8_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit12_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit30_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit30_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit28_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit20_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit20_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit19_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit1_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit11_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit24_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit26_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit26_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit20_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit20_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit17_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_buf17 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      selra => rsdnbr_sd(17),
      selrb => rtdnbr_sd(17),
      selw  => wreg_sw(17),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit1_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit11_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit27_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit20_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit16_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit15_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_buf11 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      selra => rsdnbr_sd(11),
      selrb => rtdnbr_sd(11),
      selw  => wreg_sw(11),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit6_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit24_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit26_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit29_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit28_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit27_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit17_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit16_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_buf14 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      selra => rsdnbr_sd(14),
      selrb => rtdnbr_sd(14),
      selw  => wreg_sw(14),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit8_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit22_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit26_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit30_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit28_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit27_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit18_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit14_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit13_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit23_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit31_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit2_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit3_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit4_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit10_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit11_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit26_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_out20 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(20),
      busb     => mips_r3000_1m_dp_banc_busb(20),
      dataouta => mips_r3000_1m_dp_s_sd(20),
      dataoutb => mips_r3000_1m_dp_t_sd(20),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit19_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit5_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit7_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit11_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit22_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit24_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit27_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit29_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit30_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_out21 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(21),
      busb     => mips_r3000_1m_dp_banc_busb(21),
      dataouta => mips_r3000_1m_dp_s_sd(21),
      dataoutb => mips_r3000_1m_dp_t_sd(21),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit20_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit17_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit16_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit14_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit0_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit3_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit4_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit4_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit8_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit12_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit12_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit23_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit28_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit2_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit6_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit6_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit7_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit7_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit25_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit25_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit30_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit20_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_buf26 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      selra => rsdnbr_sd(26),
      selrb => rtdnbr_sd(26),
      selw  => wreg_sw(26),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit1_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit9_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit21_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit18_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit16_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit15_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit1_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit4_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit9_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit22_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit24_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit30_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit18_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit14_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_buf18 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      selra => rsdnbr_sd(18),
      selrb => rtdnbr_sd(18),
      selw  => wreg_sw(18),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit1_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit22_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit27_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit29_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit6_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit6_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit12_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit12_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit26_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit28_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit21_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit20_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit7_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit12_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit29_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit28_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit21_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit19_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit17_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit3_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit4_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit6_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit30_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit20_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit19_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit17_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit16_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit14_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit4_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit5_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit28_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit28_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit27_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit22_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit21_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit17_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit14_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_buf31 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      selra => rsdnbr_sd(31),
      selrb => rtdnbr_sd(31),
      selw  => wreg_sw(31),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_buf1 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      selra => rsdnbr_sd(1),
      selrb => rtdnbr_sd(1),
      selw  => wreg_sw(1),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit0_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit4_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit8_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit10_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit12_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit13_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_in22 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(22),
      datain1 => mips_r3000_1m_dp_data_rm(22),
      dinx    => mips_r3000_1m_dp_banc_dinx(22),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit25_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit30_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit14_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit1_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit1_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit2_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit3_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit7_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit23_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit31_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit18_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit15_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_out15 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(15),
      busb     => mips_r3000_1m_dp_banc_busb(15),
      dataouta => mips_r3000_1m_dp_s_sd(15),
      dataoutb => mips_r3000_1m_dp_t_sd(15),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit13_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit0_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit0_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit6_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit9_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit10_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit24_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit31_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit27_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit13_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit13_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_buf23 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      selra => rsdnbr_sd(23),
      selrb => rtdnbr_sd(23),
      selw  => wreg_sw(23),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_out2 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(2),
      busb     => mips_r3000_1m_dp_banc_busb(2),
      dataouta => mips_r3000_1m_dp_s_sd(2),
      dataoutb => mips_r3000_1m_dp_t_sd(2),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit5_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit9_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit23_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit18_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit13_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_in1 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(1),
      datain1 => mips_r3000_1m_dp_data_rm(1),
      dinx    => mips_r3000_1m_dp_banc_dinx(1),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit8_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit10_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit11_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit12_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit26_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit28_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit21_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit18_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit18_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit17_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit15_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_in14 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(14),
      datain1 => mips_r3000_1m_dp_data_rm(14),
      dinx    => mips_r3000_1m_dp_banc_dinx(14),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit7_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit10_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit24_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit31_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit31_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit29_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit22_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_out19 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(19),
      busb     => mips_r3000_1m_dp_banc_busb(19),
      dataouta => mips_r3000_1m_dp_s_sd(19),
      dataoutb => mips_r3000_1m_dp_t_sd(19),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit1_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit3_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit12_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit20_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit16_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_buf12 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      selra => rsdnbr_sd(12),
      selrb => rtdnbr_sd(12),
      selw  => wreg_sw(12),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit6_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit6_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit23_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit29_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit22_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit21_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit4_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit5_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_out30 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(30),
      busb     => mips_r3000_1m_dp_banc_busb(30),
      dataouta => mips_r3000_1m_dp_s_sd(30),
      dataoutb => mips_r3000_1m_dp_t_sd(30),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit29_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_in18 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(18),
      datain1 => mips_r3000_1m_dp_data_rm(18),
      dinx    => mips_r3000_1m_dp_banc_dinx(18),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit15_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit14_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit13_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit3_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit7_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit25_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit30_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit28_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit16_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit1_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit2_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit5_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit6_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit11_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit22_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit31_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit22_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit15_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit14_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_buf24 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      selra => rsdnbr_sd(24),
      selrb => rtdnbr_sd(24),
      selw  => wreg_sw(24),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit0_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit5_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit8_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit10_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit11_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit23_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit23_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit27_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit19_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit0_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit2_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit3_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit8_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit9_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit26_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit29_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit19_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit18_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit17_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit0_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit3_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit10_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit30_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit29_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit22_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_inbuf : rf2_inmux_buf
   port map (
      sel  => mips_r3000_1m_dp_const0_1c,
      sel0 => mips_r3000_1m_dp_banc_sel0,
      sel1 => mips_r3000_1m_dp_banc_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_banc_bit9_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit10_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit12_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit26_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit31_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit20_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit19_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit0_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit24_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit29_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit27_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit22_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit19_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit19_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit15_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit22_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit15_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit15_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit14_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit13_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit2_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit4_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit9_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit11_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit23_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit25_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit26_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit29_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit30_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit31_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit18_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit15_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit14_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_buf3 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      selra => rsdnbr_sd(3),
      selrb => rtdnbr_sd(3),
      selw  => wreg_sw(3),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit0_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit3_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit7_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit8_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit9_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit11_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit11_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit15_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit3_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit5_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_out10 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(10),
      busb     => mips_r3000_1m_dp_banc_busb(10),
      dataouta => mips_r3000_1m_dp_s_sd(10),
      dataoutb => mips_r3000_1m_dp_t_sd(10),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit10_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit23_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_out26 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(26),
      busb     => mips_r3000_1m_dp_banc_busb(26),
      dataouta => mips_r3000_1m_dp_s_sd(26),
      dataoutb => mips_r3000_1m_dp_t_sd(26),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit26_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit20_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit0_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit5_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit8_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit25_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_in25 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(25),
      datain1 => mips_r3000_1m_dp_data_rm(25),
      dinx    => mips_r3000_1m_dp_banc_dinx(25),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit20_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit19_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit19_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit18_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit13_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_in0 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(0),
      datain1 => mips_r3000_1m_dp_data_rm(0),
      dinx    => mips_r3000_1m_dp_banc_dinx(0),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out1 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(1),
      busb     => mips_r3000_1m_dp_banc_busb(1),
      dataouta => mips_r3000_1m_dp_s_sd(1),
      dataoutb => mips_r3000_1m_dp_t_sd(1),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit2_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit5_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit24_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit29_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit31_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit20_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit20_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit16_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit1_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit8_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit12_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit24_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_out31 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(31),
      busb     => mips_r3000_1m_dp_banc_busb(31),
      dataouta => mips_r3000_1m_dp_s_sd(31),
      dataoutb => mips_r3000_1m_dp_t_sd(31),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit30_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit30_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_in15 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(15),
      datain1 => mips_r3000_1m_dp_data_rm(15),
      dinx    => mips_r3000_1m_dp_banc_dinx(15),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit15_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_buf0 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      selra => rsdnbr_sd(0),
      selrb => rtdnbr_sd(0),
      selw  => wreg_sw(0),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit3_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit8_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit11_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit23_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit24_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit25_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_buf30 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      selra => rsdnbr_sd(30),
      selrb => rtdnbr_sd(30),
      selw  => wreg_sw(30),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit0_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit3_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit10_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit10_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit24_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit25_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit26_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit26_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit26_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit16_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit14_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit2_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit3_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit4_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit12_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit23_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit29_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_out16 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(16),
      busb     => mips_r3000_1m_dp_banc_busb(16),
      dataouta => mips_r3000_1m_dp_s_sd(16),
      dataoutb => mips_r3000_1m_dp_t_sd(16),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit9_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit22_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit30_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit28_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit19_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit14_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit0_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit5_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit5_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit8_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit9_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit10_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit11_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit26_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit31_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit29_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit22_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit20_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit17_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit16_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit1_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit4_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit4_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit8_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit9_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit11_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit25_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit26_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit19_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit15_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit2_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_in5 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(5),
      datain1 => mips_r3000_1m_dp_data_rm(5),
      dinx    => mips_r3000_1m_dp_banc_dinx(5),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out6 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(6),
      busb     => mips_r3000_1m_dp_banc_busb(6),
      dataouta => mips_r3000_1m_dp_s_sd(6),
      dataoutb => mips_r3000_1m_dp_t_sd(6),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit7_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit8_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit12_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit24_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit25_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit25_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit25_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit30_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit31_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit20_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit17_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit1_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit7_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit26_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit31_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit20_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit18_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit16_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit15_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit9_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit24_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit25_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit27_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit30_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit30_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit31_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit27_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit5_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit6_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit11_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit28_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit27_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit19_23 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada23,
      readb => mips_r3000_1m_dp_banc_readb23,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write23
   );

mips_r3000_1m_dp_banc_bit17_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit26_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit13_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit3_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit23_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit29_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit30_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit27_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_in20 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(20),
      datain1 => mips_r3000_1m_dp_data_rm(20),
      dinx    => mips_r3000_1m_dp_banc_dinx(20),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit19_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit1_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit1_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit6_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit7_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit12_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit25_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit26_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit29_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit21_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit20_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit16_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit0_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit3_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit4_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit5_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(5),
      busb  => mips_r3000_1m_dp_banc_busb(5),
      dinx  => mips_r3000_1m_dp_banc_dinx(5),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit12_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit31_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_out29 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(29),
      busb     => mips_r3000_1m_dp_banc_busb(29),
      dataouta => mips_r3000_1m_dp_s_sd(29),
      dataoutb => mips_r3000_1m_dp_t_sd(29),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_in28 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(28),
      datain1 => mips_r3000_1m_dp_data_rm(28),
      dinx    => mips_r3000_1m_dp_banc_dinx(28),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit28_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit17_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit17_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit16_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_outbuf : rf2_out_buf
   port map (
      ck   => ck,
      nck  => mips_r3000_1m_dp_banc_nck,
      vdd  => vdd,
      vss  => vss,
      xcks => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit4_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit7_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit8_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(8),
      busb  => mips_r3000_1m_dp_banc_busb(8),
      dinx  => mips_r3000_1m_dp_banc_dinx(8),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit11_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit12_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit23_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit25_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit25_16 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada16,
      readb => mips_r3000_1m_dp_banc_readb16,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write16
   );

mips_r3000_1m_dp_banc_bit28_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit28_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit21_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit2_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit6_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit7_5 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit10_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_in10 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(10),
      datain1 => mips_r3000_1m_dp_data_rm(10),
      dinx    => mips_r3000_1m_dp_banc_dinx(10),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit11_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit12_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_out23 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(23),
      busb     => mips_r3000_1m_dp_banc_busb(23),
      dataouta => mips_r3000_1m_dp_s_sd(23),
      dataoutb => mips_r3000_1m_dp_t_sd(23),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit27_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit29_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_out22 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(22),
      busb     => mips_r3000_1m_dp_banc_busb(22),
      dataouta => mips_r3000_1m_dp_s_sd(22),
      dataoutb => mips_r3000_1m_dp_t_sd(22),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit21_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit21_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit21_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit15_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_out0 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(0),
      busb     => mips_r3000_1m_dp_banc_busb(0),
      dataouta => mips_r3000_1m_dp_s_sd(0),
      dataoutb => mips_r3000_1m_dp_t_sd(0),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit1_26 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada26,
      readb => mips_r3000_1m_dp_banc_readb26,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write26
   );

mips_r3000_1m_dp_banc_bit4_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit9_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit9_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit22_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit27_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit30_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit18_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit18_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit16_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(16),
      busb  => mips_r3000_1m_dp_banc_busb(16),
      dinx  => mips_r3000_1m_dp_banc_dinx(16),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit9_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit10_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit31_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit21_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(21),
      busb  => mips_r3000_1m_dp_banc_busb(21),
      dinx  => mips_r3000_1m_dp_banc_dinx(21),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit17_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit13_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit4_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit7_22 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada22,
      readb => mips_r3000_1m_dp_banc_readb22,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write22
   );

mips_r3000_1m_dp_banc_bit26_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit28_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit27_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_in21 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(21),
      datain1 => mips_r3000_1m_dp_data_rm(21),
      dinx    => mips_r3000_1m_dp_banc_dinx(21),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit19_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit31_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit27_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit17_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit17_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit14_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit1_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit1_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit3_10 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit12_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_bit13_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit31_4 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada4,
      readb => mips_r3000_1m_dp_banc_readb4,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write4
   );

mips_r3000_1m_dp_banc_bit29_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(29),
      busb  => mips_r3000_1m_dp_banc_busb(29),
      dinx  => mips_r3000_1m_dp_banc_dinx(29),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit27_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit20_14 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(20),
      busb  => mips_r3000_1m_dp_banc_busb(20),
      dinx  => mips_r3000_1m_dp_banc_dinx(20),
      reada => mips_r3000_1m_dp_banc_reada14,
      readb => mips_r3000_1m_dp_banc_readb14,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write14
   );

mips_r3000_1m_dp_banc_bit19_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(19),
      busb  => mips_r3000_1m_dp_banc_busb(19),
      dinx  => mips_r3000_1m_dp_banc_dinx(19),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit14_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit14_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_buf19 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      selra => rsdnbr_sd(19),
      selrb => rtdnbr_sd(19),
      selw  => wreg_sw(19),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit4_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit4_0 : rf2_mid_mem_r0
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(4),
      busb  => mips_r3000_1m_dp_banc_busb(4),
      dinx  => mips_r3000_1m_dp_banc_dinx(4),
      reada => mips_r3000_1m_dp_banc_reada0,
      readb => mips_r3000_1m_dp_banc_readb0,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write0
   );

mips_r3000_1m_dp_banc_bit11_20 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada20,
      readb => mips_r3000_1m_dp_banc_readb20,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write20
   );

mips_r3000_1m_dp_banc_bit18_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit17_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(17),
      busb  => mips_r3000_1m_dp_banc_busb(17),
      dinx  => mips_r3000_1m_dp_banc_dinx(17),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_bit13_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_buf5 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada5,
      readb => mips_r3000_1m_dp_banc_readb5,
      selra => rsdnbr_sd(5),
      selrb => rtdnbr_sd(5),
      selw  => wreg_sw(5),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write5
   );

mips_r3000_1m_dp_banc_bit0_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit0_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit7_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit7_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit9_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit25_13 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(25),
      busb  => mips_r3000_1m_dp_banc_busb(25),
      dinx  => mips_r3000_1m_dp_banc_dinx(25),
      reada => mips_r3000_1m_dp_banc_reada13,
      readb => mips_r3000_1m_dp_banc_readb13,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write13
   );

mips_r3000_1m_dp_banc_bit22_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_out18 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(18),
      busb     => mips_r3000_1m_dp_banc_busb(18),
      dataouta => mips_r3000_1m_dp_s_sd(18),
      dataoutb => mips_r3000_1m_dp_t_sd(18),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_in17 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(17),
      datain1 => mips_r3000_1m_dp_data_rm(17),
      dinx    => mips_r3000_1m_dp_banc_dinx(17),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_bit14_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(14),
      busb  => mips_r3000_1m_dp_banc_busb(14),
      dinx  => mips_r3000_1m_dp_banc_dinx(14),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_banc_bit13_19 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada19,
      readb => mips_r3000_1m_dp_banc_readb19,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write19
   );

mips_r3000_1m_dp_banc_bit3_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(3),
      busb  => mips_r3000_1m_dp_banc_busb(3),
      dinx  => mips_r3000_1m_dp_banc_dinx(3),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit10_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit31_28 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(31),
      busb  => mips_r3000_1m_dp_banc_busb(31),
      dinx  => mips_r3000_1m_dp_banc_dinx(31),
      reada => mips_r3000_1m_dp_banc_reada28,
      readb => mips_r3000_1m_dp_banc_readb28,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write28
   );

mips_r3000_1m_dp_banc_bit22_21 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(22),
      busb  => mips_r3000_1m_dp_banc_busb(22),
      dinx  => mips_r3000_1m_dp_banc_dinx(22),
      reada => mips_r3000_1m_dp_banc_reada21,
      readb => mips_r3000_1m_dp_banc_readb21,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write21
   );

mips_r3000_1m_dp_banc_bit15_9 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(15),
      busb  => mips_r3000_1m_dp_banc_busb(15),
      dinx  => mips_r3000_1m_dp_banc_dinx(15),
      reada => mips_r3000_1m_dp_banc_reada9,
      readb => mips_r3000_1m_dp_banc_readb9,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write9
   );

mips_r3000_1m_dp_banc_bit1_17 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(1),
      busb  => mips_r3000_1m_dp_banc_busb(1),
      dinx  => mips_r3000_1m_dp_banc_dinx(1),
      reada => mips_r3000_1m_dp_banc_reada17,
      readb => mips_r3000_1m_dp_banc_readb17,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write17
   );

mips_r3000_1m_dp_banc_in4 : rf2_inmux_mem
   port map (
      datain0 => mips_r3000_1m_dp_data_rm(4),
      datain1 => mips_r3000_1m_dp_data_rm(4),
      dinx    => mips_r3000_1m_dp_banc_dinx(4),
      sel0    => mips_r3000_1m_dp_banc_sel0,
      sel1    => mips_r3000_1m_dp_banc_sel1,
      vdd     => vdd,
      vss     => vss
   );

mips_r3000_1m_dp_banc_out5 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(5),
      busb     => mips_r3000_1m_dp_banc_busb(5),
      dataouta => mips_r3000_1m_dp_s_sd(5),
      dataoutb => mips_r3000_1m_dp_t_sd(5),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit7_1 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada1,
      readb => mips_r3000_1m_dp_banc_readb1,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write1
   );

mips_r3000_1m_dp_banc_bit18_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_out14 : rf2_out_mem
   port map (
      busa     => mips_r3000_1m_dp_banc_busa(14),
      busb     => mips_r3000_1m_dp_banc_busb(14),
      dataouta => mips_r3000_1m_dp_s_sd(14),
      dataoutb => mips_r3000_1m_dp_t_sd(14),
      vdd      => vdd,
      vss      => vss,
      xcks     => mips_r3000_1m_dp_banc_xcks
   );

mips_r3000_1m_dp_banc_bit0_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit0_6 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(0),
      busb  => mips_r3000_1m_dp_banc_busb(0),
      dinx  => mips_r3000_1m_dp_banc_dinx(0),
      reada => mips_r3000_1m_dp_banc_reada6,
      readb => mips_r3000_1m_dp_banc_readb6,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write6
   );

mips_r3000_1m_dp_banc_bit6_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(6),
      busb  => mips_r3000_1m_dp_banc_busb(6),
      dinx  => mips_r3000_1m_dp_banc_dinx(6),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit7_2 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(7),
      busb  => mips_r3000_1m_dp_banc_busb(7),
      dinx  => mips_r3000_1m_dp_banc_dinx(7),
      reada => mips_r3000_1m_dp_banc_reada2,
      readb => mips_r3000_1m_dp_banc_readb2,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write2
   );

mips_r3000_1m_dp_banc_bit9_27 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada27,
      readb => mips_r3000_1m_dp_banc_readb27,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write27
   );

mips_r3000_1m_dp_banc_bit9_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(9),
      busb  => mips_r3000_1m_dp_banc_busb(9),
      dinx  => mips_r3000_1m_dp_banc_dinx(9),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit10_7 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(10),
      busb  => mips_r3000_1m_dp_banc_busb(10),
      dinx  => mips_r3000_1m_dp_banc_dinx(10),
      reada => mips_r3000_1m_dp_banc_reada7,
      readb => mips_r3000_1m_dp_banc_readb7,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write7
   );

mips_r3000_1m_dp_banc_bit12_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(12),
      busb  => mips_r3000_1m_dp_banc_busb(12),
      dinx  => mips_r3000_1m_dp_banc_dinx(12),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit23_29 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(23),
      busb  => mips_r3000_1m_dp_banc_busb(23),
      dinx  => mips_r3000_1m_dp_banc_dinx(23),
      reada => mips_r3000_1m_dp_banc_reada29,
      readb => mips_r3000_1m_dp_banc_readb29,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write29
   );

mips_r3000_1m_dp_banc_bit24_15 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada15,
      readb => mips_r3000_1m_dp_banc_readb15,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write15
   );

mips_r3000_1m_dp_banc_bit24_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(24),
      busb  => mips_r3000_1m_dp_banc_busb(24),
      dinx  => mips_r3000_1m_dp_banc_dinx(24),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit26_3 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada3,
      readb => mips_r3000_1m_dp_banc_readb3,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write3
   );

mips_r3000_1m_dp_banc_bit30_8 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(30),
      busb  => mips_r3000_1m_dp_banc_busb(30),
      dinx  => mips_r3000_1m_dp_banc_dinx(30),
      reada => mips_r3000_1m_dp_banc_reada8,
      readb => mips_r3000_1m_dp_banc_readb8,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write8
   );

mips_r3000_1m_dp_banc_bit28_24 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(28),
      busb  => mips_r3000_1m_dp_banc_busb(28),
      dinx  => mips_r3000_1m_dp_banc_dinx(28),
      reada => mips_r3000_1m_dp_banc_reada24,
      readb => mips_r3000_1m_dp_banc_readb24,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write24
   );

mips_r3000_1m_dp_banc_bit13_25 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(13),
      busb  => mips_r3000_1m_dp_banc_busb(13),
      dinx  => mips_r3000_1m_dp_banc_dinx(13),
      reada => mips_r3000_1m_dp_banc_reada25,
      readb => mips_r3000_1m_dp_banc_readb25,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write25
   );

mips_r3000_1m_dp_banc_buf10 : rf2_mid_buf
   port map (
      nck   => mips_r3000_1m_dp_banc_nck,
      reada => mips_r3000_1m_dp_banc_reada10,
      readb => mips_r3000_1m_dp_banc_readb10,
      selra => rsdnbr_sd(10),
      selrb => rtdnbr_sd(10),
      selw  => wreg_sw(10),
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write10
   );

mips_r3000_1m_dp_banc_bit2_31 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(2),
      busb  => mips_r3000_1m_dp_banc_busb(2),
      dinx  => mips_r3000_1m_dp_banc_dinx(2),
      reada => mips_r3000_1m_dp_banc_reada31,
      readb => mips_r3000_1m_dp_banc_readb31,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write31
   );

mips_r3000_1m_dp_banc_bit11_30 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(11),
      busb  => mips_r3000_1m_dp_banc_busb(11),
      dinx  => mips_r3000_1m_dp_banc_dinx(11),
      reada => mips_r3000_1m_dp_banc_reada30,
      readb => mips_r3000_1m_dp_banc_readb30,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write30
   );

mips_r3000_1m_dp_banc_bit26_12 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(26),
      busb  => mips_r3000_1m_dp_banc_busb(26),
      dinx  => mips_r3000_1m_dp_banc_dinx(26),
      reada => mips_r3000_1m_dp_banc_reada12,
      readb => mips_r3000_1m_dp_banc_readb12,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write12
   );

mips_r3000_1m_dp_banc_bit27_11 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(27),
      busb  => mips_r3000_1m_dp_banc_busb(27),
      dinx  => mips_r3000_1m_dp_banc_dinx(27),
      reada => mips_r3000_1m_dp_banc_reada11,
      readb => mips_r3000_1m_dp_banc_readb11,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write11
   );

mips_r3000_1m_dp_banc_bit18_18 : rf2_mid_mem
   port map (
      busa  => mips_r3000_1m_dp_banc_busa(18),
      busb  => mips_r3000_1m_dp_banc_busb(18),
      dinx  => mips_r3000_1m_dp_banc_dinx(18),
      reada => mips_r3000_1m_dp_banc_reada18,
      readb => mips_r3000_1m_dp_banc_readb18,
      vdd   => vdd,
      vss   => vss,
      write => mips_r3000_1m_dp_banc_write18
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_32 : dp_mux_x4_buf
   port map (
      sel  => wepc_xx,
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_27 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(27),
      i1   => mips_r3000_1m_dp_epc_xx(27),
      q    => mips_r3000_1m_dp_epc_rx0(27),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_26 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(26),
      i1   => mips_r3000_1m_dp_epc_xx(26),
      q    => mips_r3000_1m_dp_epc_rx0(26),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_10 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(10),
      i1   => mips_r3000_1m_dp_epc_xx(10),
      q    => mips_r3000_1m_dp_epc_rx0(10),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_4 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(4),
      i1   => mips_r3000_1m_dp_epc_xx(4),
      q    => mips_r3000_1m_dp_epc_rx0(4),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_3 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(3),
      i1   => mips_r3000_1m_dp_epc_xx(3),
      q    => mips_r3000_1m_dp_epc_rx0(3),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_1 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(1),
      i1   => mips_r3000_1m_dp_epc_xx(1),
      q    => mips_r3000_1m_dp_epc_rx0(1),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_12 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(12),
      i1   => mips_r3000_1m_dp_epc_xx(12),
      q    => mips_r3000_1m_dp_epc_rx0(12),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_14 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(14),
      i1   => mips_r3000_1m_dp_epc_xx(14),
      q    => mips_r3000_1m_dp_epc_rx0(14),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_16 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(16),
      i1   => mips_r3000_1m_dp_epc_xx(16),
      q    => mips_r3000_1m_dp_epc_rx0(16),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_18 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(18),
      i1   => mips_r3000_1m_dp_epc_xx(18),
      q    => mips_r3000_1m_dp_epc_rx0(18),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_31 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(31),
      i1   => mips_r3000_1m_dp_epc_xx(31),
      q    => mips_r3000_1m_dp_epc_rx0(31),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_30 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(30),
      i1   => mips_r3000_1m_dp_epc_xx(30),
      q    => mips_r3000_1m_dp_epc_rx0(30),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_29 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(29),
      i1   => mips_r3000_1m_dp_epc_xx(29),
      q    => mips_r3000_1m_dp_epc_rx0(29),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_9 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(9),
      i1   => mips_r3000_1m_dp_epc_xx(9),
      q    => mips_r3000_1m_dp_epc_rx0(9),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_5 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(5),
      i1   => mips_r3000_1m_dp_epc_xx(5),
      q    => mips_r3000_1m_dp_epc_rx0(5),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_2 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(2),
      i1   => mips_r3000_1m_dp_epc_xx(2),
      q    => mips_r3000_1m_dp_epc_rx0(2),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_13 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(13),
      i1   => mips_r3000_1m_dp_epc_xx(13),
      q    => mips_r3000_1m_dp_epc_rx0(13),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_15 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(15),
      i1   => mips_r3000_1m_dp_epc_xx(15),
      q    => mips_r3000_1m_dp_epc_rx0(15),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_17 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(17),
      i1   => mips_r3000_1m_dp_epc_xx(17),
      q    => mips_r3000_1m_dp_epc_rx0(17),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_19 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(19),
      i1   => mips_r3000_1m_dp_epc_xx(19),
      q    => mips_r3000_1m_dp_epc_rx0(19),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_28 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(28),
      i1   => mips_r3000_1m_dp_epc_xx(28),
      q    => mips_r3000_1m_dp_epc_rx0(28),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_21 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(21),
      i1   => mips_r3000_1m_dp_epc_xx(21),
      q    => mips_r3000_1m_dp_epc_rx0(21),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_8 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(8),
      i1   => mips_r3000_1m_dp_epc_xx(8),
      q    => mips_r3000_1m_dp_epc_rx0(8),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_7 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(7),
      i1   => mips_r3000_1m_dp_epc_xx(7),
      q    => mips_r3000_1m_dp_epc_rx0(7),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_6 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(6),
      i1   => mips_r3000_1m_dp_epc_xx(6),
      q    => mips_r3000_1m_dp_epc_rx0(6),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_0 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(0),
      i1   => mips_r3000_1m_dp_epc_xx(0),
      q    => mips_r3000_1m_dp_epc_rx0(0),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_20 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(20),
      i1   => mips_r3000_1m_dp_epc_xx(20),
      q    => mips_r3000_1m_dp_epc_rx0(20),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_25 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(25),
      i1   => mips_r3000_1m_dp_epc_xx(25),
      q    => mips_r3000_1m_dp_epc_rx0(25),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_24 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(24),
      i1   => mips_r3000_1m_dp_epc_xx(24),
      q    => mips_r3000_1m_dp_epc_rx0(24),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_23 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(23),
      i1   => mips_r3000_1m_dp_epc_xx(23),
      q    => mips_r3000_1m_dp_epc_rx0(23),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_22 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(22),
      i1   => mips_r3000_1m_dp_epc_xx(22),
      q    => mips_r3000_1m_dp_epc_rx0(22),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_mux32_epc_rx0_cell_11 : dp_mux_x4
   port map (
      i0   => mips_r3000_1m_dp_epc_rx(11),
      i1   => mips_r3000_1m_dp_epc_xx(11),
      q    => mips_r3000_1m_dp_epc_rx0(11),
      sel0 => mips_r3000_1m_dp_mux32_epc_rx0_sel0,
      sel1 => mips_r3000_1m_dp_mux32_epc_rx0_sel1,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_dp_buffer1_rarith_31_se_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_rarith_se(31),
      q   => rarith_31_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_dp_buffer1_nextpc_0_se_cell_0 : buf_x2
   port map (
      i   => mips_r3000_1m_dp_nextpc_rd(0),
      q   => nextpc_0_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_write_sm_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_write_sm,
      nq  => mips_r3000_1m_ct_not_write_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux142_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux140,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux142,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux141_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux140,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux141,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux140_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux136,
      i1  => mips_r3000_1m_ct_not_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux140,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux139_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux137,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux139,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux138_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux137,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux138,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux137_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux136,
      i1  => mips_r3000_1m_ct_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux137,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux136_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_i_ri(25),
      nq  => mips_r3000_1m_ct_not_aux136,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux135_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux133,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux135,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux134_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux133,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux134,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux133_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux129,
      i1  => mips_r3000_1m_ct_not_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux133,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux132_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux130,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux132,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux131_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux130,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux131,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux130_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux129,
      i1  => mips_r3000_1m_ct_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux130,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux129_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(25),
      i1  => mips_r3000_1m_ct_i_ri(24),
      q   => mips_r3000_1m_ct_not_aux129,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux128_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux126,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux128,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux127_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux126,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux127,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux126_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux122,
      i1  => mips_r3000_1m_ct_not_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux126,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux125_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux123,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux125,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux124_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux123,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux124,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux123_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux122,
      i1  => mips_r3000_1m_ct_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux123,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux122_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_i_ri(25),
      q   => mips_r3000_1m_ct_not_aux122,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux121_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux119,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux121,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux120_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux119,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux120,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux119_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux115,
      i1  => mips_r3000_1m_ct_not_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux119,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux118_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux116,
      i1  => mips_r3000_1m_ct_not_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux118,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux114_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux112,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux114,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux113_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux112,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux113,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux112_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux108,
      i1  => mips_r3000_1m_ct_not_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux112,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux111_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux109,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux111,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux110_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux109,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux110,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux109_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux108,
      i1  => mips_r3000_1m_ct_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux109,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux108_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_i_ri(20),
      nq  => mips_r3000_1m_ct_not_aux108,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux107_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux105,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux107,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux106_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux105,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux106,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux105_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux101,
      i1  => mips_r3000_1m_ct_not_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux105,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux104_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux102,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux104,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux103_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux102,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux103,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux102_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux101,
      i1  => mips_r3000_1m_ct_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux102,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux101_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_not_i_ri(20),
      q   => mips_r3000_1m_ct_not_aux101,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux100_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux98,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux100,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux99_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux98,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux99,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux98_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux94,
      i1  => mips_r3000_1m_ct_not_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux98,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux97_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux95,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux97,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux96_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux95,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux96,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux95_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux94,
      i1  => mips_r3000_1m_ct_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux95,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux94_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(20),
      i1  => mips_r3000_1m_ct_not_i_ri(19),
      q   => mips_r3000_1m_ct_not_aux94,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux93_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux91,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux93,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux92_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux91,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux92,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux91_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux87,
      i1  => mips_r3000_1m_ct_not_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux91,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux90_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux88,
      i1  => mips_r3000_1m_ct_not_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux90,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rs_rd(1),
      i1  => mips_r3000_1m_ct_not_rs_rd(2),
      i2  => mips_r3000_1m_ct_not_rs_rd(0),
      i3  => mips_r3000_1m_ct_not_rs_rd(3),
      q   => mips_r3000_1m_ct_a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_sreadr0_se_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_a4_x2_sig,
      i1  => mips_r3000_1m_ct_rs_rd(4),
      q   => mips_r3000_1m_ct_not_sreadr0_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_write_sm_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_write_sm,
      nq  => mips_r3000_1m_ct_not_i_write_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_2_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rt_rd(1),
      i1  => mips_r3000_1m_ct_not_rt_rd(2),
      i2  => mips_r3000_1m_ct_not_rt_rd(0),
      i3  => mips_r3000_1m_ct_not_rt_rd(3),
      q   => mips_r3000_1m_ct_a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_treadr0_se_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_a4_x2_2_sig,
      i1  => mips_r3000_1m_ct_rt_rd(4),
      q   => mips_r3000_1m_ct_not_treadr0_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_write_sw_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_rm(7),
      i1  => mips_r3000_1m_ct_not_i_type_rm(8),
      q   => mips_r3000_1m_ct_not_i_write_sw,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux65_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_mbk_buf_not_aux63,
      i2  => mips_r3000_1m_ct_i_ri(30),
      q   => mips_r3000_1m_ct_not_aux65,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(7),
      i1  => mips_r3000_1m_ct_opcod_rd(6),
      i2  => mips_r3000_1m_ct_not_opcod_rd(5),
      q   => mips_r3000_1m_ct_a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux61_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(5),
      i1  => mips_r3000_1m_ct_aux59,
      i2  => mips_r3000_1m_ct_a3_x2_sig,
      nq  => mips_r3000_1m_ct_not_aux61,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux55_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_re(1),
      i1  => mips_r3000_1m_ct_not_i_type_re(2),
      q   => mips_r3000_1m_ct_not_aux55,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux51_ins : a2_x2
   port map (
      i0  => res_sm(0),
      i1  => mips_r3000_1m_ct_i_type_re(10),
      q   => mips_r3000_1m_ct_not_aux51,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux49_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux49,
      nq  => mips_r3000_1m_ct_not_aux49,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_kill_si_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_kill_si,
      nq  => mips_r3000_1m_ct_not_kill_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux50_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux50,
      nq  => mips_r3000_1m_ct_not_aux50,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_copy_sd_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_sleep_sd,
      i1  => mips_r3000_1m_ct_not_aux293,
      q   => mips_r3000_1m_ct_not_copy_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux293_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_kill_se,
      i1  => mips_r3000_1m_ct_not_stall_sd,
      nq  => mips_r3000_1m_ct_not_aux293,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(21),
      i1  => mips_r3000_1m_ct_rd_rd(0),
      q   => mips_r3000_1m_ct_xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_2_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(23),
      i1  => mips_r3000_1m_ct_rd_rd(2),
      q   => mips_r3000_1m_ct_xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_3_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_rd_rd(3),
      q   => mips_r3000_1m_ct_xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_3_sig,
      i1  => mips_r3000_1m_ct_not_i_write_se,
      i2  => mips_r3000_1m_ct_xr2_x1_2_sig,
      i3  => mips_r3000_1m_ct_sreadr0_sd,
      q   => mips_r3000_1m_ct_o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_4_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(25),
      i1  => mips_r3000_1m_ct_rd_rd(4),
      q   => mips_r3000_1m_ct_xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_5_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(22),
      i1  => mips_r3000_1m_ct_rd_rd(1),
      q   => mips_r3000_1m_ct_xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_5_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_4_sig,
      i2  => mips_r3000_1m_ct_o4_x2_sig,
      i3  => mips_r3000_1m_ct_xr2_x1_sig,
      nq  => mips_r3000_1m_ct_no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_6_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(16),
      i1  => mips_r3000_1m_ct_rd_rd(0),
      q   => mips_r3000_1m_ct_xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_7_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(20),
      i1  => mips_r3000_1m_ct_rd_rd(4),
      q   => mips_r3000_1m_ct_xr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_8_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_rd_rd(3),
      q   => mips_r3000_1m_ct_xr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_2_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_8_sig,
      i1  => mips_r3000_1m_ct_not_i_write_se,
      i2  => mips_r3000_1m_ct_xr2_x1_7_sig,
      i3  => mips_r3000_1m_ct_treadr0_sd,
      q   => mips_r3000_1m_ct_o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_9_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(18),
      i1  => mips_r3000_1m_ct_rd_rd(2),
      q   => mips_r3000_1m_ct_xr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_10_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(17),
      i1  => mips_r3000_1m_ct_rd_rd(1),
      q   => mips_r3000_1m_ct_xr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_2_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_10_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_9_sig,
      i2  => mips_r3000_1m_ct_o4_x2_2_sig,
      i3  => mips_r3000_1m_ct_xr2_x1_6_sig,
      nq  => mips_r3000_1m_ct_no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hz_tdm_sd,
      i1  => mips_r3000_1m_ct_not_hz_sdm_sd,
      nq  => mips_r3000_1m_ct_na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => mips_r3000_1m_ct_i_type_re(8),
      i1  => mips_r3000_1m_ct_na2_x1_sig,
      i3  => mips_r3000_1m_ct_no4_x1_2_sig,
      i2  => mips_r3000_1m_ct_i_type_sd_21,
      i4  => mips_r3000_1m_ct_i_type_sd_22,
      i5  => mips_r3000_1m_ct_no4_x1_sig,
      nq  => mips_r3000_1m_ct_noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_aux282,
      q   => mips_r3000_1m_ct_a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_sig,
      i1  => mips_r3000_1m_ct_aux83,
      i2  => mips_r3000_1m_ct_not_opcod_sd_2,
      nq  => mips_r3000_1m_ct_nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_sig,
      i1  => mips_r3000_1m_ct_not_aux225,
      i2  => mips_r3000_1m_ct_noa2a2a23_x1_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_2_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux190,
      i1  => mips_r3000_1m_ct_not_stall_se,
      nq  => mips_r3000_1m_ct_na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_stall_sd_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_2_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_sig,
      i2  => mips_r3000_1m_ct_not_kill_se,
      nq  => mips_r3000_1m_ct_not_stall_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux89_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux88,
      i1  => mips_r3000_1m_ct_i_ri(17),
      q   => mips_r3000_1m_ct_not_aux89,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux88_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux87,
      i1  => mips_r3000_1m_ct_i_ri(18),
      q   => mips_r3000_1m_ct_not_aux88,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux87_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_i_ri(20),
      q   => mips_r3000_1m_ct_not_aux87,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux117_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux116,
      i1  => mips_r3000_1m_ct_i_ri(22),
      q   => mips_r3000_1m_ct_not_aux117,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux116_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux115,
      i1  => mips_r3000_1m_ct_i_ri(23),
      q   => mips_r3000_1m_ct_not_aux116,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux115_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_i_ri(25),
      q   => mips_r3000_1m_ct_not_aux115,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_write_se_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_rd(8),
      i1  => mips_r3000_1m_ct_not_i_type_rd(7),
      q   => mips_r3000_1m_ct_not_i_write_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux190_ins : no2_x1
   port map (
      i0  => i_frz,
      i1  => daccess_sm,
      nq  => mips_r3000_1m_ct_not_aux190,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_3_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_aux74,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      i3  => mips_r3000_1m_ct_opcod_sd_1,
      q   => mips_r3000_1m_ct_a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_sleep_sd_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_a4_x2_3_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_not_sleep_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux44_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux44,
      nq  => mips_r3000_1m_ct_not_aux44,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_stall_se_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_stall_se,
      nq  => mips_r3000_1m_ct_not_stall_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux45_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux45,
      nq  => mips_r3000_1m_ct_not_aux45,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux41_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux39,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux41,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux40_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux39,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux40,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux39_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux35,
      i1  => mips_r3000_1m_ct_not_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux39,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux38_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux36,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux38,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux37_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux36,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux37,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux36_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux35,
      i1  => mips_r3000_1m_ct_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux36,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux35_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(3),
      i1  => mips_r3000_1m_ct_rd_rm(4),
      nq  => mips_r3000_1m_ct_not_aux35,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux34_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux32,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux34,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux33_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux32,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux33,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux32_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux28,
      i1  => mips_r3000_1m_ct_not_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux32,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux31_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux29,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux31,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux30_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux29,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux30,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux29_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux28,
      i1  => mips_r3000_1m_ct_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux29,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux28_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(4),
      i1  => mips_r3000_1m_ct_rd_rm(3),
      q   => mips_r3000_1m_ct_not_aux28,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux27_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux25,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux27,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux26_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux25,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux25_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux21,
      i1  => mips_r3000_1m_ct_not_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux24_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux22,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux24,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux23_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux22,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux23,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux22_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux21,
      i1  => mips_r3000_1m_ct_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux21_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(3),
      i1  => mips_r3000_1m_ct_rd_rm(4),
      q   => mips_r3000_1m_ct_not_aux21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux20_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux18,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux20,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux19_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux18,
      i1  => mips_r3000_1m_ct_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux19,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux18_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux15,
      i1  => mips_r3000_1m_ct_not_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux18,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux17_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux16,
      i1  => mips_r3000_1m_ct_not_rd_rm(1),
      q   => mips_r3000_1m_ct_not_aux17,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux16_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux15,
      i1  => mips_r3000_1m_ct_rd_rm(2),
      q   => mips_r3000_1m_ct_not_aux16,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux15_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(3),
      i1  => mips_r3000_1m_ct_rd_rm(4),
      q   => mips_r3000_1m_ct_not_aux15,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rm(0),
      nq  => mips_r3000_1m_ct_inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(5),
      i1  => mips_r3000_1m_ct_opcod_rm(2),
      i2  => mips_r3000_1m_ct_inv_x2_sig,
      q   => mips_r3000_1m_ct_o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(4),
      i1  => mips_r3000_1m_ct_opcod_rm(3),
      q   => mips_r3000_1m_ct_on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(6),
      i1  => mips_r3000_1m_ct_opcod_rm(7),
      q   => mips_r3000_1m_ct_o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux14_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_sig,
      i1  => mips_r3000_1m_ct_on12_x1_sig,
      i2  => mips_r3000_1m_ct_o3_x2_sig,
      q   => mips_r3000_1m_ct_not_aux14,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_shamt_se_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_type_rd(22),
      i1  => mips_r3000_1m_ct_not_i_type_rd(15),
      q   => mips_r3000_1m_ct_not_i_shamt_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_22_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_sd_22,
      nq  => mips_r3000_1m_ct_not_i_type_sd_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_22_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(22),
      nq  => mips_r3000_1m_ct_not_i_type_rd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_21_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_sd_21,
      nq  => mips_r3000_1m_ct_not_i_type_sd_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux271_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_aux269,
      nq  => mips_r3000_1m_ct_not_aux271,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux273,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux276_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_aux272,
      i1  => mips_r3000_1m_ct_no2_x1_sig,
      i2  => mips_r3000_1m_ct_opcod_sd_5,
      nq  => mips_r3000_1m_ct_not_aux276,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_21_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(21),
      nq  => mips_r3000_1m_ct_not_i_type_rd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux302_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux233,
      i1  => mips_r3000_1m_ct_not_aux178,
      i2  => mips_r3000_1m_ct_opcod_sd_1,
      q   => mips_r3000_1m_ct_not_aux302,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux77_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux76,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_not_aux77,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_15_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(15),
      nq  => mips_r3000_1m_ct_not_i_type_rd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_aux73,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_opcod_sd_5,
      nq  => mips_r3000_1m_ct_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux263_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux262,
      i1  => mips_r3000_1m_ct_na3_x1_sig,
      nq  => mips_r3000_1m_ct_not_aux263,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux259,
      nq  => mips_r3000_1m_ct_inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux262_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_inv_x2_2_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      i3  => mips_r3000_1m_ct_opcod_sd_5,
      q   => mips_r3000_1m_ct_not_aux262,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux250_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_aux249,
      q   => mips_r3000_1m_ct_not_aux250,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux257_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux231,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      q   => mips_r3000_1m_ct_not_aux257,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux247_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_opcod_sd_5,
      q   => mips_r3000_1m_ct_not_aux247,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux244_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      q   => mips_r3000_1m_ct_not_aux244,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_5_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(5),
      nq  => mips_r3000_1m_ct_not_i_type_rd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux219_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux84,
      i1  => mips_r3000_1m_ct_opcod_sd_1,
      q   => mips_r3000_1m_ct_not_aux219,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux84_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      q   => mips_r3000_1m_ct_not_aux84,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux218_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      nq  => mips_r3000_1m_ct_not_aux218,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_10_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(10),
      nq  => mips_r3000_1m_ct_not_i_type_rd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_10_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(10),
      nq  => mips_r3000_1m_ct_not_i_type_re(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_8_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(8),
      nq  => mips_r3000_1m_ct_not_i_type_rd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_7_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(7),
      nq  => mips_r3000_1m_ct_not_i_type_rd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(4),
      nq  => mips_r3000_1m_ct_not_i_type_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(3),
      nq  => mips_r3000_1m_ct_not_i_type_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(2),
      nq  => mips_r3000_1m_ct_not_i_type_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(2),
      nq  => mips_r3000_1m_ct_not_i_type_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(1),
      nq  => mips_r3000_1m_ct_not_i_type_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(0),
      nq  => mips_r3000_1m_ct_not_i_type_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_8_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(8),
      nq  => mips_r3000_1m_ct_not_i_type_re(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rm_8_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rm(8),
      nq  => mips_r3000_1m_ct_not_i_type_rm(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_7_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(7),
      nq  => mips_r3000_1m_ct_not_i_type_re(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rm_7_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rm(7),
      nq  => mips_r3000_1m_ct_not_i_type_rm(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux212_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_aux211,
      nq  => mips_r3000_1m_ct_not_aux212,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_copy_sm_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux292,
      i1  => mips_r3000_1m_ct_not_copycap_re,
      q   => mips_r3000_1m_ct_not_copy_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux292_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_stall_sm,
      i1  => mips_r3000_1m_ct_not_kill_sm,
      nq  => mips_r3000_1m_ct_not_aux292,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_stall_sm_ins : na2_x1
   port map (
      i0  => d_frz,
      i1  => mips_r3000_1m_ct_not_kill_sm,
      nq  => mips_r3000_1m_ct_not_stall_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_kill_sm_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_reset_xx,
      q   => mips_r3000_1m_ct_not_kill_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rt_rd_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rt_rd(3),
      nq  => mips_r3000_1m_ct_not_rt_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rt_rd_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rt_rd(2),
      nq  => mips_r3000_1m_ct_not_rt_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rt_rd_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rt_rd(1),
      nq  => mips_r3000_1m_ct_not_rt_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rt_rd_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rt_rd(0),
      nq  => mips_r3000_1m_ct_not_rt_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rs_rd_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rs_rd(3),
      nq  => mips_r3000_1m_ct_not_rs_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rs_rd_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rs_rd(2),
      nq  => mips_r3000_1m_ct_not_rs_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rs_rd_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rs_rd(1),
      nq  => mips_r3000_1m_ct_not_rs_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rs_rd_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rs_rd(0),
      nq  => mips_r3000_1m_ct_not_rs_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux152_ins : o2_x2
   port map (
      i0  => keep_sm,
      i1  => mips_r3000_1m_ct_not_wcause_sm,
      q   => mips_r3000_1m_ct_not_aux152,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_wcause_sm_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux308,
      i1  => mips_r3000_1m_ct_not_cop0d_re(0),
      q   => mips_r3000_1m_ct_not_wcause_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux8_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux8,
      nq  => mips_r3000_1m_ct_not_aux8,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux150_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux150,
      nq  => mips_r3000_1m_ct_not_aux150,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux209_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(5),
      nq  => mips_r3000_1m_ct_not_aux209,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux208_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(4),
      nq  => mips_r3000_1m_ct_not_aux208,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_wsr_sm_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_cop0d_re(0),
      i1  => mips_r3000_1m_ct_not_aux308,
      i2  => mips_r3000_1m_ct_not_aux197,
      q   => mips_r3000_1m_ct_not_wsr_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_3_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_cop0d_re(1),
      i1  => mips_r3000_1m_ct_not_aux191,
      i2  => mips_r3000_1m_ct_not_cop0d_re(2),
      i3  => mips_r3000_1m_ct_not_cop0d_re(3),
      q   => mips_r3000_1m_ct_o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_re(0),
      i1  => mips_r3000_1m_ct_not_cop0d_re(4),
      i2  => mips_r3000_1m_ct_not_opcod_re(5),
      i3  => mips_r3000_1m_ct_not_opcod_re(1),
      nq  => mips_r3000_1m_ct_na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_2_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_re(2),
      i1  => mips_r3000_1m_ct_not_opcod_re(4),
      i2  => mips_r3000_1m_ct_not_opcod_re(3),
      nq  => mips_r3000_1m_ct_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux308_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_2_sig,
      i1  => mips_r3000_1m_ct_na4_x1_sig,
      i2  => mips_r3000_1m_ct_o4_x2_3_sig,
      q   => mips_r3000_1m_ct_not_aux308,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_kill_se_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_kill_se,
      nq  => mips_r3000_1m_ct_not_kill_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_excrq_xm_ins : inv_x8
   port map (
      i   => mips_r3000_1m_ct_excrq_xm,
      nq  => mips_r3000_1m_ct_not_excrq_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_3_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux291,
      i1  => mips_r3000_1m_ct_not_aux161,
      nq  => mips_r3000_1m_ct_na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_iasviol_re,
      i1  => mips_r3000_1m_ct_iamalgn_re,
      i2  => mips_r3000_1m_ct_na2_x1_3_sig,
      nq  => mips_r3000_1m_ct_no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_2_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_iabuser_re,
      i1  => mips_r3000_1m_ct_break_re,
      nq  => mips_r3000_1m_ct_no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_3_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_ovr_re,
      i1  => mips_r3000_1m_ct_syscall_re,
      nq  => mips_r3000_1m_ct_no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_earlyex_xm_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_3_sig,
      i1  => mips_r3000_1m_ct_no2_x1_2_sig,
      i2  => mips_r3000_1m_ct_no3_x1_sig,
      q   => mips_r3000_1m_ct_not_earlyex_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux291_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux291,
      nq  => mips_r3000_1m_ct_not_aux291,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_3_ins : na3_x1
   port map (
      i0  => res_sm(31),
      i1  => mips_r3000_1m_ct_sr_1_re,
      i2  => mips_r3000_1m_ct_i_type_re(3),
      nq  => mips_r3000_1m_ct_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux289_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux303,
      i1  => mips_r3000_1m_ct_not_i_type_re(3),
      i2  => mips_r3000_1m_ct_na3_x1_3_sig,
      q   => mips_r3000_1m_ct_not_aux289,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(3),
      nq  => mips_r3000_1m_ct_not_i_type_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_4_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_res_sm(0),
      i1  => mips_r3000_1m_ct_not_i_type_re(1),
      nq  => mips_r3000_1m_ct_no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux303_ins : nao2o22_x1
   port map (
      i0  => mips_r3000_1m_ct_i_type_re(0),
      i1  => mips_r3000_1m_ct_no2_x1_4_sig,
      i2  => res_sm(0),
      i3  => res_sm(1),
      nq  => mips_r3000_1m_ct_not_aux303,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(1),
      nq  => mips_r3000_1m_ct_not_i_type_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_re_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_re(4),
      nq  => mips_r3000_1m_ct_not_i_type_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux161_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_c0unuse_re,
      i1  => mips_r3000_1m_ct_not_illgins_re,
      q   => mips_r3000_1m_ct_not_aux161,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux0,
      nq  => mips_r3000_1m_ct_not_aux0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_4_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(0),
      i1  => mips_r3000_1m_ct_cause_rx(8),
      i2  => mips_r3000_1m_ct_nextsr_rx(8),
      nq  => mips_r3000_1m_ct_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_5_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux183,
      i1  => mips_r3000_1m_ct_nextsr_rx(15),
      nq  => mips_r3000_1m_ct_no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_6_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux184,
      i1  => mips_r3000_1m_ct_not_aux183,
      nq  => mips_r3000_1m_ct_no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(15),
      nq  => mips_r3000_1m_ct_inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_3_sig,
      i1  => mips_r3000_1m_ct_no2_x1_6_sig,
      i2  => mips_r3000_1m_ct_no2_x1_5_sig,
      i3  => mips_r3000_1m_ct_not_nextsr_rx(0),
      i4  => mips_r3000_1m_ct_na3_x1_4_sig,
      nq  => mips_r3000_1m_ct_noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(10),
      nq  => mips_r3000_1m_ct_inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_3_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_4_sig,
      i1  => mips_r3000_1m_ct_not_aux183,
      i2  => mips_r3000_1m_ct_not_nextsr_rx(10),
      i3  => mips_r3000_1m_ct_not_aux304,
      nq  => mips_r3000_1m_ct_no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_5_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(14),
      nq  => mips_r3000_1m_ct_inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_4_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_5_sig,
      i1  => mips_r3000_1m_ct_not_aux183,
      i2  => mips_r3000_1m_ct_not_nextsr_rx(14),
      i3  => mips_r3000_1m_ct_not_aux304,
      nq  => mips_r3000_1m_ct_no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_6_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(13),
      nq  => mips_r3000_1m_ct_inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_4_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_6_sig,
      i1  => mips_r3000_1m_ct_not_aux183,
      i2  => mips_r3000_1m_ct_not_aux304,
      i3  => mips_r3000_1m_ct_not_nextsr_rx(13),
      q   => mips_r3000_1m_ct_o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_2_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_o4_x2_4_sig,
      i1  => mips_r3000_1m_ct_no4_x1_4_sig,
      q   => mips_r3000_1m_ct_on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_7_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(12),
      nq  => mips_r3000_1m_ct_inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_5_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_7_sig,
      i1  => mips_r3000_1m_ct_not_aux183,
      i2  => mips_r3000_1m_ct_not_nextsr_rx(12),
      i3  => mips_r3000_1m_ct_not_aux304,
      nq  => mips_r3000_1m_ct_no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_8_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(11),
      nq  => mips_r3000_1m_ct_inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_5_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_8_sig,
      i1  => mips_r3000_1m_ct_not_aux183,
      i2  => mips_r3000_1m_ct_not_aux304,
      i3  => mips_r3000_1m_ct_not_nextsr_rx(11),
      q   => mips_r3000_1m_ct_o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_3_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_o4_x2_5_sig,
      i1  => mips_r3000_1m_ct_no4_x1_5_sig,
      q   => mips_r3000_1m_ct_on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_intrq_xx_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_on12_x1_3_sig,
      i1  => mips_r3000_1m_ct_on12_x1_2_sig,
      i2  => mips_r3000_1m_ct_no4_x1_3_sig,
      i3  => mips_r3000_1m_ct_noa2ao222_x1_sig,
      nq  => mips_r3000_1m_ct_not_intrq_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_14_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(14),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_13_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(13),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_12_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(12),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_11_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(11),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux183_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_cause_rx(9),
      i1  => mips_r3000_1m_ct_nextsr_rx(9),
      q   => mips_r3000_1m_ct_not_aux183,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_cause_rx_9_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(9),
      nq  => mips_r3000_1m_ct_not_cause_rx(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_10_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(10),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux304_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux184,
      i1  => mips_r3000_1m_ct_not_nextsr_rx(0),
      q   => mips_r3000_1m_ct_not_aux304,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(0),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux184_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_cause_rx(8),
      i1  => mips_r3000_1m_ct_nextsr_rx(8),
      q   => mips_r3000_1m_ct_not_aux184,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_cause_rx_8_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(8),
      nq  => mips_r3000_1m_ct_not_cause_rx(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_5_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_aux182,
      nq  => mips_r3000_1m_ct_na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux207_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_5_sig,
      i1  => mips_r3000_1m_ct_not_aux197,
      i2  => mips_r3000_1m_ct_aux176,
      q   => mips_r3000_1m_ct_not_aux207,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_2_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux191,
      i1  => mips_r3000_1m_ct_not_opcod_re(5),
      i2  => mips_r3000_1m_ct_opcod_re(0),
      nq  => mips_r3000_1m_ct_no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_7_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_re(3),
      i1  => mips_r3000_1m_ct_not_opcod_re(4),
      nq  => mips_r3000_1m_ct_no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_8_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_re(1),
      i1  => mips_r3000_1m_ct_opcod_re(2),
      nq  => mips_r3000_1m_ct_no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux197_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_8_sig,
      i1  => mips_r3000_1m_ct_no2_x1_7_sig,
      i2  => mips_r3000_1m_ct_no3_x1_2_sig,
      nq  => mips_r3000_1m_ct_not_aux197,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(1),
      nq  => mips_r3000_1m_ct_not_opcod_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(2),
      nq  => mips_r3000_1m_ct_not_opcod_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(3),
      nq  => mips_r3000_1m_ct_not_opcod_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(4),
      nq  => mips_r3000_1m_ct_not_opcod_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_5_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(5),
      nq  => mips_r3000_1m_ct_not_opcod_re(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux191_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_re(6),
      i1  => mips_r3000_1m_ct_not_opcod_re(7),
      q   => mips_r3000_1m_ct_not_aux191,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_6_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(6),
      nq  => mips_r3000_1m_ct_not_opcod_re(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_re_7_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_re(7),
      nq  => mips_r3000_1m_ct_not_opcod_re(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_cop0d_re_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cop0d_re(4),
      nq  => mips_r3000_1m_ct_not_cop0d_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_cop0d_re_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cop0d_re(3),
      nq  => mips_r3000_1m_ct_not_cop0d_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_cop0d_re_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cop0d_re(2),
      nq  => mips_r3000_1m_ct_not_cop0d_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_cop0d_re_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cop0d_re(0),
      nq  => mips_r3000_1m_ct_not_cop0d_re(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux7_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_aux5,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      nq  => mips_r3000_1m_ct_not_aux7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_4_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_sd_25,
      i1  => mips_r3000_1m_ct_i_type_sd_26,
      nq  => mips_r3000_1m_ct_na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux188_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_4_sig,
      i1  => mips_r3000_1m_ct_not_i_type_sd_6,
      i2  => mips_r3000_1m_ct_not_i_write_sd,
      q   => mips_r3000_1m_ct_not_aux188,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_6_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux71,
      i1  => mips_r3000_1m_ct_opcod_sd_2,
      q   => mips_r3000_1m_ct_not_i_type_sd_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_5_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_6_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_aux66,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_opcod_sd_4,
      nq  => mips_r3000_1m_ct_na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux71_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_6_sig,
      i1  => mips_r3000_1m_ct_not_aux4,
      i2  => mips_r3000_1m_ct_na2_x1_5_sig,
      q   => mips_r3000_1m_ct_not_aux71,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux4,
      nq  => mips_r3000_1m_ct_not_aux4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_11_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(11),
      nq  => mips_r3000_1m_ct_not_i_ri(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_write_sd_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_sd_4,
      i1  => mips_r3000_1m_ct_not_i_type_sd_7,
      q   => mips_r3000_1m_ct_not_i_write_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_4_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_aux222,
      nq  => mips_r3000_1m_ct_not_i_type_sd_4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux222_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux222,
      nq  => mips_r3000_1m_ct_not_aux222,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_2_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux234,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_aux235,
      q   => mips_r3000_1m_ct_a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_6_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux72,
      nq  => mips_r3000_1m_ct_na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_2_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_6_sig,
      i1  => mips_r3000_1m_ct_not_aux3,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_4_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux76,
      i1  => mips_r3000_1m_ct_aux237,
      q   => mips_r3000_1m_ct_on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa2ao222_x1_2_ins : noa2ao222_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_3,
      i1  => mips_r3000_1m_ct_on12_x1_4_sig,
      i2  => mips_r3000_1m_ct_noa22_x1_2_sig,
      i3  => mips_r3000_1m_ct_a3_x2_2_sig,
      i4  => mips_r3000_1m_ct_aux301,
      nq  => mips_r3000_1m_ct_noa2ao222_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_7_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_noa2ao222_x1_2_sig,
      i1  => mips_r3000_1m_ct_opcod_sd_2,
      i2  => mips_r3000_1m_ct_aux231,
      q   => mips_r3000_1m_ct_not_i_type_sd_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux230_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux223,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_not_aux230,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux234_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux234,
      nq  => mips_r3000_1m_ct_not_aux234,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux233_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_4,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      q   => mips_r3000_1m_ct_not_aux233,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux3,
      nq  => mips_r3000_1m_ct_not_aux3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux76_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_aux74,
      nq  => mips_r3000_1m_ct_not_aux76,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_9_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux73,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      nq  => mips_r3000_1m_ct_no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_5,
      i1  => mips_r3000_1m_ct_opcod_sd_1,
      nq  => mips_r3000_1m_ct_nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_2_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_sig,
      i1  => mips_r3000_1m_ct_no2_x1_9_sig,
      q   => mips_r3000_1m_ct_a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_3_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux181,
      i1  => mips_r3000_1m_ct_not_aux73,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_4_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_not_aux240,
      i2  => mips_r3000_1m_ct_not_aux72,
      nq  => mips_r3000_1m_ct_noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_2_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux269,
      i1  => mips_r3000_1m_ct_noa22_x1_4_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_2_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_3_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_6_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux220,
      i1  => mips_r3000_1m_ct_not_aux73,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      i3  => mips_r3000_1m_ct_opcod_sd_5,
      q   => mips_r3000_1m_ct_o4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_5_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_o4_x2_6_sig,
      i1  => mips_r3000_1m_ct_aux229,
      q   => mips_r3000_1m_ct_on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_25_ins : noa2ao222_x1
   port map (
      i0  => mips_r3000_1m_ct_on12_x1_5_sig,
      i1  => mips_r3000_1m_ct_opcod_sd_2,
      i2  => mips_r3000_1m_ct_ao22_x2_sig,
      i3  => mips_r3000_1m_ct_a2_x2_2_sig,
      i4  => mips_r3000_1m_ct_not_opcod_sd_2,
      nq  => mips_r3000_1m_ct_not_i_type_sd_25,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux240_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_opcod_sd_4,
      nq  => mips_r3000_1m_ct_not_aux240,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_re_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_re(4),
      nq  => mips_r3000_1m_ct_not_rd_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_re_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_re(3),
      nq  => mips_r3000_1m_ct_not_rd_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_re_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_re(2),
      nq  => mips_r3000_1m_ct_not_rd_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_rm_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_rm(2),
      nq  => mips_r3000_1m_ct_not_rd_rm(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_re_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_re(1),
      nq  => mips_r3000_1m_ct_not_rd_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_rm_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_rm(1),
      nq  => mips_r3000_1m_ct_not_rd_rm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_re_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_re(0),
      nq  => mips_r3000_1m_ct_not_rd_re(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux185_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_swap_re,
      i1  => mips_r3000_1m_ct_not_copycap_re,
      q   => mips_r3000_1m_ct_not_aux185,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_copycap_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_copycap_re,
      nq  => mips_r3000_1m_ct_not_copycap_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_rd_rm_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_rd_rm(0),
      nq  => mips_r3000_1m_ct_not_rd_rm(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux148_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_not_aux148,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux66,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_aux78,
      q   => mips_r3000_1m_ct_oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_5_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_sig,
      i1  => mips_r3000_1m_ct_aux301,
      i2  => mips_r3000_1m_ct_aux83,
      nq  => mips_r3000_1m_ct_noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_sd_5_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_5_sig,
      i1  => mips_r3000_1m_ct_opcod_sd_2,
      i2  => mips_r3000_1m_ct_not_aux225,
      q   => mips_r3000_1m_ct_not_i_type_sd_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux81_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_aux73,
      nq  => mips_r3000_1m_ct_not_aux81,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux73_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux73,
      nq  => mips_r3000_1m_ct_not_aux73,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux72_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux72,
      nq  => mips_r3000_1m_ct_not_aux72,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux225_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_aux223,
      nq  => mips_r3000_1m_ct_not_aux225,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux2,
      nq  => mips_r3000_1m_ct_not_aux2,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux273_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux273,
      nq  => mips_r3000_1m_ct_not_aux273,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux246_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      q   => mips_r3000_1m_ct_not_aux246,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux266_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      nq  => mips_r3000_1m_ct_not_aux266,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux284_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux220,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      q   => mips_r3000_1m_ct_not_aux284,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux301_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux301,
      nq  => mips_r3000_1m_ct_not_aux301,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux283_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux226,
      i1  => mips_r3000_1m_ct_not_opcod_sd_7,
      nq  => mips_r3000_1m_ct_not_aux283,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux226_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      q   => mips_r3000_1m_ct_not_aux226,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux243_ins : inv_x4
   port map (
      i   => mips_r3000_1m_ct_aux243,
      nq  => mips_r3000_1m_ct_not_aux243,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux242_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux242,
      nq  => mips_r3000_1m_ct_not_aux242,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux288_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux220,
      i1  => mips_r3000_1m_ct_opcod_sd_5,
      nq  => mips_r3000_1m_ct_not_aux288,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux220_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_opcod_sd_1,
      q   => mips_r3000_1m_ct_not_aux220,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_illgins_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_illgins_re,
      nq  => mips_r3000_1m_ct_not_illgins_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_2,
      nq  => mips_r3000_1m_ct_not_opcod_sd_2,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_18_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(18),
      nq  => mips_r3000_1m_ct_not_i_ri(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_3,
      nq  => mips_r3000_1m_ct_not_opcod_sd_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_21_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(21),
      nq  => mips_r3000_1m_ct_not_i_ri(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_19_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(19),
      nq  => mips_r3000_1m_ct_not_i_ri(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux178_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux178,
      nq  => mips_r3000_1m_ct_not_aux178,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_5_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_5,
      nq  => mips_r3000_1m_ct_not_opcod_sd_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux181_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux177,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      i3  => mips_r3000_1m_ct_opcod_sd_4,
      nq  => mips_r3000_1m_ct_not_aux181,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_1_ins : inv_x8
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_1,
      nq  => mips_r3000_1m_ct_not_opcod_sd_1,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_17_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(17),
      nq  => mips_r3000_1m_ct_not_i_ri(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(1),
      nq  => mips_r3000_1m_ct_not_i_ri(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_0_ins : inv_x4
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_0,
      nq  => mips_r3000_1m_ct_not_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_23_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(23),
      nq  => mips_r3000_1m_ct_not_i_ri(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_16_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(16),
      nq  => mips_r3000_1m_ct_not_i_ri(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(0),
      nq  => mips_r3000_1m_ct_not_i_ri(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_4_ins : inv_x4
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_4,
      nq  => mips_r3000_1m_ct_not_opcod_sd_4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux294_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(30),
      i1  => mips_r3000_1m_ct_not_i_ri(26),
      q   => mips_r3000_1m_ct_not_aux294,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_22_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(22),
      nq  => mips_r3000_1m_ct_not_i_ri(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_20_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(20),
      nq  => mips_r3000_1m_ct_not_i_ri(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(4),
      nq  => mips_r3000_1m_ct_not_i_ri(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux214_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_i_ri(30),
      nq  => mips_r3000_1m_ct_not_aux214,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_6_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_6,
      nq  => mips_r3000_1m_ct_not_opcod_sd_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_26_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(26),
      nq  => mips_r3000_1m_ct_not_i_ri(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_sd_7_ins : inv_x8
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_7,
      nq  => mips_r3000_1m_ct_not_opcod_sd_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_30_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(30),
      nq  => mips_r3000_1m_ct_not_i_ri(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux213_ins : inv_x4
   port map (
      i   => mips_r3000_1m_ct_aux213,
      nq  => mips_r3000_1m_ct_not_aux213,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_27_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(27),
      nq  => mips_r3000_1m_ct_not_i_ri(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux63_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(28),
      i1  => mips_r3000_1m_ct_not_aux62,
      q   => mips_r3000_1m_ct_not_aux63,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_28_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(28),
      nq  => mips_r3000_1m_ct_not_i_ri(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux62_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(31),
      i1  => mips_r3000_1m_ct_i_ri(29),
      q   => mips_r3000_1m_ct_not_aux62,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_ri_29_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_mbk_buf_i_ri(29),
      nq  => mips_r3000_1m_ct_not_i_ri(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux144_ins : o2_x2
   port map (
      i0  => hold_sd,
      i1  => bubble_sd,
      q   => mips_r3000_1m_ct_not_aux144,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_c0unuse_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_c0unuse_re,
      nq  => mips_r3000_1m_ct_not_c0unuse_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(3),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_nextsr_rx_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(1),
      nq  => mips_r3000_1m_ct_not_nextsr_rx(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_iabuser_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_iabuser_re,
      nq  => mips_r3000_1m_ct_not_iabuser_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_i_type_rd_9_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(9),
      nq  => mips_r3000_1m_ct_not_i_type_rd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_ovr_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_ovr_re,
      nq  => mips_r3000_1m_ct_not_ovr_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_syscall_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_syscall_re,
      nq  => mips_r3000_1m_ct_not_syscall_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_0_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(0),
      nq  => mips_r3000_1m_ct_not_opcod_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_7_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(5),
      i1  => mips_r3000_1m_ct_opcod_rd(2),
      i2  => mips_r3000_1m_ct_aux59,
      nq  => mips_r3000_1m_ct_na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_7_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(3),
      i1  => mips_r3000_1m_ct_not_opcod_rd(1),
      nq  => mips_r3000_1m_ct_na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux169_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(4),
      i1  => mips_r3000_1m_ct_na2_x1_7_sig,
      i2  => mips_r3000_1m_ct_na3_x1_7_sig,
      q   => mips_r3000_1m_ct_not_aux169,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_1_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(1),
      nq  => mips_r3000_1m_ct_not_opcod_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_2_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(2),
      nq  => mips_r3000_1m_ct_not_opcod_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_3_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(3),
      nq  => mips_r3000_1m_ct_not_opcod_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_4_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(4),
      nq  => mips_r3000_1m_ct_not_opcod_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_5_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(5),
      nq  => mips_r3000_1m_ct_not_opcod_rd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_6_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(6),
      nq  => mips_r3000_1m_ct_not_opcod_rd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_opcod_rd_7_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_rd(7),
      nq  => mips_r3000_1m_ct_not_opcod_rd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_break_re_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_break_re,
      nq  => mips_r3000_1m_ct_not_break_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_aux143_ins : o2_x2
   port map (
      i0  => hold_se,
      i1  => bubble_se,
      q   => mips_r3000_1m_ct_not_aux143,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_res_sm_31_ins : inv_x2
   port map (
      i   => res_sm(31),
      nq  => mips_r3000_1m_ct_not_res_sm(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_res_sm_1_ins : inv_x2
   port map (
      i   => res_sm(1),
      nq  => mips_r3000_1m_ct_not_res_sm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_res_sm_0_ins : inv_x2
   port map (
      i   => res_sm(0),
      nq  => mips_r3000_1m_ct_not_res_sm(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_s_eq_t_sd_ins : inv_x2
   port map (
      i   => s_eq_t_sd,
      nq  => mips_r3000_1m_ct_not_s_eq_t_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hz_sdm_sd_ins : inv_x2
   port map (
      i   => hz_sdm_sd,
      nq  => mips_r3000_1m_ct_not_hz_sdm_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hz_tdm_sd_ins : inv_x2
   port map (
      i   => hz_tdm_sd,
      nq  => mips_r3000_1m_ct_not_hz_tdm_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hz_sdm_se_ins : inv_x2
   port map (
      i   => hz_sdm_se,
      nq  => mips_r3000_1m_ct_not_hz_sdm_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hz_tdm_se_ins : inv_x2
   port map (
      i   => hz_tdm_se,
      nq  => mips_r3000_1m_ct_not_hz_tdm_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_bubble_si_ins : inv_x2
   port map (
      i   => bubble_si,
      nq  => mips_r3000_1m_ct_not_bubble_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hold_si_ins : inv_x2
   port map (
      i   => hold_si,
      nq  => mips_r3000_1m_ct_not_hold_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_keep_si_ins : inv_x2
   port map (
      i   => keep_si,
      nq  => mips_r3000_1m_ct_not_keep_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_bubble_sd_ins : inv_x2
   port map (
      i   => bubble_sd,
      nq  => mips_r3000_1m_ct_not_bubble_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hold_sd_ins : inv_x2
   port map (
      i   => hold_sd,
      nq  => mips_r3000_1m_ct_not_hold_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_bubble_se_ins : inv_x2
   port map (
      i   => bubble_se,
      nq  => mips_r3000_1m_ct_not_bubble_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hold_se_ins : inv_x2
   port map (
      i   => hold_se,
      nq  => mips_r3000_1m_ct_not_hold_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_bubble_sm_ins : inv_x2
   port map (
      i   => bubble_sm,
      nq  => mips_r3000_1m_ct_not_bubble_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_hold_sm_ins : inv_x2
   port map (
      i   => hold_sm,
      nq  => mips_r3000_1m_ct_not_hold_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_keep_sm_ins : inv_x2
   port map (
      i   => keep_sm,
      nq  => mips_r3000_1m_ct_not_keep_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_not_reset_xx_ins : inv_x2
   port map (
      i   => reset_xx,
      nq  => mips_r3000_1m_ct_not_reset_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux301_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_aux301,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux300_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux218,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_aux300,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_8_ins : na2_x1
   port map (
      i0  => d_berr_n,
      i1  => mips_r3000_1m_ct_not_aux291,
      nq  => mips_r3000_1m_ct_na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux299_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_8_sig,
      i1  => mips_r3000_1m_ct_iabuser_re,
      i2  => mips_r3000_1m_ct_not_aux8,
      nq  => mips_r3000_1m_ct_aux299,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux297_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_syscall_re,
      i1  => mips_r3000_1m_ct_break_re,
      nq  => mips_r3000_1m_ct_aux297,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux296_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_opcod_sd_2,
      q   => mips_r3000_1m_ct_aux296,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux295_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_not_opcod_sd_4,
      q   => mips_r3000_1m_ct_aux295,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_9_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux289,
      nq  => mips_r3000_1m_ct_inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux291_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_lamalgn_xm,
      i1  => mips_r3000_1m_ct_inv_x2_9_sig,
      i2  => mips_r3000_1m_ct_lasviol_xm,
      q   => mips_r3000_1m_ct_aux291,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux286_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_aux286,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux285_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux243,
      i1  => mips_r3000_1m_ct_not_aux284,
      nq  => mips_r3000_1m_ct_aux285,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_2_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_aux265,
      q   => mips_r3000_1m_ct_o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_2_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_not_opcod_sd_4,
      i2  => mips_r3000_1m_ct_not_opcod_sd_6,
      nq  => mips_r3000_1m_ct_nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux282_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_nao22_x1_2_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      i3  => mips_r3000_1m_ct_o2_x2_2_sig,
      q   => mips_r3000_1m_ct_aux282,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux273_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux243,
      i1  => mips_r3000_1m_ct_not_aux246,
      nq  => mips_r3000_1m_ct_aux273,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux272_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_opcod_sd_1,
      nq  => mips_r3000_1m_ct_aux272,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux269_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux178,
      i1  => mips_r3000_1m_ct_opcod_sd_1,
      i2  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      nq  => mips_r3000_1m_ct_aux269,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux267_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux266,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_aux267,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux265_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux72,
      i1  => mips_r3000_1m_ct_not_opcod_sd_4,
      nq  => mips_r3000_1m_ct_aux265,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux259_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      q   => mips_r3000_1m_ct_aux259,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_10_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux241,
      nq  => mips_r3000_1m_ct_inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux254_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_10_sig,
      i1  => mips_r3000_1m_ct_not_aux242,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_aux254,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux249_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux248,
      nq  => mips_r3000_1m_ct_aux249,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux248_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_4,
      i1  => mips_r3000_1m_ct_not_opcod_sd_7,
      nq  => mips_r3000_1m_ct_aux248,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux245_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      q   => mips_r3000_1m_ct_aux245,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux243_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux242,
      i1  => mips_r3000_1m_ct_not_opcod_sd_4,
      q   => mips_r3000_1m_ct_aux243,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux242_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_7,
      i1  => mips_r3000_1m_ct_opcod_sd_6,
      q   => mips_r3000_1m_ct_aux242,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux241_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux240,
      i1  => mips_r3000_1m_ct_not_opcod_sd_7,
      nq  => mips_r3000_1m_ct_aux241,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux239_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_not_aux73,
      nq  => mips_r3000_1m_ct_aux239,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux237_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_aux236,
      q   => mips_r3000_1m_ct_aux237,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux236_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux73,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_aux236,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux235_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux66,
      q   => mips_r3000_1m_ct_aux235,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux234_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux233,
      i1  => mips_r3000_1m_ct_aux232,
      q   => mips_r3000_1m_ct_aux234,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux232_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_6,
      i1  => mips_r3000_1m_ct_not_opcod_sd_4,
      nq  => mips_r3000_1m_ct_aux232,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux231_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux229,
      i1  => mips_r3000_1m_ct_not_aux230,
      q   => mips_r3000_1m_ct_aux231,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_6_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_aux226,
      i2  => mips_r3000_1m_ct_not_aux73,
      nq  => mips_r3000_1m_ct_noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux229_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_6_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_aux229,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux223_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_opcod_sd_5,
      nq  => mips_r3000_1m_ct_aux223,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux222_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_not_aux220,
      nq  => mips_r3000_1m_ct_aux222,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux217_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(28),
      i1  => mips_r3000_1m_ct_i_ri(27),
      i2  => mips_r3000_1m_ct_mbk_buf_i_ri(31),
      nq  => mips_r3000_1m_ct_aux217,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux215_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_aux62,
      i1  => mips_r3000_1m_ct_i_ri(27),
      nq  => mips_r3000_1m_ct_aux215,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux213_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(27),
      i1  => mips_r3000_1m_ct_not_aux63,
      q   => mips_r3000_1m_ct_aux213,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux211_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux4,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_aux211,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux189_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_write_sd,
      i1  => mips_r3000_1m_ct_not_i_type_sd_25,
      nq  => mips_r3000_1m_ct_aux189,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux182_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux181,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_aux182,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux178_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_4,
      i1  => mips_r3000_1m_ct_aux177,
      q   => mips_r3000_1m_ct_aux178,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux177_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_opcod_sd_6,
      nq  => mips_r3000_1m_ct_aux177,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_6_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(6),
      i1  => mips_r3000_1m_ct_not_opcod_rd(5),
      i2  => mips_r3000_1m_ct_opcod_rd(2),
      i3  => mips_r3000_1m_ct_not_opcod_rd(7),
      nq  => mips_r3000_1m_ct_no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_3_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(1),
      i1  => mips_r3000_1m_ct_not_opcod_rd(4),
      i2  => mips_r3000_1m_ct_opcod_rd(3),
      nq  => mips_r3000_1m_ct_no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux176_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(0),
      i1  => mips_r3000_1m_ct_no3_x1_3_sig,
      i2  => mips_r3000_1m_ct_no4_x1_6_sig,
      nq  => mips_r3000_1m_ct_aux176,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux159_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_i_type_sd_4,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_aux159,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux150_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_intrq_xx,
      i1  => mips_r3000_1m_ct_not_excrq_xm,
      q   => mips_r3000_1m_ct_aux150,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux148_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => bubble_sm,
      nq  => mips_r3000_1m_ct_aux148,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux147_ins : na2_x1
   port map (
      i0  => hold_si,
      i1  => mips_r3000_1m_ct_not_bubble_si,
      nq  => mips_r3000_1m_ct_aux147,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux146_ins : na2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_aux146,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux145_ins : na2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_not_bubble_se,
      nq  => mips_r3000_1m_ct_aux145,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux86_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux84,
      i1  => mips_r3000_1m_ct_opcod_sd_5,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_aux86,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux83_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_not_aux81,
      nq  => mips_r3000_1m_ct_aux83,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux78_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_aux78,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux74_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux73,
      i1  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      nq  => mips_r3000_1m_ct_aux74,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux73_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_4,
      i1  => mips_r3000_1m_ct_aux72,
      q   => mips_r3000_1m_ct_aux73,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux72_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_6,
      i1  => mips_r3000_1m_ct_not_opcod_sd_7,
      q   => mips_r3000_1m_ct_aux72,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux66_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_opcod_sd_6,
      q   => mips_r3000_1m_ct_aux66,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux59_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(6),
      i1  => mips_r3000_1m_ct_opcod_rd(7),
      nq  => mips_r3000_1m_ct_aux59,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_4_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_re(10),
      i1  => mips_r3000_1m_ct_i_type_re(2),
      i2  => mips_r3000_1m_ct_not_res_sm(1),
      nq  => mips_r3000_1m_ct_no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_3_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux51,
      i1  => mips_r3000_1m_ct_not_aux55,
      q   => mips_r3000_1m_ct_o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux56_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_3_sig,
      i1  => mips_r3000_1m_ct_no3_x1_4_sig,
      nq  => mips_r3000_1m_ct_aux56,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux50_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_stall_sd,
      i1  => mips_r3000_1m_ct_not_copy_sd,
      nq  => mips_r3000_1m_ct_aux50,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_3_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux190,
      i1  => mips_r3000_1m_ct_not_aux50,
      q   => mips_r3000_1m_ct_a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux49_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_kill_si,
      i1  => mips_r3000_1m_ct_a2_x2_3_sig,
      i2  => mips_r3000_1m_ct_not_kill_si,
      nq  => mips_r3000_1m_ct_aux49,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux46_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_copy_sd,
      i1  => mips_r3000_1m_ct_exec_sd,
      q   => mips_r3000_1m_ct_aux46,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux45_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_stall_sm,
      i1  => mips_r3000_1m_ct_not_copy_sm,
      nq  => mips_r3000_1m_ct_aux45,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux44_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_stall_se,
      i1  => mips_r3000_1m_ct_not_kill_se,
      nq  => mips_r3000_1m_ct_aux44,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux42_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_copy_sm,
      i1  => mips_r3000_1m_ct_exec_sm,
      q   => mips_r3000_1m_ct_aux42,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux8_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_iasviol_re,
      i1  => mips_r3000_1m_ct_iamalgn_re,
      nq  => mips_r3000_1m_ct_aux8,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux5_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_aux4,
      nq  => mips_r3000_1m_ct_aux5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux4_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux3,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_aux4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux3_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_0,
      nq  => mips_r3000_1m_ct_aux3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux2_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_6,
      i1  => mips_r3000_1m_ct_opcod_sd_4,
      i2  => mips_r3000_1m_ct_not_opcod_sd_7,
      nq  => mips_r3000_1m_ct_aux2,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_aux0_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_intrq_xx,
      i1  => mips_r3000_1m_ct_not_reset_xx,
      nq  => mips_r3000_1m_ct_aux0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_excrq_xm_ins : na2_x1
   port map (
      i0  => d_berr_n,
      i1  => mips_r3000_1m_ct_not_earlyex_xm,
      nq  => mips_r3000_1m_ct_excrq_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_11_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_sr_1_re,
      nq  => mips_r3000_1m_ct_inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_lasviol_xm_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_11_sig,
      i1  => mips_r3000_1m_ct_not_i_type_re(4),
      i2  => mips_r3000_1m_ct_not_res_sm(31),
      nq  => mips_r3000_1m_ct_lasviol_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_lamalgn_xm_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux303,
      i1  => mips_r3000_1m_ct_not_i_type_re(4),
      nq  => mips_r3000_1m_ct_lamalgn_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_write_sm_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_fstswap_sm,
      i1  => mips_r3000_1m_ct_i_type_re(3),
      q   => mips_r3000_1m_ct_write_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_overflw_se_ins : xr2_x1
   port map (
      i0  => carith_31_se,
      i1  => carith_32_se,
      q   => mips_r3000_1m_ct_overflw_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_exec_sm_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_kill_sm,
      i1  => mips_r3000_1m_ct_not_aux45,
      q   => mips_r3000_1m_ct_exec_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_9_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hz_tdm_se,
      i1  => mips_r3000_1m_ct_not_hz_sdm_se,
      nq  => mips_r3000_1m_ct_na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_8_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_9_sig,
      i1  => mips_r3000_1m_ct_i_type_rd(23),
      i2  => mips_r3000_1m_ct_i_type_re(8),
      nq  => mips_r3000_1m_ct_na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_stall_se_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_8_sig,
      i1  => mips_r3000_1m_ct_not_aux45,
      i2  => mips_r3000_1m_ct_kill_se,
      nq  => mips_r3000_1m_ct_stall_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_kill_se_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux0,
      i1  => mips_r3000_1m_ct_not_excrq_xm,
      nq  => mips_r3000_1m_ct_kill_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_exec_sd_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux50,
      i1  => mips_r3000_1m_ct_not_kill_se,
      q   => mips_r3000_1m_ct_exec_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_kill_si_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_not_intrq_xx,
      i1  => mips_r3000_1m_ct_not_excrq_xm,
      i2  => mips_r3000_1m_ct_not_sleep_sd,
      i3  => mips_r3000_1m_ct_not_reset_xx,
      nq  => mips_r3000_1m_ct_kill_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_treadr0_sd_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux89,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => mips_r3000_1m_ct_treadr0_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sreadr0_sd_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux117,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => mips_r3000_1m_ct_sreadr0_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_s_le_z_sd_ins : o2_x2
   port map (
      i0  => s_eq_z_sd,
      i1  => s_31_sd,
      q   => mips_r3000_1m_ct_s_le_z_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_fstswap_sm_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_swap_re,
      i1  => mips_r3000_1m_ct_copycap_re,
      q   => mips_r3000_1m_ct_fstswap_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_4_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux213,
      i1  => mips_r3000_1m_ct_i_ri(26),
      q   => mips_r3000_1m_ct_a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_3_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(30),
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      i2  => mips_r3000_1m_ct_a2_x2_4_sig,
      q   => mips_r3000_1m_ct_a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_7_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux214,
      i1  => mips_r3000_1m_ct_not_i_ri(0),
      i2  => mips_r3000_1m_ct_a3_x2_3_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mx2_x2_ins : mx2_x2
   port map (
      cmd => mips_r3000_1m_ct_i_ri(25),
      i0  => mips_r3000_1m_ct_not_i_ri(23),
      i1  => mips_r3000_1m_ct_not_i_ri(0),
      q   => mips_r3000_1m_ct_mx2_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_8_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_mx2_x2_sig,
      i1  => mips_r3000_1m_ct_i_ri(30),
      i2  => mips_r3000_1m_ct_mbk_buf_aux213,
      nq  => mips_r3000_1m_ct_noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_0_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_8_sig,
      i1  => mips_r3000_1m_ct_i_ri(26),
      i2  => mips_r3000_1m_ct_noa22_x1_7_sig,
      q   => mips_r3000_1m_ct_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_9_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(27),
      i1  => mips_r3000_1m_ct_i_ri(26),
      i2  => mips_r3000_1m_ct_not_i_ri(17),
      nq  => mips_r3000_1m_ct_na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_10_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_i_ri(30),
      i2  => mips_r3000_1m_ct_not_i_ri(27),
      nq  => mips_r3000_1m_ct_na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_10_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_aux63,
      i1  => mips_r3000_1m_ct_not_i_ri(27),
      nq  => mips_r3000_1m_ct_na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_4_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_10_sig,
      i1  => mips_r3000_1m_ct_na3_x1_10_sig,
      i2  => mips_r3000_1m_ct_na3_x1_9_sig,
      q   => mips_r3000_1m_ct_a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_5_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(30),
      i1  => mips_r3000_1m_ct_not_i_ri(27),
      q   => mips_r3000_1m_ct_a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_6_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(1),
      i1  => mips_r3000_1m_ct_i_ri(25),
      q   => mips_r3000_1m_ct_a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_10_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_i_ri(25),
      nq  => mips_r3000_1m_ct_no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_3_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_10_sig,
      i1  => mips_r3000_1m_ct_a2_x2_6_sig,
      i2  => mips_r3000_1m_ct_a2_x2_5_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_7_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(27),
      i1  => mips_r3000_1m_ct_i_ri(1),
      i2  => mips_r3000_1m_ct_i_ri(26),
      i3  => mips_r3000_1m_ct_i_ri(30),
      q   => mips_r3000_1m_ct_o4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_1_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_o4_x2_7_sig,
      i1  => mips_r3000_1m_ct_nao22_x1_3_sig,
      i2  => mips_r3000_1m_ct_a3_x2_4_sig,
      q   => mips_r3000_1m_ct_opcod_sd_1,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_12_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(2),
      nq  => mips_r3000_1m_ct_inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_2_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(28),
      i1  => mips_r3000_1m_ct_inv_x2_12_sig,
      i2  => mips_r3000_1m_ct_not_i_ri(26),
      i3  => mips_r3000_1m_ct_not_i_ri(30),
      nq  => mips_r3000_1m_ct_na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_6_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux215,
      i1  => mips_r3000_1m_ct_i_ri(26),
      q   => mips_r3000_1m_ct_on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_11_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(2),
      i1  => mips_r3000_1m_ct_i_ri(25),
      nq  => mips_r3000_1m_ct_na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_2_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_11_sig,
      i1  => mips_r3000_1m_ct_i_ri(30),
      i2  => mips_r3000_1m_ct_on12_x1_6_sig,
      q   => mips_r3000_1m_ct_oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_3_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(18),
      i1  => mips_r3000_1m_ct_aux215,
      i2  => mips_r3000_1m_ct_i_ri(26),
      i3  => mips_r3000_1m_ct_not_i_ri(30),
      nq  => mips_r3000_1m_ct_na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_11_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(28),
      i1  => mips_r3000_1m_ct_na4_x1_3_sig,
      i2  => mips_r3000_1m_ct_oa22_x2_2_sig,
      nq  => mips_r3000_1m_ct_na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_2_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_11_sig,
      i1  => mips_r3000_1m_ct_na4_x1_2_sig,
      q   => mips_r3000_1m_ct_opcod_sd_2,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_7_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_i_ri(3),
      i2  => mips_r3000_1m_ct_i_ri(30),
      i3  => mips_r3000_1m_ct_mbk_buf_i_ri(29),
      nq  => mips_r3000_1m_ct_no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_aux217,
      q   => mips_r3000_1m_ct_an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_13_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(3),
      nq  => mips_r3000_1m_ct_inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx2_x1_ins : nmx2_x1
   port map (
      cmd => mips_r3000_1m_ct_i_ri(25),
      i0  => mips_r3000_1m_ct_not_i_ri(21),
      i1  => mips_r3000_1m_ct_inv_x2_13_sig,
      nq  => mips_r3000_1m_ct_nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_4_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(30),
      i1  => mips_r3000_1m_ct_nmx2_x1_sig,
      i2  => mips_r3000_1m_ct_an12_x1_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_4_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_i_ri(19),
      i2  => mips_r3000_1m_ct_not_i_ri(30),
      i3  => mips_r3000_1m_ct_aux217,
      nq  => mips_r3000_1m_ct_na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_7_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_na4_x1_4_sig,
      i1  => mips_r3000_1m_ct_not_i_ri(29),
      q   => mips_r3000_1m_ct_a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_3_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_7_sig,
      i1  => mips_r3000_1m_ct_nao22_x1_4_sig,
      i2  => mips_r3000_1m_ct_no4_x1_7_sig,
      nq  => mips_r3000_1m_ct_opcod_sd_3,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_13_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(20),
      i1  => mips_r3000_1m_ct_i_ri(26),
      i2  => mips_r3000_1m_ct_not_i_ri(30),
      nq  => mips_r3000_1m_ct_na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_4_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux213,
      i1  => mips_r3000_1m_ct_i_ri(30),
      q   => mips_r3000_1m_ct_o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_12_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux214,
      i1  => mips_r3000_1m_ct_not_i_ri(4),
      nq  => mips_r3000_1m_ct_na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_12_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_12_sig,
      i1  => mips_r3000_1m_ct_o2_x2_4_sig,
      i2  => mips_r3000_1m_ct_na3_x1_13_sig,
      nq  => mips_r3000_1m_ct_na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx2_x1_2_ins : nmx2_x1
   port map (
      cmd => mips_r3000_1m_ct_i_ri(25),
      i0  => mips_r3000_1m_ct_not_i_ri(22),
      i1  => mips_r3000_1m_ct_not_i_ri(4),
      nq  => mips_r3000_1m_ct_nmx2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_14_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_mbk_buf_i_ri(31),
      nq  => mips_r3000_1m_ct_inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_5_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_14_sig,
      i1  => mips_r3000_1m_ct_not_aux294,
      i2  => mips_r3000_1m_ct_not_i_ri(29),
      i3  => mips_r3000_1m_ct_not_i_ri(28),
      nq  => mips_r3000_1m_ct_na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_5_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_na4_x1_5_sig,
      i1  => mips_r3000_1m_ct_nmx2_x1_2_sig,
      i2  => mips_r3000_1m_ct_i_ri(27),
      nq  => mips_r3000_1m_ct_no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_4_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_no3_x1_5_sig,
      i1  => mips_r3000_1m_ct_na3_x1_12_sig,
      nq  => mips_r3000_1m_ct_opcod_sd_4,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_8_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_i_ri(31),
      i1  => mips_r3000_1m_ct_i_ri(5),
      i2  => mips_r3000_1m_ct_i_ri(26),
      i3  => mips_r3000_1m_ct_i_ri(30),
      q   => mips_r3000_1m_ct_o4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_11_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(25),
      i1  => mips_r3000_1m_ct_not_i_ri(30),
      nq  => mips_r3000_1m_ct_no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_14_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(29),
      i1  => mips_r3000_1m_ct_not_i_ri(28),
      i2  => mips_r3000_1m_ct_not_i_ri(27),
      nq  => mips_r3000_1m_ct_na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_6_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_14_sig,
      i1  => mips_r3000_1m_ct_no2_x1_11_sig,
      i2  => mips_r3000_1m_ct_i_ri(26),
      nq  => mips_r3000_1m_ct_no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_5_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_no3_x1_6_sig,
      i1  => mips_r3000_1m_ct_mbk_buf_i_ri(31),
      i2  => mips_r3000_1m_ct_o4_x2_8_sig,
      q   => mips_r3000_1m_ct_opcod_sd_5,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_6_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux213,
      i1  => mips_r3000_1m_ct_not_i_ri(26),
      nq  => mips_r3000_1m_ct_opcod_sd_6,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_sd_7_ins : na2_x4
   port map (
      i1  => mips_r3000_1m_ct_not_aux213,
      i0  => mips_r3000_1m_ct_not_i_ri(30),
      nq  => mips_r3000_1m_ct_opcod_sd_7,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_write_sm_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_re(7),
      i1  => mips_r3000_1m_ct_not_i_type_re(8),
      nq  => mips_r3000_1m_ct_i_write_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_5_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_not_aux276,
      i2  => mips_r3000_1m_ct_not_aux271,
      nq  => mips_r3000_1m_ct_nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_3_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_5_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_aux229,
      q   => mips_r3000_1m_ct_oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_4_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux272,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_aux211,
      q   => mips_r3000_1m_ct_oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_sd_21_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_4_sig,
      i1  => mips_r3000_1m_ct_aux296,
      i2  => mips_r3000_1m_ct_oa22_x2_3_sig,
      q   => mips_r3000_1m_ct_i_type_sd_21,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_8_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_aux243,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      i3  => mips_r3000_1m_ct_not_aux266,
      nq  => mips_r3000_1m_ct_no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_15_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux282,
      nq  => mips_r3000_1m_ct_inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_3_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_aux81,
      i2  => mips_r3000_1m_ct_inv_x2_15_sig,
      q   => mips_r3000_1m_ct_ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_6_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_3_sig,
      i1  => mips_r3000_1m_ct_opcod_sd_3,
      i2  => mips_r3000_1m_ct_not_aux276,
      nq  => mips_r3000_1m_ct_nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_7_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux285,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_15_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux283,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_aux243,
      nq  => mips_r3000_1m_ct_na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_9_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_15_sig,
      i1  => mips_r3000_1m_ct_on12_x1_7_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_2,
      nq  => mips_r3000_1m_ct_noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_16_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_aux259,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_opcod_sd_7,
      nq  => mips_r3000_1m_ct_na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_8_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_16_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_sd_22_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_on12_x1_8_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_9_sig,
      i2  => mips_r3000_1m_ct_nao22_x1_6_sig,
      i3  => mips_r3000_1m_ct_no4_x1_8_sig,
      i4  => mips_r3000_1m_ct_not_opcod_sd_2,
      q   => mips_r3000_1m_ct_i_type_sd_22,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_5_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_4_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_aux2,
      i1  => mips_r3000_1m_ct_o2_x2_5_sig,
      i2  => mips_r3000_1m_ct_opcod_sd_2,
      i3  => mips_r3000_1m_ct_not_aux288,
      q   => mips_r3000_1m_ct_a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_6_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_aux295,
      q   => mips_r3000_1m_ct_o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_6_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_6_sig,
      i1  => mips_r3000_1m_ct_aux301,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      i3  => mips_r3000_1m_ct_aux242,
      nq  => mips_r3000_1m_ct_na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_8_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux230,
      i1  => mips_r3000_1m_ct_not_aux222,
      q   => mips_r3000_1m_ct_a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_13_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_8_sig,
      i1  => mips_r3000_1m_ct_na4_x1_6_sig,
      nq  => mips_r3000_1m_ct_na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_sd_26_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_13_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_a4_x2_4_sig,
      q   => mips_r3000_1m_ct_i_type_sd_26,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_16_ins : inv_x2
   port map (
      i   => reset_n,
      nq  => mips_r3000_1m_ct_inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_reset_rx_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_16_sig,
      q   => mips_r3000_1m_ct_reset_rx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_10_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_break_re,
      i1  => mips_r3000_1m_ct_not_aux143,
      i2  => bubble_se,
      nq  => mips_r3000_1m_ct_noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_12_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux169,
      i1  => mips_r3000_1m_ct_not_opcod_rd(0),
      nq  => mips_r3000_1m_ct_no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_4_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_12_sig,
      i1  => hold_se,
      i2  => mips_r3000_1m_ct_noa22_x1_10_sig,
      q   => mips_r3000_1m_ct_ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_break_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_4_sig,
      q   => mips_r3000_1m_ct_break_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_9_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_syscall_re,
      q   => mips_r3000_1m_ct_a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_5_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(0),
      i1  => mips_r3000_1m_ct_not_aux169,
      i2  => mips_r3000_1m_ct_not_hold_se,
      q   => mips_r3000_1m_ct_ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_7_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_ao22_x2_5_sig,
      i2  => mips_r3000_1m_ct_a2_x2_9_sig,
      nq  => mips_r3000_1m_ct_no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_syscall_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_7_sig,
      q   => mips_r3000_1m_ct_syscall_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_11_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_i_type_rd(9),
      i1  => mips_r3000_1m_ct_overflw_se,
      i2  => hold_se,
      nq  => mips_r3000_1m_ct_noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_10_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_ovr_re,
      q   => mips_r3000_1m_ct_a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_8_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_10_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_11_sig,
      i2  => bubble_se,
      nq  => mips_r3000_1m_ct_no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ovr_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_8_sig,
      q   => mips_r3000_1m_ct_ovr_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_5_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => i_berr_n,
      i2  => bubble_se,
      q   => mips_r3000_1m_ct_oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_12_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_iabuser_re,
      i1  => mips_r3000_1m_ct_not_aux143,
      i2  => mips_r3000_1m_ct_oa22_x2_5_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iabuser_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_12_sig,
      q   => mips_r3000_1m_ct_iabuser_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_17_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux143,
      nq  => mips_r3000_1m_ct_inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_7_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_iasviol_re,
      i1  => mips_r3000_1m_ct_inv_x2_17_sig,
      i2  => mips_r3000_1m_ct_not_bubble_se,
      q   => mips_r3000_1m_ct_ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_9_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux176,
      i1  => mips_r3000_1m_ct_nextsr_rx(3),
      i2  => nextpc_31_se,
      q   => mips_r3000_1m_ct_ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_7_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(7),
      i1  => nextpc_31_se,
      i2  => mips_r3000_1m_ct_opcod_rd(5),
      i3  => mips_r3000_1m_ct_not_opcod_rd(6),
      nq  => mips_r3000_1m_ct_na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_8_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(1),
      i1  => mips_r3000_1m_ct_not_opcod_rd(2),
      i2  => mips_r3000_1m_ct_not_opcod_rd(3),
      i3  => mips_r3000_1m_ct_opcod_rd(4),
      nq  => mips_r3000_1m_ct_na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_9_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_na4_x1_8_sig,
      i1  => mips_r3000_1m_ct_na4_x1_7_sig,
      i2  => mips_r3000_1m_ct_opcod_rd(0),
      nq  => mips_r3000_1m_ct_no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_8_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_no3_x1_9_sig,
      i1  => mips_r3000_1m_ct_nextsr_rx(1),
      i2  => mips_r3000_1m_ct_ao22_x2_9_sig,
      q   => mips_r3000_1m_ct_ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_6_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_8_sig,
      i1  => hold_se,
      i2  => mips_r3000_1m_ct_ao22_x2_7_sig,
      q   => mips_r3000_1m_ct_ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iasviol_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_6_sig,
      q   => mips_r3000_1m_ct_iasviol_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_10_ins : no3_x1
   port map (
      i0  => nextpc_1_se,
      i1  => nextpc_0_se,
      i2  => hold_se,
      nq  => mips_r3000_1m_ct_no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_2_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_no3_x1_10_sig,
      i1  => mips_r3000_1m_ct_not_bubble_se,
      q   => mips_r3000_1m_ct_an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_18_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux143,
      nq  => mips_r3000_1m_ct_inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_10_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_iamalgn_re,
      i1  => mips_r3000_1m_ct_inv_x2_18_sig,
      i2  => mips_r3000_1m_ct_an12_x1_2_sig,
      q   => mips_r3000_1m_ct_ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iamalgn_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_10_sig,
      q   => mips_r3000_1m_ct_iamalgn_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_13_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_c0unuse_rd,
      nq  => mips_r3000_1m_ct_no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_11_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_c0unuse_re,
      q   => mips_r3000_1m_ct_a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_11_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_11_sig,
      i2  => mips_r3000_1m_ct_no2_x1_13_sig,
      nq  => mips_r3000_1m_ct_no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_c0unuse_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_11_sig,
      q   => mips_r3000_1m_ct_c0unuse_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_19_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_c0unuse_rd,
      nq  => mips_r3000_1m_ct_inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_6_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_19_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_20_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_sr_28_ri,
      nq  => mips_r3000_1m_ct_inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_5_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_2,
      i1  => mips_r3000_1m_ct_sr_1_ri,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      i3  => mips_r3000_1m_ct_inv_x2_20_sig,
      q   => mips_r3000_1m_ct_a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_5_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_aux178,
      q   => mips_r3000_1m_ct_a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_7_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_aux182,
      i1  => mips_r3000_1m_ct_a3_x2_5_sig,
      i2  => mips_r3000_1m_ct_a4_x2_5_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_13_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_7_sig,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => mips_r3000_1m_ct_oa22_x2_6_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_c0unuse_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_13_sig,
      q   => mips_r3000_1m_ct_c0unuse_rd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_14_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_illgins_rd,
      nq  => mips_r3000_1m_ct_no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_12_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_illgins_re,
      q   => mips_r3000_1m_ct_a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_12_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_12_sig,
      i2  => mips_r3000_1m_ct_no2_x1_14_sig,
      nq  => mips_r3000_1m_ct_no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_illgins_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_12_sig,
      q   => mips_r3000_1m_ct_illgins_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_21_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_12_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_illgins_rd,
      i1  => mips_r3000_1m_ct_inv_x2_21_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      q   => mips_r3000_1m_ct_ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_3_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux267,
      i1  => mips_r3000_1m_ct_aux243,
      q   => mips_r3000_1m_ct_an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_15_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux284,
      i1  => mips_r3000_1m_ct_aux245,
      nq  => mips_r3000_1m_ct_no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_8_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_no2_x1_15_sig,
      i2  => mips_r3000_1m_ct_an12_x1_3_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_7_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_4,
      i1  => mips_r3000_1m_ct_not_opcod_sd_7,
      q   => mips_r3000_1m_ct_o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_14_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_7_sig,
      i1  => mips_r3000_1m_ct_not_aux242,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      nq  => mips_r3000_1m_ct_noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_13_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux248,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      q   => mips_r3000_1m_ct_ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_7,
      i1  => mips_r3000_1m_ct_aux232,
      nq  => mips_r3000_1m_ct_nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_13_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_2_sig,
      i1  => mips_r3000_1m_ct_ao22_x2_13_sig,
      q   => mips_r3000_1m_ct_a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_16_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_aux273,
      nq  => mips_r3000_1m_ct_no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_11_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_4,
      i1  => mips_r3000_1m_ct_opcod_sd_6,
      q   => mips_r3000_1m_ct_xr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_6_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_opcod_sd_7,
      q   => mips_r3000_1m_ct_a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_14_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_a3_x2_6_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_11_sig,
      nq  => mips_r3000_1m_ct_na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_14_sig,
      i1  => mips_r3000_1m_ct_no2_x1_16_sig,
      i2  => mips_r3000_1m_ct_a2_x2_13_sig,
      i3  => mips_r3000_1m_ct_noa22_x1_14_sig,
      i4  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_17_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux288,
      i1  => mips_r3000_1m_ct_not_opcod_sd_7,
      nq  => mips_r3000_1m_ct_no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_18_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux283,
      i1  => mips_r3000_1m_ct_not_aux301,
      nq  => mips_r3000_1m_ct_no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_13_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_18_sig,
      i1  => mips_r3000_1m_ct_no2_x1_17_sig,
      i2  => mips_r3000_1m_ct_not_aux243,
      nq  => mips_r3000_1m_ct_no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_14_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_opcod_sd_7,
      nq  => mips_r3000_1m_ct_no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_19_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_5,
      i1  => mips_r3000_1m_ct_no3_x1_14_sig,
      nq  => mips_r3000_1m_ct_no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_9_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_no2_x1_19_sig,
      i2  => mips_r3000_1m_ct_no3_x1_13_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mx3_x2_ins : mx3_x2
   port map (
      cmd0 => mips_r3000_1m_ct_not_opcod_sd_2,
      cmd1 => mips_r3000_1m_ct_not_opcod_sd_3,
      i0   => mips_r3000_1m_ct_nao22_x1_9_sig,
      i1   => mips_r3000_1m_ct_oa2ao222_x2_sig,
      i2   => mips_r3000_1m_ct_nao22_x1_8_sig,
      q    => mips_r3000_1m_ct_mx3_x2_sig,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_ct_ao22_x2_11_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_mx3_x2_sig,
      i1  => hold_sd,
      i2  => mips_r3000_1m_ct_ao22_x2_12_sig,
      q   => mips_r3000_1m_ct_ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_illgins_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_11_sig,
      q   => mips_r3000_1m_ct_illgins_rd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_22_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux145,
      nq  => mips_r3000_1m_ct_inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_22_sig,
      i1  => mips_r3000_1m_ct_bdslot_rd,
      i2  => mips_r3000_1m_ct_bdslot_re,
      i3  => mips_r3000_1m_ct_aux145,
      q   => mips_r3000_1m_ct_ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bdslot_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_sig,
      q   => mips_r3000_1m_ct_bdslot_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_23_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux146,
      nq  => mips_r3000_1m_ct_inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux146,
      i1  => mips_r3000_1m_ct_bdslot_rd,
      i2  => mips_r3000_1m_ct_bdslot_ri,
      i3  => mips_r3000_1m_ct_inv_x2_23_sig,
      q   => mips_r3000_1m_ct_ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bdslot_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_2_sig,
      q   => mips_r3000_1m_ct_bdslot_rd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_24_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_bdslot_ri,
      nq  => mips_r3000_1m_ct_inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx2_x1_3_ins : nmx2_x1
   port map (
      cmd => mips_r3000_1m_ct_aux147,
      i0  => mips_r3000_1m_ct_inv_x2_24_sig,
      i1  => mips_r3000_1m_ct_not_i_type_sd_5,
      nq  => mips_r3000_1m_ct_nmx2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bdslot_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nmx2_x1_3_sig,
      q   => mips_r3000_1m_ct_bdslot_ri,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_25_ins : inv_x2
   port map (
      i   => read_sm,
      nq  => mips_r3000_1m_ct_inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_15_ins : no3_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_inv_x2_25_sig,
      i2  => bubble_sm,
      nq  => mips_r3000_1m_ct_no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_dread_rm_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_15_sig,
      q   => mips_r3000_1m_ct_dread_rm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_20_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_aux148,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => mips_r3000_1m_ct_no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_14_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rd_re(0),
      i1  => mips_r3000_1m_ct_not_aux185,
      i2  => mips_r3000_1m_ct_not_hold_sm,
      q   => mips_r3000_1m_ct_ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_16_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_ao22_x2_14_sig,
      i2  => mips_r3000_1m_ct_no2_x1_20_sig,
      nq  => mips_r3000_1m_ct_no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rm_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_16_sig,
      q   => mips_r3000_1m_ct_rd_rm(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_21_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(1),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_15_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rd_re(1),
      i1  => mips_r3000_1m_ct_not_aux185,
      i2  => mips_r3000_1m_ct_not_hold_sm,
      q   => mips_r3000_1m_ct_ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_17_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_ao22_x2_15_sig,
      i2  => mips_r3000_1m_ct_no2_x1_21_sig,
      nq  => mips_r3000_1m_ct_no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rm_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_17_sig,
      q   => mips_r3000_1m_ct_rd_rm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_22_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(2),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_16_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rd_re(2),
      i1  => mips_r3000_1m_ct_not_aux185,
      i2  => mips_r3000_1m_ct_not_hold_sm,
      q   => mips_r3000_1m_ct_ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_18_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_ao22_x2_16_sig,
      i2  => mips_r3000_1m_ct_no2_x1_22_sig,
      nq  => mips_r3000_1m_ct_no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rm_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_18_sig,
      q   => mips_r3000_1m_ct_rd_rm(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_23_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(3),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_17_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rd_re(3),
      i1  => mips_r3000_1m_ct_not_aux185,
      i2  => mips_r3000_1m_ct_not_hold_sm,
      q   => mips_r3000_1m_ct_ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_19_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_ao22_x2_17_sig,
      i2  => mips_r3000_1m_ct_no2_x1_23_sig,
      nq  => mips_r3000_1m_ct_no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rm_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_19_sig,
      q   => mips_r3000_1m_ct_rd_rm(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_24_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(4),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_18_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_rd_re(4),
      i1  => mips_r3000_1m_ct_not_aux185,
      i2  => mips_r3000_1m_ct_not_hold_sm,
      q   => mips_r3000_1m_ct_ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_20_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_ao22_x2_18_sig,
      i2  => mips_r3000_1m_ct_no2_x1_24_sig,
      nq  => mips_r3000_1m_ct_no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rm_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_20_sig,
      q   => mips_r3000_1m_ct_rd_rm(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_25_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_rd_rd(0),
      nq  => mips_r3000_1m_ct_no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_14_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_rd_re(0),
      q   => mips_r3000_1m_ct_a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_21_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_14_sig,
      i2  => mips_r3000_1m_ct_no2_x1_25_sig,
      nq  => mips_r3000_1m_ct_no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_21_sig,
      q   => mips_r3000_1m_ct_rd_re(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_26_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_rd_rd(1),
      nq  => mips_r3000_1m_ct_no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_15_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_rd_re(1),
      q   => mips_r3000_1m_ct_a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_22_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_15_sig,
      i2  => mips_r3000_1m_ct_no2_x1_26_sig,
      nq  => mips_r3000_1m_ct_no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_22_sig,
      q   => mips_r3000_1m_ct_rd_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_27_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_rd_rd(2),
      nq  => mips_r3000_1m_ct_no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_16_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_rd_re(2),
      q   => mips_r3000_1m_ct_a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_23_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_16_sig,
      i2  => mips_r3000_1m_ct_no2_x1_27_sig,
      nq  => mips_r3000_1m_ct_no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_23_sig,
      q   => mips_r3000_1m_ct_rd_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_28_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_rd_rd(3),
      nq  => mips_r3000_1m_ct_no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_17_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_rd_re(3),
      q   => mips_r3000_1m_ct_a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_24_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_17_sig,
      i2  => mips_r3000_1m_ct_no2_x1_28_sig,
      nq  => mips_r3000_1m_ct_no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_24_sig,
      q   => mips_r3000_1m_ct_rd_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_29_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_rd_rd(4),
      nq  => mips_r3000_1m_ct_no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_18_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_rd_re(4),
      q   => mips_r3000_1m_ct_a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_25_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_18_sig,
      i2  => mips_r3000_1m_ct_no2_x1_29_sig,
      nq  => mips_r3000_1m_ct_no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_25_sig,
      q   => mips_r3000_1m_ct_rd_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_26_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_20_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_rd_rd(0),
      i1  => mips_r3000_1m_ct_inv_x2_26_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      q   => mips_r3000_1m_ct_ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_15_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(16),
      i1  => mips_r3000_1m_ct_not_i_type_sd_6,
      i2  => mips_r3000_1m_ct_not_aux188,
      nq  => mips_r3000_1m_ct_noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_7_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(11),
      i1  => mips_r3000_1m_ct_aux189,
      i2  => hold_sd,
      q   => mips_r3000_1m_ct_oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_19_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_7_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_15_sig,
      i2  => mips_r3000_1m_ct_ao22_x2_20_sig,
      q   => mips_r3000_1m_ct_ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_19_sig,
      q   => mips_r3000_1m_ct_rd_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_27_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_10_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_27_sig,
      i1  => mips_r3000_1m_ct_rd_rd(1),
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_17_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(12),
      i1  => mips_r3000_1m_ct_aux189,
      i2  => hold_sd,
      nq  => mips_r3000_1m_ct_noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_8_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(17),
      i1  => mips_r3000_1m_ct_not_i_type_sd_6,
      i2  => mips_r3000_1m_ct_not_aux188,
      q   => mips_r3000_1m_ct_oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_16_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_8_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_17_sig,
      i2  => mips_r3000_1m_ct_nao22_x1_10_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_16_sig,
      q   => mips_r3000_1m_ct_rd_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_28_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_11_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_28_sig,
      i1  => mips_r3000_1m_ct_rd_rd(2),
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_19_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(13),
      i1  => mips_r3000_1m_ct_aux189,
      i2  => hold_sd,
      nq  => mips_r3000_1m_ct_noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_9_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(18),
      i1  => mips_r3000_1m_ct_not_i_type_sd_6,
      i2  => mips_r3000_1m_ct_not_aux188,
      q   => mips_r3000_1m_ct_oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_18_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_9_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_19_sig,
      i2  => mips_r3000_1m_ct_nao22_x1_11_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_18_sig,
      q   => mips_r3000_1m_ct_rd_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_29_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_22_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_rd_rd(3),
      i1  => mips_r3000_1m_ct_inv_x2_29_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      q   => mips_r3000_1m_ct_ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_20_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(19),
      i1  => mips_r3000_1m_ct_not_i_type_sd_6,
      i2  => mips_r3000_1m_ct_not_aux188,
      nq  => mips_r3000_1m_ct_noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_10_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(14),
      i1  => mips_r3000_1m_ct_aux189,
      i2  => hold_sd,
      q   => mips_r3000_1m_ct_oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_21_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_10_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_20_sig,
      i2  => mips_r3000_1m_ct_ao22_x2_22_sig,
      q   => mips_r3000_1m_ct_ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_21_sig,
      q   => mips_r3000_1m_ct_rd_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_30_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_24_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_rd_rd(4),
      i1  => mips_r3000_1m_ct_inv_x2_30_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      q   => mips_r3000_1m_ct_ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_21_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(20),
      i1  => mips_r3000_1m_ct_not_i_type_sd_6,
      i2  => mips_r3000_1m_ct_not_aux188,
      nq  => mips_r3000_1m_ct_noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_11_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(15),
      i1  => mips_r3000_1m_ct_aux189,
      i2  => hold_sd,
      q   => mips_r3000_1m_ct_oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_23_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_11_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_21_sig,
      i2  => mips_r3000_1m_ct_ao22_x2_24_sig,
      q   => mips_r3000_1m_ct_ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rd_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_23_sig,
      q   => mips_r3000_1m_ct_rd_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_4_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux7,
      i1  => mips_r3000_1m_ct_i_ri(6),
      q   => mips_r3000_1m_ct_an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_3_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_an12_x1_4_sig,
      i2  => mips_r3000_1m_ct_sham_rd(0),
      i3  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao2o22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sham_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_3_sig,
      q   => mips_r3000_1m_ct_sham_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_5_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux7,
      i1  => mips_r3000_1m_ct_i_ri(7),
      q   => mips_r3000_1m_ct_an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_4_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_an12_x1_5_sig,
      i2  => mips_r3000_1m_ct_sham_rd(1),
      i3  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao2o22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sham_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_4_sig,
      q   => mips_r3000_1m_ct_sham_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_6_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux7,
      i1  => mips_r3000_1m_ct_i_ri(8),
      q   => mips_r3000_1m_ct_an12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_5_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_an12_x1_6_sig,
      i2  => mips_r3000_1m_ct_sham_rd(2),
      i3  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao2o22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sham_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_5_sig,
      q   => mips_r3000_1m_ct_sham_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_7_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux7,
      i1  => mips_r3000_1m_ct_i_ri(9),
      q   => mips_r3000_1m_ct_an12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_6_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_an12_x1_7_sig,
      i2  => mips_r3000_1m_ct_sham_rd(3),
      i3  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao2o22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sham_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_6_sig,
      q   => mips_r3000_1m_ct_sham_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_2_ins : o3_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_not_aux7,
      i2  => mips_r3000_1m_ct_i_ri(10),
      q   => mips_r3000_1m_ct_o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_25_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_sham_rd(4),
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => mips_r3000_1m_ct_o3_x2_2_sig,
      q   => mips_r3000_1m_ct_ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sham_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_25_sig,
      q   => mips_r3000_1m_ct_sham_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_30_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_cop0d_rd(0),
      nq  => mips_r3000_1m_ct_no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_19_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_cop0d_re(0),
      q   => mips_r3000_1m_ct_a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_26_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_19_sig,
      i2  => mips_r3000_1m_ct_no2_x1_30_sig,
      nq  => mips_r3000_1m_ct_no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_26_sig,
      q   => mips_r3000_1m_ct_cop0d_re(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_8_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_cop0d_re(1),
      i1  => mips_r3000_1m_ct_not_aux143,
      q   => mips_r3000_1m_ct_an12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_31_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_cop0d_rd(1),
      nq  => mips_r3000_1m_ct_no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_27_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_31_sig,
      i1  => mips_r3000_1m_ct_an12_x1_8_sig,
      i2  => bubble_se,
      nq  => mips_r3000_1m_ct_no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_27_sig,
      q   => mips_r3000_1m_ct_cop0d_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_32_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_cop0d_rd(2),
      nq  => mips_r3000_1m_ct_no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_20_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_cop0d_re(2),
      q   => mips_r3000_1m_ct_a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_28_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_20_sig,
      i2  => mips_r3000_1m_ct_no2_x1_32_sig,
      nq  => mips_r3000_1m_ct_no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_28_sig,
      q   => mips_r3000_1m_ct_cop0d_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_33_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_cop0d_rd(3),
      nq  => mips_r3000_1m_ct_no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_21_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_cop0d_re(3),
      q   => mips_r3000_1m_ct_a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_29_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_21_sig,
      i2  => mips_r3000_1m_ct_no2_x1_33_sig,
      nq  => mips_r3000_1m_ct_no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_29_sig,
      q   => mips_r3000_1m_ct_cop0d_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_34_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_cop0d_rd(4),
      nq  => mips_r3000_1m_ct_no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_22_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_cop0d_re(4),
      q   => mips_r3000_1m_ct_a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_30_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_22_sig,
      i2  => mips_r3000_1m_ct_no2_x1_34_sig,
      nq  => mips_r3000_1m_ct_no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_30_sig,
      q   => mips_r3000_1m_ct_cop0d_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_31_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux144,
      nq  => mips_r3000_1m_ct_inv_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_27_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_cop0d_rd(0),
      i1  => mips_r3000_1m_ct_inv_x2_31_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      q   => mips_r3000_1m_ct_ao22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_26_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(11),
      i1  => hold_sd,
      i2  => mips_r3000_1m_ct_ao22_x2_27_sig,
      q   => mips_r3000_1m_ct_ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_26_sig,
      q   => mips_r3000_1m_ct_cop0d_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_9_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_cop0d_rd(1),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_35_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(12),
      nq  => mips_r3000_1m_ct_no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_31_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_35_sig,
      i1  => mips_r3000_1m_ct_an12_x1_9_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_31_sig,
      q   => mips_r3000_1m_ct_cop0d_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_10_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_cop0d_rd(2),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_36_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(13),
      nq  => mips_r3000_1m_ct_no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_32_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_36_sig,
      i1  => mips_r3000_1m_ct_an12_x1_10_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_32_sig,
      q   => mips_r3000_1m_ct_cop0d_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_11_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_cop0d_rd(3),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_37_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(14),
      nq  => mips_r3000_1m_ct_no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_33_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_37_sig,
      i1  => mips_r3000_1m_ct_an12_x1_11_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_33_sig,
      q   => mips_r3000_1m_ct_cop0d_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_12_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_cop0d_rd(4),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_38_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(15),
      nq  => mips_r3000_1m_ct_no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_34_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_38_sig,
      i1  => mips_r3000_1m_ct_an12_x1_12_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cop0d_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_34_sig,
      q   => mips_r3000_1m_ct_cop0d_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_7_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_sr_1_re,
      i2  => mips_r3000_1m_ct_sr_1_rd,
      i3  => hold_se,
      q   => mips_r3000_1m_ct_ao2o22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_1_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_7_sig,
      q   => mips_r3000_1m_ct_sr_1_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_8_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_sr_1_ri,
      i2  => mips_r3000_1m_ct_sr_1_rd,
      i3  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao2o22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_1_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_8_sig,
      q   => mips_r3000_1m_ct_sr_1_rd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao2o22_x2_9_ins : ao2o22_x2
   port map (
      i0  => keep_si,
      i1  => mips_r3000_1m_ct_nextsr_rx(28),
      i2  => mips_r3000_1m_ct_sr_28_ri,
      i3  => mips_r3000_1m_ct_not_keep_si,
      q   => mips_r3000_1m_ct_ao2o22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_28_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao2o22_x2_9_sig,
      q   => mips_r3000_1m_ct_sr_28_ri,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_32_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_sr_1_ri,
      nq  => mips_r3000_1m_ct_inv_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx3_x1_ins : nmx3_x1
   port map (
      cmd0 => mips_r3000_1m_ct_not_keep_si,
      cmd1 => mips_r3000_1m_ct_not_aux207,
      i0   => mips_r3000_1m_ct_inv_x2_32_sig,
      i1   => mips_r3000_1m_ct_not_nextsr_rx(1),
      i2   => mips_r3000_1m_ct_not_nextsr_rx(3),
      nq   => mips_r3000_1m_ct_nmx3_x1_sig,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_ct_sr_1_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nmx3_x1_sig,
      q   => mips_r3000_1m_ct_sr_1_ri,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_15_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_not_res_sm(0),
      nq  => mips_r3000_1m_ct_na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_8_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(2),
      q   => mips_r3000_1m_ct_o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_22_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_8_sig,
      i1  => mips_r3000_1m_ct_na2_x1_15_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_39_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(0),
      nq  => mips_r3000_1m_ct_no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_3_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_39_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_noa22_x1_22_sig,
      q   => mips_r3000_1m_ct_o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_16_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(0),
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      nq  => mips_r3000_1m_ct_na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_17_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_16_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_o3_x2_3_sig,
      nq  => mips_r3000_1m_ct_na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_23_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_17_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      q   => mips_r3000_1m_ct_a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_a2_x2_23_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_17_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_res_sm(1),
      i1  => mips_r3000_1m_ct_not_aux197,
      nq  => mips_r3000_1m_ct_na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_9_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(3),
      q   => mips_r3000_1m_ct_o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_23_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_9_sig,
      i1  => mips_r3000_1m_ct_na2_x1_17_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_40_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(1),
      nq  => mips_r3000_1m_ct_no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_4_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_40_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_noa22_x1_23_sig,
      q   => mips_r3000_1m_ct_o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_18_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(1),
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      nq  => mips_r3000_1m_ct_na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_18_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_18_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_o3_x2_4_sig,
      nq  => mips_r3000_1m_ct_na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_24_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_18_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      q   => mips_r3000_1m_ct_a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_a2_x2_24_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_35_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(0),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_41_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(2),
      nq  => mips_r3000_1m_ct_no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_13_ins : an12_x1
   port map (
      i0  => res_sm(2),
      i1  => mips_r3000_1m_ct_not_aux197,
      q   => mips_r3000_1m_ct_an12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_28_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_an12_x1_13_sig,
      i1  => mips_r3000_1m_ct_not_aux208,
      i2  => mips_r3000_1m_ct_not_keep_sm,
      q   => mips_r3000_1m_ct_ao22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_36_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_28_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_41_sig,
      nq  => mips_r3000_1m_ct_no3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_13_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(2),
      i2  => mips_r3000_1m_ct_no3_x1_36_sig,
      q   => mips_r3000_1m_ct_oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_12_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_13_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_35_sig,
      q   => mips_r3000_1m_ct_oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_12_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_37_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(1),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_42_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(3),
      nq  => mips_r3000_1m_ct_no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_14_ins : an12_x1
   port map (
      i0  => res_sm(3),
      i1  => mips_r3000_1m_ct_not_aux197,
      q   => mips_r3000_1m_ct_an12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_29_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_an12_x1_14_sig,
      i1  => mips_r3000_1m_ct_not_aux209,
      i2  => mips_r3000_1m_ct_not_keep_sm,
      q   => mips_r3000_1m_ct_ao22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_38_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_29_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_42_sig,
      nq  => mips_r3000_1m_ct_no3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_15_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(3),
      i2  => mips_r3000_1m_ct_no3_x1_38_sig,
      q   => mips_r3000_1m_ct_oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_14_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_15_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_37_sig,
      q   => mips_r3000_1m_ct_oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_14_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_33_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(2),
      nq  => mips_r3000_1m_ct_inv_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_39_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_33_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_43_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(4),
      nq  => mips_r3000_1m_ct_no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_15_ins : an12_x1
   port map (
      i0  => res_sm(4),
      i1  => mips_r3000_1m_ct_not_aux197,
      q   => mips_r3000_1m_ct_an12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_30_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_an12_x1_15_sig,
      i1  => mips_r3000_1m_ct_not_aux208,
      i2  => mips_r3000_1m_ct_not_keep_sm,
      q   => mips_r3000_1m_ct_ao22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_40_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_30_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_43_sig,
      nq  => mips_r3000_1m_ct_no3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_17_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(4),
      i2  => mips_r3000_1m_ct_no3_x1_40_sig,
      q   => mips_r3000_1m_ct_oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_16_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_17_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_39_sig,
      q   => mips_r3000_1m_ct_oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_16_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_41_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(3),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_44_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(5),
      nq  => mips_r3000_1m_ct_no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_16_ins : an12_x1
   port map (
      i0  => res_sm(5),
      i1  => mips_r3000_1m_ct_not_aux197,
      q   => mips_r3000_1m_ct_an12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_31_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_an12_x1_16_sig,
      i1  => mips_r3000_1m_ct_not_aux209,
      i2  => mips_r3000_1m_ct_not_keep_sm,
      q   => mips_r3000_1m_ct_ao22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_42_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_31_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_44_sig,
      nq  => mips_r3000_1m_ct_no3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_19_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(5),
      i2  => mips_r3000_1m_ct_no3_x1_42_sig,
      q   => mips_r3000_1m_ct_oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_18_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_19_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_41_sig,
      q   => mips_r3000_1m_ct_oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_18_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_34_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(6),
      nq  => mips_r3000_1m_ct_inv_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_43_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_34_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_45_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(6),
      nq  => mips_r3000_1m_ct_no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_9_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(6),
      q   => mips_r3000_1m_ct_on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_10_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(6),
      q   => mips_r3000_1m_ct_o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_24_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_10_sig,
      i1  => mips_r3000_1m_ct_on12_x1_9_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_44_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_24_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_45_sig,
      nq  => mips_r3000_1m_ct_no3_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_21_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(6),
      i2  => mips_r3000_1m_ct_no3_x1_44_sig,
      q   => mips_r3000_1m_ct_oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_20_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_21_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_43_sig,
      q   => mips_r3000_1m_ct_oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_20_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_35_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(7),
      nq  => mips_r3000_1m_ct_inv_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_45_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_35_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_46_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(7),
      nq  => mips_r3000_1m_ct_no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_10_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(7),
      q   => mips_r3000_1m_ct_on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_11_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(7),
      q   => mips_r3000_1m_ct_o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_25_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_11_sig,
      i1  => mips_r3000_1m_ct_on12_x1_10_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_46_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_25_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_46_sig,
      nq  => mips_r3000_1m_ct_no3_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_23_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(7),
      i2  => mips_r3000_1m_ct_no3_x1_46_sig,
      q   => mips_r3000_1m_ct_oa22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_22_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_23_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_45_sig,
      q   => mips_r3000_1m_ct_oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_22_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_36_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(8),
      nq  => mips_r3000_1m_ct_inv_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_47_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_36_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_47_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(8),
      nq  => mips_r3000_1m_ct_no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_11_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(8),
      q   => mips_r3000_1m_ct_on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_12_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(8),
      q   => mips_r3000_1m_ct_o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_26_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_12_sig,
      i1  => mips_r3000_1m_ct_on12_x1_11_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_48_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_26_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_47_sig,
      nq  => mips_r3000_1m_ct_no3_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_25_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(8),
      i2  => mips_r3000_1m_ct_no3_x1_48_sig,
      q   => mips_r3000_1m_ct_oa22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_24_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_25_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_47_sig,
      q   => mips_r3000_1m_ct_oa22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_24_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_37_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(9),
      nq  => mips_r3000_1m_ct_inv_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_49_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_37_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_48_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(9),
      nq  => mips_r3000_1m_ct_no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_12_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(9),
      q   => mips_r3000_1m_ct_on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_13_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(9),
      q   => mips_r3000_1m_ct_o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_27_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_13_sig,
      i1  => mips_r3000_1m_ct_on12_x1_12_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_50_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_27_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_48_sig,
      nq  => mips_r3000_1m_ct_no3_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_27_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(9),
      i2  => mips_r3000_1m_ct_no3_x1_50_sig,
      q   => mips_r3000_1m_ct_oa22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_26_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_27_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_49_sig,
      q   => mips_r3000_1m_ct_oa22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_26_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_51_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(10),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_49_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(10),
      nq  => mips_r3000_1m_ct_no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_13_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(10),
      q   => mips_r3000_1m_ct_on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_14_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(10),
      q   => mips_r3000_1m_ct_o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_28_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_14_sig,
      i1  => mips_r3000_1m_ct_on12_x1_13_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_52_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_28_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_49_sig,
      nq  => mips_r3000_1m_ct_no3_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_29_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(10),
      i2  => mips_r3000_1m_ct_no3_x1_52_sig,
      q   => mips_r3000_1m_ct_oa22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_28_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_29_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_51_sig,
      q   => mips_r3000_1m_ct_oa22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_28_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_53_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(11),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_50_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(11),
      nq  => mips_r3000_1m_ct_no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_14_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(11),
      q   => mips_r3000_1m_ct_on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_15_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(11),
      q   => mips_r3000_1m_ct_o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_29_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_15_sig,
      i1  => mips_r3000_1m_ct_on12_x1_14_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_54_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_29_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_50_sig,
      nq  => mips_r3000_1m_ct_no3_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_31_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(11),
      i2  => mips_r3000_1m_ct_no3_x1_54_sig,
      q   => mips_r3000_1m_ct_oa22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_30_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_31_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_53_sig,
      q   => mips_r3000_1m_ct_oa22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_30_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_55_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(12),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_51_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(12),
      nq  => mips_r3000_1m_ct_no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_15_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(12),
      q   => mips_r3000_1m_ct_on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_16_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(12),
      q   => mips_r3000_1m_ct_o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_30_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_16_sig,
      i1  => mips_r3000_1m_ct_on12_x1_15_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_56_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_30_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_51_sig,
      nq  => mips_r3000_1m_ct_no3_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_33_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(12),
      i2  => mips_r3000_1m_ct_no3_x1_56_sig,
      q   => mips_r3000_1m_ct_oa22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_32_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_33_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_55_sig,
      q   => mips_r3000_1m_ct_oa22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_32_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_57_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(13),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_52_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(13),
      nq  => mips_r3000_1m_ct_no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_16_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(13),
      q   => mips_r3000_1m_ct_on12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_17_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(13),
      q   => mips_r3000_1m_ct_o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_31_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_17_sig,
      i1  => mips_r3000_1m_ct_on12_x1_16_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_58_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_31_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_52_sig,
      nq  => mips_r3000_1m_ct_no3_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_35_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(13),
      i2  => mips_r3000_1m_ct_no3_x1_58_sig,
      q   => mips_r3000_1m_ct_oa22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_34_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_35_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_57_sig,
      q   => mips_r3000_1m_ct_oa22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_34_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_59_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_nextsr_rx(14),
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_53_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(14),
      nq  => mips_r3000_1m_ct_no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_17_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(14),
      q   => mips_r3000_1m_ct_on12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_18_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(14),
      q   => mips_r3000_1m_ct_o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_32_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_18_sig,
      i1  => mips_r3000_1m_ct_on12_x1_17_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_60_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_32_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_53_sig,
      nq  => mips_r3000_1m_ct_no3_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_37_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(14),
      i2  => mips_r3000_1m_ct_no3_x1_60_sig,
      q   => mips_r3000_1m_ct_oa22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_36_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_37_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_59_sig,
      q   => mips_r3000_1m_ct_oa22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_36_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_38_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(15),
      nq  => mips_r3000_1m_ct_inv_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_61_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_38_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_54_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(15),
      nq  => mips_r3000_1m_ct_no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_18_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(15),
      q   => mips_r3000_1m_ct_on12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_19_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(15),
      q   => mips_r3000_1m_ct_o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_33_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_19_sig,
      i1  => mips_r3000_1m_ct_on12_x1_18_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_62_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_33_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_54_sig,
      nq  => mips_r3000_1m_ct_no3_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_39_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(15),
      i2  => mips_r3000_1m_ct_no3_x1_62_sig,
      q   => mips_r3000_1m_ct_oa22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_38_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_39_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_61_sig,
      q   => mips_r3000_1m_ct_oa22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_38_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_39_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(16),
      nq  => mips_r3000_1m_ct_inv_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_63_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_39_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_55_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(16),
      nq  => mips_r3000_1m_ct_no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_19_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(16),
      q   => mips_r3000_1m_ct_on12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_20_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(16),
      q   => mips_r3000_1m_ct_o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_34_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_20_sig,
      i1  => mips_r3000_1m_ct_on12_x1_19_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_64_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_34_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_55_sig,
      nq  => mips_r3000_1m_ct_no3_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_41_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(16),
      i2  => mips_r3000_1m_ct_no3_x1_64_sig,
      q   => mips_r3000_1m_ct_oa22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_40_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_41_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_63_sig,
      q   => mips_r3000_1m_ct_oa22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_40_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_40_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(17),
      nq  => mips_r3000_1m_ct_inv_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_65_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_40_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_56_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(17),
      nq  => mips_r3000_1m_ct_no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_20_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(17),
      q   => mips_r3000_1m_ct_on12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_21_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(17),
      q   => mips_r3000_1m_ct_o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_35_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_21_sig,
      i1  => mips_r3000_1m_ct_on12_x1_20_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_66_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_35_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_56_sig,
      nq  => mips_r3000_1m_ct_no3_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_43_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(17),
      i2  => mips_r3000_1m_ct_no3_x1_66_sig,
      q   => mips_r3000_1m_ct_oa22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_42_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_43_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_65_sig,
      q   => mips_r3000_1m_ct_oa22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_42_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_41_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(18),
      nq  => mips_r3000_1m_ct_inv_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_67_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_41_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_57_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(18),
      nq  => mips_r3000_1m_ct_no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_21_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(18),
      q   => mips_r3000_1m_ct_on12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_22_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(18),
      q   => mips_r3000_1m_ct_o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_36_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_22_sig,
      i1  => mips_r3000_1m_ct_on12_x1_21_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_68_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_36_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_57_sig,
      nq  => mips_r3000_1m_ct_no3_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_45_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(18),
      i2  => mips_r3000_1m_ct_no3_x1_68_sig,
      q   => mips_r3000_1m_ct_oa22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_44_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_45_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_67_sig,
      q   => mips_r3000_1m_ct_oa22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_44_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_42_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(19),
      nq  => mips_r3000_1m_ct_inv_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_69_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_42_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_58_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(19),
      nq  => mips_r3000_1m_ct_no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_22_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(19),
      q   => mips_r3000_1m_ct_on12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_23_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(19),
      q   => mips_r3000_1m_ct_o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_37_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_23_sig,
      i1  => mips_r3000_1m_ct_on12_x1_22_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_70_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_37_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_58_sig,
      nq  => mips_r3000_1m_ct_no3_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_47_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(19),
      i2  => mips_r3000_1m_ct_no3_x1_70_sig,
      q   => mips_r3000_1m_ct_oa22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_46_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_47_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_69_sig,
      q   => mips_r3000_1m_ct_oa22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_46_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_43_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(20),
      nq  => mips_r3000_1m_ct_inv_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_71_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_43_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_59_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(20),
      nq  => mips_r3000_1m_ct_no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_23_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(20),
      q   => mips_r3000_1m_ct_on12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_24_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(20),
      q   => mips_r3000_1m_ct_o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_38_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_24_sig,
      i1  => mips_r3000_1m_ct_on12_x1_23_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_72_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_38_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_59_sig,
      nq  => mips_r3000_1m_ct_no3_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_49_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(20),
      i2  => mips_r3000_1m_ct_no3_x1_72_sig,
      q   => mips_r3000_1m_ct_oa22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_48_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_49_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_71_sig,
      q   => mips_r3000_1m_ct_oa22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_48_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_44_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(21),
      nq  => mips_r3000_1m_ct_inv_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_73_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_44_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_60_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(21),
      nq  => mips_r3000_1m_ct_no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_24_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(21),
      q   => mips_r3000_1m_ct_on12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_25_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(21),
      q   => mips_r3000_1m_ct_o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_39_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_25_sig,
      i1  => mips_r3000_1m_ct_on12_x1_24_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_74_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_39_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_60_sig,
      nq  => mips_r3000_1m_ct_no3_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_51_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(21),
      i2  => mips_r3000_1m_ct_no3_x1_74_sig,
      q   => mips_r3000_1m_ct_oa22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_50_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_51_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_73_sig,
      q   => mips_r3000_1m_ct_oa22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_50_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_25_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(22),
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      q   => mips_r3000_1m_ct_a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_61_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(22),
      nq  => mips_r3000_1m_ct_no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_25_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(22),
      q   => mips_r3000_1m_ct_on12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_26_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(22),
      q   => mips_r3000_1m_ct_o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_40_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_26_sig,
      i1  => mips_r3000_1m_ct_on12_x1_25_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_75_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_40_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_61_sig,
      nq  => mips_r3000_1m_ct_no3_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_27_ins : o2_x2
   port map (
      i0  => reset_xx,
      i1  => mips_r3000_1m_ct_nextsr_rx(22),
      q   => mips_r3000_1m_ct_o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_kill_se,
      i1  => mips_r3000_1m_ct_o2_x2_27_sig,
      i2  => mips_r3000_1m_ct_no3_x1_75_sig,
      i3  => mips_r3000_1m_ct_a2_x2_25_sig,
      i4  => mips_r3000_1m_ct_not_kill_se,
      q   => mips_r3000_1m_ct_oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa2ao222_x2_2_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_45_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(23),
      nq  => mips_r3000_1m_ct_inv_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_76_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_45_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_62_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(23),
      nq  => mips_r3000_1m_ct_no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_26_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(23),
      q   => mips_r3000_1m_ct_on12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_28_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(23),
      q   => mips_r3000_1m_ct_o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_41_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_28_sig,
      i1  => mips_r3000_1m_ct_on12_x1_26_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_77_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_41_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_62_sig,
      nq  => mips_r3000_1m_ct_no3_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_53_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(23),
      i2  => mips_r3000_1m_ct_no3_x1_77_sig,
      q   => mips_r3000_1m_ct_oa22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_52_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_53_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_76_sig,
      q   => mips_r3000_1m_ct_oa22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_52_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_46_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(24),
      nq  => mips_r3000_1m_ct_inv_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_78_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_46_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_63_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(24),
      nq  => mips_r3000_1m_ct_no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_27_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(24),
      q   => mips_r3000_1m_ct_on12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_29_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(24),
      q   => mips_r3000_1m_ct_o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_42_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_29_sig,
      i1  => mips_r3000_1m_ct_on12_x1_27_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_79_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_42_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_63_sig,
      nq  => mips_r3000_1m_ct_no3_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_55_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(24),
      i2  => mips_r3000_1m_ct_no3_x1_79_sig,
      q   => mips_r3000_1m_ct_oa22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_54_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_55_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_78_sig,
      q   => mips_r3000_1m_ct_oa22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_54_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_47_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(25),
      nq  => mips_r3000_1m_ct_inv_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_80_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_47_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_64_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(25),
      nq  => mips_r3000_1m_ct_no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_28_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(25),
      q   => mips_r3000_1m_ct_on12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_30_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(25),
      q   => mips_r3000_1m_ct_o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_43_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_30_sig,
      i1  => mips_r3000_1m_ct_on12_x1_28_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_81_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_43_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_64_sig,
      nq  => mips_r3000_1m_ct_no3_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_57_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(25),
      i2  => mips_r3000_1m_ct_no3_x1_81_sig,
      q   => mips_r3000_1m_ct_oa22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_56_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_57_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_80_sig,
      q   => mips_r3000_1m_ct_oa22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_25_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_56_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_48_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(26),
      nq  => mips_r3000_1m_ct_inv_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_82_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_48_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_65_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(26),
      nq  => mips_r3000_1m_ct_no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_29_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(26),
      q   => mips_r3000_1m_ct_on12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_31_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(26),
      q   => mips_r3000_1m_ct_o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_44_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_31_sig,
      i1  => mips_r3000_1m_ct_on12_x1_29_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_83_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_44_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_65_sig,
      nq  => mips_r3000_1m_ct_no3_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_59_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(26),
      i2  => mips_r3000_1m_ct_no3_x1_83_sig,
      q   => mips_r3000_1m_ct_oa22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_58_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_59_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_82_sig,
      q   => mips_r3000_1m_ct_oa22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_58_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_49_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(27),
      nq  => mips_r3000_1m_ct_inv_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_84_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_49_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_66_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(27),
      nq  => mips_r3000_1m_ct_no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_30_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(27),
      q   => mips_r3000_1m_ct_on12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_32_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(27),
      q   => mips_r3000_1m_ct_o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_45_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_32_sig,
      i1  => mips_r3000_1m_ct_on12_x1_30_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_85_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_45_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_66_sig,
      nq  => mips_r3000_1m_ct_no3_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_61_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(27),
      i2  => mips_r3000_1m_ct_no3_x1_85_sig,
      q   => mips_r3000_1m_ct_oa22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_60_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_61_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_84_sig,
      q   => mips_r3000_1m_ct_oa22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_27_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_60_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_50_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(28),
      nq  => mips_r3000_1m_ct_inv_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_86_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_50_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_67_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(28),
      nq  => mips_r3000_1m_ct_no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_31_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(28),
      q   => mips_r3000_1m_ct_on12_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_33_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(28),
      q   => mips_r3000_1m_ct_o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_46_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_33_sig,
      i1  => mips_r3000_1m_ct_on12_x1_31_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_87_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_46_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_67_sig,
      nq  => mips_r3000_1m_ct_no3_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_63_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(28),
      i2  => mips_r3000_1m_ct_no3_x1_87_sig,
      q   => mips_r3000_1m_ct_oa22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_62_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_63_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_86_sig,
      q   => mips_r3000_1m_ct_oa22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_28_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_62_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_51_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(29),
      nq  => mips_r3000_1m_ct_inv_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_88_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_51_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_68_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(29),
      nq  => mips_r3000_1m_ct_no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_32_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(29),
      q   => mips_r3000_1m_ct_on12_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_34_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(29),
      q   => mips_r3000_1m_ct_o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_47_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_34_sig,
      i1  => mips_r3000_1m_ct_on12_x1_32_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_89_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_47_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_68_sig,
      nq  => mips_r3000_1m_ct_no3_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_65_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(29),
      i2  => mips_r3000_1m_ct_no3_x1_89_sig,
      q   => mips_r3000_1m_ct_oa22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_64_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_65_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_88_sig,
      q   => mips_r3000_1m_ct_oa22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_29_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_64_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_52_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(30),
      nq  => mips_r3000_1m_ct_inv_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_90_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_52_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_69_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(30),
      nq  => mips_r3000_1m_ct_no2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_33_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => res_sm(30),
      q   => mips_r3000_1m_ct_on12_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_35_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(30),
      q   => mips_r3000_1m_ct_o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_48_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_35_sig,
      i1  => mips_r3000_1m_ct_on12_x1_33_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_91_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_48_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_69_sig,
      nq  => mips_r3000_1m_ct_no3_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_67_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(30),
      i2  => mips_r3000_1m_ct_no3_x1_91_sig,
      q   => mips_r3000_1m_ct_oa22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_66_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_67_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_90_sig,
      q   => mips_r3000_1m_ct_oa22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_30_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_66_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_53_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(31),
      nq  => mips_r3000_1m_ct_inv_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_92_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_53_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => reset_xx,
      nq  => mips_r3000_1m_ct_no3_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_70_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_keep_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(31),
      nq  => mips_r3000_1m_ct_no2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_19_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_res_sm(31),
      i1  => mips_r3000_1m_ct_not_aux197,
      nq  => mips_r3000_1m_ct_na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_36_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux197,
      i1  => mips_r3000_1m_ct_nextsr_rx(31),
      q   => mips_r3000_1m_ct_o2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_49_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_36_sig,
      i1  => mips_r3000_1m_ct_na2_x1_19_sig,
      i2  => keep_sm,
      nq  => mips_r3000_1m_ct_noa22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_93_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_noa22_x1_49_sig,
      i1  => mips_r3000_1m_ct_not_wsr_sm,
      i2  => mips_r3000_1m_ct_no2_x1_70_sig,
      nq  => mips_r3000_1m_ct_no3_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_69_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_wsr_sm,
      i1  => mips_r3000_1m_ct_nextsr_rx(31),
      i2  => mips_r3000_1m_ct_no3_x1_93_sig,
      q   => mips_r3000_1m_ct_oa22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_68_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_69_sig,
      i1  => mips_r3000_1m_ct_not_kill_se,
      i2  => mips_r3000_1m_ct_no3_x1_92_sig,
      q   => mips_r3000_1m_ct_oa22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nextsr_rx_31_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_68_sig,
      q   => mips_r3000_1m_ct_nextsr_rx(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_54_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(0),
      nq  => mips_r3000_1m_ct_inv_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_7_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_54_sig,
      q   => mips_r3000_1m_ct_a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_71_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_7_sig,
      nq  => mips_r3000_1m_ct_no2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_71_sig,
      q   => mips_r3000_1m_ct_cause_rx(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_55_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(1),
      nq  => mips_r3000_1m_ct_inv_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_8_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_55_sig,
      q   => mips_r3000_1m_ct_a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_72_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_8_sig,
      nq  => mips_r3000_1m_ct_no2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_72_sig,
      q   => mips_r3000_1m_ct_cause_rx(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_9_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_lamalgn_xm,
      i1  => mips_r3000_1m_ct_not_aux8,
      i2  => mips_r3000_1m_ct_lasviol_xm,
      i3  => mips_r3000_1m_ct_aux150,
      nq  => mips_r3000_1m_ct_no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_56_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux289,
      nq  => mips_r3000_1m_ct_inv_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_20_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_c0unuse_re,
      i1  => mips_r3000_1m_ct_not_illgins_re,
      nq  => mips_r3000_1m_ct_na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_70_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_20_sig,
      i1  => mips_r3000_1m_ct_not_break_re,
      i2  => mips_r3000_1m_ct_syscall_re,
      q   => mips_r3000_1m_ct_oa22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_50_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_70_sig,
      i1  => d_berr_n,
      i2  => mips_r3000_1m_ct_iabuser_re,
      nq  => mips_r3000_1m_ct_noa22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_cause_rx(2),
      i1  => mips_r3000_1m_ct_aux150,
      i2  => mips_r3000_1m_ct_noa22_x1_50_sig,
      i3  => mips_r3000_1m_ct_inv_x2_56_sig,
      i4  => mips_r3000_1m_ct_no4_x1_9_sig,
      q   => mips_r3000_1m_ct_oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa2ao222_x2_3_sig,
      q   => mips_r3000_1m_ct_cause_rx(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_34_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux297,
      i1  => mips_r3000_1m_ct_not_aux161,
      q   => mips_r3000_1m_ct_on12_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_19_ins : na3_x1
   port map (
      i0  => d_berr_n,
      i1  => mips_r3000_1m_ct_not_iabuser_re,
      i2  => mips_r3000_1m_ct_on12_x1_34_sig,
      nq  => mips_r3000_1m_ct_na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_9_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_aux8,
      i1  => mips_r3000_1m_ct_not_aux291,
      i2  => mips_r3000_1m_ct_not_aux150,
      i3  => mips_r3000_1m_ct_na3_x1_19_sig,
      nq  => mips_r3000_1m_ct_na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_57_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(3),
      nq  => mips_r3000_1m_ct_inv_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_12_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_57_sig,
      i1  => mips_r3000_1m_ct_not_aux150,
      i2  => mips_r3000_1m_ct_na4_x1_9_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_12_sig,
      q   => mips_r3000_1m_ct_cause_rx(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_58_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux299,
      nq  => mips_r3000_1m_ct_inv_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_9_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux161,
      i1  => mips_r3000_1m_ct_ovr_re,
      i2  => mips_r3000_1m_ct_aux297,
      q   => mips_r3000_1m_ct_a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_cause_rx(4),
      i1  => mips_r3000_1m_ct_aux150,
      i2  => mips_r3000_1m_ct_a3_x2_9_sig,
      i3  => mips_r3000_1m_ct_inv_x2_58_sig,
      i4  => mips_r3000_1m_ct_not_aux150,
      q   => mips_r3000_1m_ct_oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa2ao222_x2_4_sig,
      q   => mips_r3000_1m_ct_cause_rx(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_21_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux161,
      i1  => mips_r3000_1m_ct_not_ovr_re,
      i2  => mips_r3000_1m_ct_aux297,
      nq  => mips_r3000_1m_ct_na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_20_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_aux299,
      i1  => mips_r3000_1m_ct_not_aux150,
      i2  => mips_r3000_1m_ct_na3_x1_21_sig,
      nq  => mips_r3000_1m_ct_na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_59_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(5),
      nq  => mips_r3000_1m_ct_inv_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_13_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_59_sig,
      i1  => mips_r3000_1m_ct_not_aux150,
      i2  => mips_r3000_1m_ct_na3_x1_20_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_13_sig,
      q   => mips_r3000_1m_ct_cause_rx(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_60_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(6),
      nq  => mips_r3000_1m_ct_inv_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_10_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_60_sig,
      q   => mips_r3000_1m_ct_a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_73_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_10_sig,
      nq  => mips_r3000_1m_ct_no2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_73_sig,
      q   => mips_r3000_1m_ct_cause_rx(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_61_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(7),
      nq  => mips_r3000_1m_ct_inv_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_11_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_61_sig,
      q   => mips_r3000_1m_ct_a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_74_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_11_sig,
      nq  => mips_r3000_1m_ct_no2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_74_sig,
      q   => mips_r3000_1m_ct_cause_rx(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_21_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_wcause_sm,
      i1  => mips_r3000_1m_ct_cause_rx(8),
      nq  => mips_r3000_1m_ct_na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_62_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_wcause_sm,
      nq  => mips_r3000_1m_ct_inv_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_32_ins : ao22_x2
   port map (
      i0  => res_sm(8),
      i1  => keep_sm,
      i2  => mips_r3000_1m_ct_inv_x2_62_sig,
      q   => mips_r3000_1m_ct_ao22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_14_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_cause_rx(8),
      i1  => mips_r3000_1m_ct_not_keep_sm,
      i2  => mips_r3000_1m_ct_ao22_x2_32_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_51_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_14_sig,
      i1  => mips_r3000_1m_ct_na2_x1_21_sig,
      i2  => mips_r3000_1m_ct_not_intrq_xx,
      nq  => mips_r3000_1m_ct_noa22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_22_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux152,
      i1  => mips_r3000_1m_ct_not_cause_rx(8),
      nq  => mips_r3000_1m_ct_na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_5_ins : o3_x2
   port map (
      i0  => res_sm(8),
      i1  => keep_sm,
      i2  => mips_r3000_1m_ct_not_wcause_sm,
      q   => mips_r3000_1m_ct_o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_12_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_o3_x2_5_sig,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_na2_x1_22_sig,
      q   => mips_r3000_1m_ct_a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa2ao222_x2_5_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_excrq_xm,
      i1  => mips_r3000_1m_ct_cause_rx(8),
      i2  => mips_r3000_1m_ct_a3_x2_12_sig,
      i3  => mips_r3000_1m_ct_noa22_x1_51_sig,
      i4  => mips_r3000_1m_ct_not_excrq_xm,
      q   => mips_r3000_1m_ct_oa2ao222_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa2ao222_x2_5_sig,
      q   => mips_r3000_1m_ct_cause_rx(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_23_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_wcause_sm,
      i1  => mips_r3000_1m_ct_cause_rx(9),
      nq  => mips_r3000_1m_ct_na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_63_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_wcause_sm,
      nq  => mips_r3000_1m_ct_inv_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_33_ins : ao22_x2
   port map (
      i0  => res_sm(9),
      i1  => keep_sm,
      i2  => mips_r3000_1m_ct_inv_x2_63_sig,
      q   => mips_r3000_1m_ct_ao22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_15_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_cause_rx(9),
      i1  => mips_r3000_1m_ct_not_keep_sm,
      i2  => mips_r3000_1m_ct_ao22_x2_33_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_52_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_15_sig,
      i1  => mips_r3000_1m_ct_na2_x1_23_sig,
      i2  => mips_r3000_1m_ct_not_intrq_xx,
      nq  => mips_r3000_1m_ct_noa22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_24_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux152,
      i1  => mips_r3000_1m_ct_not_cause_rx(9),
      nq  => mips_r3000_1m_ct_na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_6_ins : o3_x2
   port map (
      i0  => res_sm(9),
      i1  => keep_sm,
      i2  => mips_r3000_1m_ct_not_wcause_sm,
      q   => mips_r3000_1m_ct_o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_13_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_o3_x2_6_sig,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_na2_x1_24_sig,
      q   => mips_r3000_1m_ct_a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa2ao222_x2_6_ins : oa2ao222_x2
   port map (
      i0  => mips_r3000_1m_ct_excrq_xm,
      i1  => mips_r3000_1m_ct_cause_rx(9),
      i2  => mips_r3000_1m_ct_a3_x2_13_sig,
      i3  => mips_r3000_1m_ct_noa22_x1_52_sig,
      i4  => mips_r3000_1m_ct_not_excrq_xm,
      q   => mips_r3000_1m_ct_oa2ao222_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa2ao222_x2_6_sig,
      q   => mips_r3000_1m_ct_cause_rx(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_64_ins : inv_x2
   port map (
      i   => it_n(0),
      nq  => mips_r3000_1m_ct_inv_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_64_sig,
      q   => mips_r3000_1m_ct_cause_rx(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_65_ins : inv_x2
   port map (
      i   => it_n(1),
      nq  => mips_r3000_1m_ct_inv_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_65_sig,
      q   => mips_r3000_1m_ct_cause_rx(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_66_ins : inv_x2
   port map (
      i   => it_n(2),
      nq  => mips_r3000_1m_ct_inv_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_66_sig,
      q   => mips_r3000_1m_ct_cause_rx(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_67_ins : inv_x2
   port map (
      i   => it_n(3),
      nq  => mips_r3000_1m_ct_inv_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_67_sig,
      q   => mips_r3000_1m_ct_cause_rx(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_68_ins : inv_x2
   port map (
      i   => it_n(4),
      nq  => mips_r3000_1m_ct_inv_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_68_sig,
      q   => mips_r3000_1m_ct_cause_rx(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_69_ins : inv_x2
   port map (
      i   => it_n(5),
      nq  => mips_r3000_1m_ct_inv_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_inv_x2_69_sig,
      q   => mips_r3000_1m_ct_cause_rx(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_70_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(16),
      nq  => mips_r3000_1m_ct_inv_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_14_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_70_sig,
      q   => mips_r3000_1m_ct_a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_75_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_14_sig,
      nq  => mips_r3000_1m_ct_no2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_75_sig,
      q   => mips_r3000_1m_ct_cause_rx(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_71_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(17),
      nq  => mips_r3000_1m_ct_inv_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_15_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_71_sig,
      q   => mips_r3000_1m_ct_a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_76_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_15_sig,
      nq  => mips_r3000_1m_ct_no2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_76_sig,
      q   => mips_r3000_1m_ct_cause_rx(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_72_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(18),
      nq  => mips_r3000_1m_ct_inv_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_16_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_72_sig,
      q   => mips_r3000_1m_ct_a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_77_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_16_sig,
      nq  => mips_r3000_1m_ct_no2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_77_sig,
      q   => mips_r3000_1m_ct_cause_rx(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_73_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(19),
      nq  => mips_r3000_1m_ct_inv_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_17_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_73_sig,
      q   => mips_r3000_1m_ct_a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_78_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_17_sig,
      nq  => mips_r3000_1m_ct_no2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_78_sig,
      q   => mips_r3000_1m_ct_cause_rx(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_74_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(20),
      nq  => mips_r3000_1m_ct_inv_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_18_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_74_sig,
      q   => mips_r3000_1m_ct_a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_79_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_18_sig,
      nq  => mips_r3000_1m_ct_no2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_79_sig,
      q   => mips_r3000_1m_ct_cause_rx(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_75_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(21),
      nq  => mips_r3000_1m_ct_inv_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_19_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_75_sig,
      q   => mips_r3000_1m_ct_a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_80_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_19_sig,
      nq  => mips_r3000_1m_ct_no2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_80_sig,
      q   => mips_r3000_1m_ct_cause_rx(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_76_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(22),
      nq  => mips_r3000_1m_ct_inv_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_20_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_76_sig,
      q   => mips_r3000_1m_ct_a3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_81_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_20_sig,
      nq  => mips_r3000_1m_ct_no2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_81_sig,
      q   => mips_r3000_1m_ct_cause_rx(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_77_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(23),
      nq  => mips_r3000_1m_ct_inv_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_21_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_77_sig,
      q   => mips_r3000_1m_ct_a3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_82_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_21_sig,
      nq  => mips_r3000_1m_ct_no2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_82_sig,
      q   => mips_r3000_1m_ct_cause_rx(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_78_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(24),
      nq  => mips_r3000_1m_ct_inv_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_22_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_78_sig,
      q   => mips_r3000_1m_ct_a3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_83_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_22_sig,
      nq  => mips_r3000_1m_ct_no2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_83_sig,
      q   => mips_r3000_1m_ct_cause_rx(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_79_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(25),
      nq  => mips_r3000_1m_ct_inv_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_23_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_79_sig,
      q   => mips_r3000_1m_ct_a3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_84_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_23_sig,
      nq  => mips_r3000_1m_ct_no2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_25_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_84_sig,
      q   => mips_r3000_1m_ct_cause_rx(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_80_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(26),
      nq  => mips_r3000_1m_ct_inv_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_24_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_80_sig,
      q   => mips_r3000_1m_ct_a3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_85_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_24_sig,
      nq  => mips_r3000_1m_ct_no2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_85_sig,
      q   => mips_r3000_1m_ct_cause_rx(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_81_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(27),
      nq  => mips_r3000_1m_ct_inv_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_25_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_81_sig,
      q   => mips_r3000_1m_ct_a3_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_86_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_25_sig,
      nq  => mips_r3000_1m_ct_no2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_27_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_86_sig,
      q   => mips_r3000_1m_ct_cause_rx(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_17_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_cause_rx(28),
      q   => mips_r3000_1m_ct_an12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_28_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_an12_x1_17_sig,
      q   => mips_r3000_1m_ct_cause_rx(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_18_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_cause_rx(29),
      q   => mips_r3000_1m_ct_an12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_29_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_an12_x1_18_sig,
      q   => mips_r3000_1m_ct_cause_rx(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_82_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_cause_rx(30),
      nq  => mips_r3000_1m_ct_inv_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_26_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_excrq_xm,
      i1  => mips_r3000_1m_ct_not_intrq_xx,
      i2  => mips_r3000_1m_ct_inv_x2_82_sig,
      q   => mips_r3000_1m_ct_a3_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_87_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux150,
      i1  => mips_r3000_1m_ct_a3_x2_26_sig,
      nq  => mips_r3000_1m_ct_no2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_30_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_87_sig,
      q   => mips_r3000_1m_ct_cause_rx(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_cause_rx_31_ins : sff3_x4
   port map (
      ck   => ck,
      cmd0 => mips_r3000_1m_ct_not_excrq_xm,
      cmd1 => mips_r3000_1m_ct_not_intrq_xx,
      i0   => mips_r3000_1m_ct_bdslot_re,
      i1   => mips_r3000_1m_ct_cause_rx(31),
      i2   => mips_r3000_1m_ct_bdslot_rd,
      q    => mips_r3000_1m_ct_cause_rx(31),
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_ct_no2_x1_88_ins : no2_x1
   port map (
      i0  => hold_si,
      i1  => bubble_si,
      nq  => mips_r3000_1m_ct_no2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iread_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no2_x1_88_sig,
      q   => mips_r3000_1m_ct_iread_ri,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_72_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_si,
      i1  => i(0),
      i2  => bubble_si,
      q   => mips_r3000_1m_ct_oa22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_71_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(0),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_oa22_x2_72_sig,
      q   => mips_r3000_1m_ct_oa22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_71_sig,
      q   => mips_r3000_1m_ct_i_ri(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_35_ins : ao22_x2
   port map (
      i0  => i(1),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_34_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(1),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_35_sig,
      q   => mips_r3000_1m_ct_ao22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_34_sig,
      q   => mips_r3000_1m_ct_i_ri(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_37_ins : ao22_x2
   port map (
      i0  => i(2),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_36_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(2),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_37_sig,
      q   => mips_r3000_1m_ct_ao22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_36_sig,
      q   => mips_r3000_1m_ct_i_ri(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_39_ins : ao22_x2
   port map (
      i0  => i(3),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_38_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(3),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_39_sig,
      q   => mips_r3000_1m_ct_ao22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_38_sig,
      q   => mips_r3000_1m_ct_i_ri(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_41_ins : ao22_x2
   port map (
      i0  => i(4),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_40_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(4),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_41_sig,
      q   => mips_r3000_1m_ct_ao22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_40_sig,
      q   => mips_r3000_1m_ct_i_ri(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_74_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_si,
      i1  => i(5),
      i2  => bubble_si,
      q   => mips_r3000_1m_ct_oa22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_73_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(5),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_oa22_x2_74_sig,
      q   => mips_r3000_1m_ct_oa22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_73_sig,
      q   => mips_r3000_1m_ct_i_ri(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_43_ins : ao22_x2
   port map (
      i0  => i(6),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_42_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(6),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_43_sig,
      q   => mips_r3000_1m_ct_ao22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_42_sig,
      q   => mips_r3000_1m_ct_i_ri(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_45_ins : ao22_x2
   port map (
      i0  => i(7),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_44_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(7),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_45_sig,
      q   => mips_r3000_1m_ct_ao22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_44_sig,
      q   => mips_r3000_1m_ct_i_ri(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_47_ins : ao22_x2
   port map (
      i0  => i(8),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_46_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(8),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_47_sig,
      q   => mips_r3000_1m_ct_ao22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_46_sig,
      q   => mips_r3000_1m_ct_i_ri(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_49_ins : ao22_x2
   port map (
      i0  => i(9),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_48_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(9),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_49_sig,
      q   => mips_r3000_1m_ct_ao22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_48_sig,
      q   => mips_r3000_1m_ct_i_ri(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_51_ins : ao22_x2
   port map (
      i0  => i(10),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_50_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(10),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_51_sig,
      q   => mips_r3000_1m_ct_ao22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_50_sig,
      q   => mips_r3000_1m_ct_i_ri(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_53_ins : ao22_x2
   port map (
      i0  => i(11),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_52_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(11),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_53_sig,
      q   => mips_r3000_1m_ct_ao22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_52_sig,
      q   => mips_r3000_1m_ct_i_ri(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_55_ins : ao22_x2
   port map (
      i0  => i(12),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_54_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(12),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_55_sig,
      q   => mips_r3000_1m_ct_ao22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_54_sig,
      q   => mips_r3000_1m_ct_i_ri(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_57_ins : ao22_x2
   port map (
      i0  => i(13),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_56_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(13),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_57_sig,
      q   => mips_r3000_1m_ct_ao22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_56_sig,
      q   => mips_r3000_1m_ct_i_ri(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_59_ins : ao22_x2
   port map (
      i0  => i(14),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_58_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(14),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_59_sig,
      q   => mips_r3000_1m_ct_ao22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_58_sig,
      q   => mips_r3000_1m_ct_i_ri(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_61_ins : ao22_x2
   port map (
      i0  => i(15),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_60_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(15),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_61_sig,
      q   => mips_r3000_1m_ct_ao22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_60_sig,
      q   => mips_r3000_1m_ct_i_ri(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_63_ins : ao22_x2
   port map (
      i0  => i(16),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_62_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(16),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_63_sig,
      q   => mips_r3000_1m_ct_ao22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_62_sig,
      q   => mips_r3000_1m_ct_i_ri(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_65_ins : ao22_x2
   port map (
      i0  => i(17),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_64_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(17),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_65_sig,
      q   => mips_r3000_1m_ct_ao22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_64_sig,
      q   => mips_r3000_1m_ct_i_ri(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_67_ins : ao22_x2
   port map (
      i0  => i(18),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_66_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(18),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_67_sig,
      q   => mips_r3000_1m_ct_ao22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_66_sig,
      q   => mips_r3000_1m_ct_i_ri(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_69_ins : ao22_x2
   port map (
      i0  => i(19),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_68_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_69_sig,
      q   => mips_r3000_1m_ct_ao22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_68_sig,
      q   => mips_r3000_1m_ct_i_ri(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_71_ins : ao22_x2
   port map (
      i0  => i(20),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_70_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(20),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_71_sig,
      q   => mips_r3000_1m_ct_ao22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_70_sig,
      q   => mips_r3000_1m_ct_i_ri(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_73_ins : ao22_x2
   port map (
      i0  => i(21),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_72_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(21),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_73_sig,
      q   => mips_r3000_1m_ct_ao22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_72_sig,
      q   => mips_r3000_1m_ct_i_ri(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_75_ins : ao22_x2
   port map (
      i0  => i(22),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_74_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(22),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_75_sig,
      q   => mips_r3000_1m_ct_ao22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_74_sig,
      q   => mips_r3000_1m_ct_i_ri(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_77_ins : ao22_x2
   port map (
      i0  => i(23),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_76_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(23),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_77_sig,
      q   => mips_r3000_1m_ct_ao22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_76_sig,
      q   => mips_r3000_1m_ct_i_ri(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_79_ins : ao22_x2
   port map (
      i0  => i(24),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_78_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_79_sig,
      q   => mips_r3000_1m_ct_ao22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_78_sig,
      q   => mips_r3000_1m_ct_i_ri(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_81_ins : ao22_x2
   port map (
      i0  => i(25),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_80_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(25),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_81_sig,
      q   => mips_r3000_1m_ct_ao22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_25_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_80_sig,
      q   => mips_r3000_1m_ct_i_ri(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_83_ins : ao22_x2
   port map (
      i0  => i(26),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_82_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(26),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_83_sig,
      q   => mips_r3000_1m_ct_ao22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_82_sig,
      q   => mips_r3000_1m_ct_i_ri(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_85_ins : ao22_x2
   port map (
      i0  => i(27),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_84_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(27),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_85_sig,
      q   => mips_r3000_1m_ct_ao22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_27_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_84_sig,
      q   => mips_r3000_1m_ct_i_ri(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_87_ins : ao22_x2
   port map (
      i0  => i(28),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_86_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(28),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_87_sig,
      q   => mips_r3000_1m_ct_ao22_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_28_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_86_sig,
      q   => mips_r3000_1m_ct_i_ri(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_89_ins : ao22_x2
   port map (
      i0  => i(29),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_88_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_i_ri(29),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_89_sig,
      q   => mips_r3000_1m_ct_ao22_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_29_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_88_sig,
      q   => mips_r3000_1m_ct_i_ri(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_91_ins : ao22_x2
   port map (
      i0  => i(30),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_90_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(30),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_91_sig,
      q   => mips_r3000_1m_ct_ao22_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_30_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_90_sig,
      q   => mips_r3000_1m_ct_i_ri(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_93_ins : ao22_x2
   port map (
      i0  => i(31),
      i1  => hold_si,
      i2  => mips_r3000_1m_ct_not_bubble_si,
      q   => mips_r3000_1m_ct_ao22_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_92_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_i_ri(31),
      i1  => mips_r3000_1m_ct_not_hold_si,
      i2  => mips_r3000_1m_ct_ao22_x2_93_sig,
      q   => mips_r3000_1m_ct_ao22_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ri_31_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_ao22_x2_92_sig,
      q   => mips_r3000_1m_ct_i_ri(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_26_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rs_rd(0),
      q   => mips_r3000_1m_ct_a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_89_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => mips_r3000_1m_ct_no2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_94_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_no2_x1_89_sig,
      i2  => mips_r3000_1m_ct_a2_x2_26_sig,
      nq  => mips_r3000_1m_ct_no3_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rs_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_94_sig,
      q   => mips_r3000_1m_ct_rs_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_90_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(22),
      nq  => mips_r3000_1m_ct_no2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_27_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rs_rd(1),
      q   => mips_r3000_1m_ct_a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_95_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_27_sig,
      i1  => mips_r3000_1m_ct_no2_x1_90_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rs_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_95_sig,
      q   => mips_r3000_1m_ct_rs_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_91_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(23),
      nq  => mips_r3000_1m_ct_no2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_28_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rs_rd(2),
      q   => mips_r3000_1m_ct_a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_96_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_a2_x2_28_sig,
      i2  => mips_r3000_1m_ct_no2_x1_91_sig,
      nq  => mips_r3000_1m_ct_no3_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rs_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_96_sig,
      q   => mips_r3000_1m_ct_rs_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_92_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(24),
      nq  => mips_r3000_1m_ct_no2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_29_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rs_rd(3),
      q   => mips_r3000_1m_ct_a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_97_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_a2_x2_29_sig,
      i2  => mips_r3000_1m_ct_no2_x1_92_sig,
      nq  => mips_r3000_1m_ct_no3_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rs_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_97_sig,
      q   => mips_r3000_1m_ct_rs_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_19_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_rs_rd(4),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_93_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(25),
      nq  => mips_r3000_1m_ct_no2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_98_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_no2_x1_93_sig,
      i2  => mips_r3000_1m_ct_an12_x1_19_sig,
      nq  => mips_r3000_1m_ct_no3_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rs_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_98_sig,
      q   => mips_r3000_1m_ct_rs_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_30_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rt_rd(0),
      q   => mips_r3000_1m_ct_a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_94_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => mips_r3000_1m_ct_no2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_99_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_no2_x1_94_sig,
      i2  => mips_r3000_1m_ct_a2_x2_30_sig,
      nq  => mips_r3000_1m_ct_no3_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rt_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_99_sig,
      q   => mips_r3000_1m_ct_rt_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_95_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(17),
      nq  => mips_r3000_1m_ct_no2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_31_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rt_rd(1),
      q   => mips_r3000_1m_ct_a2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_100_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_31_sig,
      i1  => mips_r3000_1m_ct_no2_x1_95_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rt_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_100_sig,
      q   => mips_r3000_1m_ct_rt_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_96_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(18),
      nq  => mips_r3000_1m_ct_no2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_32_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rt_rd(2),
      q   => mips_r3000_1m_ct_a2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_101_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_a2_x2_32_sig,
      i2  => mips_r3000_1m_ct_no2_x1_96_sig,
      nq  => mips_r3000_1m_ct_no3_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rt_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_101_sig,
      q   => mips_r3000_1m_ct_rt_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_97_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(19),
      nq  => mips_r3000_1m_ct_no2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_33_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_rt_rd(3),
      q   => mips_r3000_1m_ct_a2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_102_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_a2_x2_33_sig,
      i2  => mips_r3000_1m_ct_no2_x1_97_sig,
      nq  => mips_r3000_1m_ct_no3_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rt_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_102_sig,
      q   => mips_r3000_1m_ct_rt_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_20_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_rt_rd(4),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_98_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_i_ri(20),
      nq  => mips_r3000_1m_ct_no2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_103_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_98_sig,
      i1  => mips_r3000_1m_ct_an12_x1_20_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rt_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_103_sig,
      q   => mips_r3000_1m_ct_rt_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_34_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_stall_sm,
      i1  => mips_r3000_1m_ct_not_bubble_se,
      q   => mips_r3000_1m_ct_a2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_27_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_34_sig,
      i1  => mips_r3000_1m_ct_not_copy_sm,
      i2  => mips_r3000_1m_ct_swap_rd,
      q   => mips_r3000_1m_ct_a3_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_99_ins : no2_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_not_stall_sm,
      nq  => mips_r3000_1m_ct_no2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_75_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_copycap_re,
      i1  => mips_r3000_1m_ct_no2_x1_99_sig,
      i2  => mips_r3000_1m_ct_a3_x2_27_sig,
      q   => mips_r3000_1m_ct_oa22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_copycap_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_75_sig,
      q   => mips_r3000_1m_ct_copycap_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_21_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_swap_re,
      i1  => mips_r3000_1m_ct_not_aux143,
      q   => mips_r3000_1m_ct_an12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_100_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_swap_rd,
      nq  => mips_r3000_1m_ct_no2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_104_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_100_sig,
      i1  => mips_r3000_1m_ct_an12_x1_21_sig,
      i2  => bubble_se,
      nq  => mips_r3000_1m_ct_no3_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_swap_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_104_sig,
      q   => mips_r3000_1m_ct_swap_re,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_22_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_swap_rd,
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_94_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_aux212,
      i2  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao22_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_105_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_94_sig,
      i1  => mips_r3000_1m_ct_an12_x1_22_sig,
      i2  => bubble_sd,
      nq  => mips_r3000_1m_ct_no3_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_swap_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_105_sig,
      q   => mips_r3000_1m_ct_swap_rd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_25_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(0),
      nq  => mips_r3000_1m_ct_na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_26_ins : na2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_rm(0),
      nq  => mips_r3000_1m_ct_na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_22_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sm,
      i1  => mips_r3000_1m_ct_na2_x1_26_sig,
      i2  => mips_r3000_1m_ct_na2_x1_25_sig,
      nq  => mips_r3000_1m_ct_na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na3_x1_22_sig,
      q   => mips_r3000_1m_ct_opcod_rm(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_101_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(1),
      nq  => mips_r3000_1m_ct_no2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_102_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(1),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_106_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_no2_x1_102_sig,
      i2  => mips_r3000_1m_ct_no2_x1_101_sig,
      nq  => mips_r3000_1m_ct_no3_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_106_sig,
      q   => mips_r3000_1m_ct_opcod_rm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_103_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(2),
      nq  => mips_r3000_1m_ct_no2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_104_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(2),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_107_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_no2_x1_104_sig,
      i2  => mips_r3000_1m_ct_no2_x1_103_sig,
      nq  => mips_r3000_1m_ct_no3_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_107_sig,
      q   => mips_r3000_1m_ct_opcod_rm(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_105_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(3),
      nq  => mips_r3000_1m_ct_no2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_106_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(3),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_108_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_no2_x1_106_sig,
      i2  => mips_r3000_1m_ct_no2_x1_105_sig,
      nq  => mips_r3000_1m_ct_no3_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_108_sig,
      q   => mips_r3000_1m_ct_opcod_rm(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_107_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(4),
      nq  => mips_r3000_1m_ct_no2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_108_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(4),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_109_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_no2_x1_108_sig,
      i2  => mips_r3000_1m_ct_no2_x1_107_sig,
      nq  => mips_r3000_1m_ct_no3_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_109_sig,
      q   => mips_r3000_1m_ct_opcod_rm(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_27_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(5),
      nq  => mips_r3000_1m_ct_na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_28_ins : na2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_rm(5),
      nq  => mips_r3000_1m_ct_na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_23_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sm,
      i1  => mips_r3000_1m_ct_na2_x1_28_sig,
      i2  => mips_r3000_1m_ct_na2_x1_27_sig,
      nq  => mips_r3000_1m_ct_na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na3_x1_23_sig,
      q   => mips_r3000_1m_ct_opcod_rm(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_109_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(6),
      nq  => mips_r3000_1m_ct_no2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_110_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(6),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_110_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_no2_x1_110_sig,
      i2  => mips_r3000_1m_ct_no2_x1_109_sig,
      nq  => mips_r3000_1m_ct_no3_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_110_sig,
      q   => mips_r3000_1m_ct_opcod_rm(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_111_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => mips_r3000_1m_ct_opcod_re(7),
      nq  => mips_r3000_1m_ct_no2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_112_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rm(7),
      i1  => mips_r3000_1m_ct_aux148,
      nq  => mips_r3000_1m_ct_no2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_111_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => mips_r3000_1m_ct_no2_x1_112_sig,
      i2  => mips_r3000_1m_ct_no2_x1_111_sig,
      nq  => mips_r3000_1m_ct_no3_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rm_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_111_sig,
      q   => mips_r3000_1m_ct_opcod_rm(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_29_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(0),
      nq  => mips_r3000_1m_ct_na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_30_ins : na2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_re(0),
      nq  => mips_r3000_1m_ct_na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_24_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_30_sig,
      i2  => mips_r3000_1m_ct_na2_x1_29_sig,
      nq  => mips_r3000_1m_ct_na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na3_x1_24_sig,
      q   => mips_r3000_1m_ct_opcod_re(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_113_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(1),
      nq  => mips_r3000_1m_ct_no2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_35_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_opcod_re(1),
      q   => mips_r3000_1m_ct_a2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_112_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_35_sig,
      i2  => mips_r3000_1m_ct_no2_x1_113_sig,
      nq  => mips_r3000_1m_ct_no3_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_112_sig,
      q   => mips_r3000_1m_ct_opcod_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_114_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(2),
      nq  => mips_r3000_1m_ct_no2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_36_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_opcod_re(2),
      q   => mips_r3000_1m_ct_a2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_113_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_36_sig,
      i2  => mips_r3000_1m_ct_no2_x1_114_sig,
      nq  => mips_r3000_1m_ct_no3_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_113_sig,
      q   => mips_r3000_1m_ct_opcod_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_115_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(3),
      nq  => mips_r3000_1m_ct_no2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_37_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_opcod_re(3),
      q   => mips_r3000_1m_ct_a2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_114_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_37_sig,
      i2  => mips_r3000_1m_ct_no2_x1_115_sig,
      nq  => mips_r3000_1m_ct_no3_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_114_sig,
      q   => mips_r3000_1m_ct_opcod_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_116_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(4),
      nq  => mips_r3000_1m_ct_no2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_38_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_opcod_re(4),
      q   => mips_r3000_1m_ct_a2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_115_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_38_sig,
      i2  => mips_r3000_1m_ct_no2_x1_116_sig,
      nq  => mips_r3000_1m_ct_no3_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_115_sig,
      q   => mips_r3000_1m_ct_opcod_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_31_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(5),
      nq  => mips_r3000_1m_ct_na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_32_ins : na2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_re(5),
      nq  => mips_r3000_1m_ct_na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_25_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_32_sig,
      i2  => mips_r3000_1m_ct_na2_x1_31_sig,
      nq  => mips_r3000_1m_ct_na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na3_x1_25_sig,
      q   => mips_r3000_1m_ct_opcod_re(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_117_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(6),
      nq  => mips_r3000_1m_ct_no2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_39_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_opcod_re(6),
      q   => mips_r3000_1m_ct_a2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_116_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_39_sig,
      i2  => mips_r3000_1m_ct_no2_x1_117_sig,
      nq  => mips_r3000_1m_ct_no3_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_116_sig,
      q   => mips_r3000_1m_ct_opcod_re(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_118_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => mips_r3000_1m_ct_opcod_rd(7),
      nq  => mips_r3000_1m_ct_no2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_40_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_opcod_re(7),
      q   => mips_r3000_1m_ct_a2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_117_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => mips_r3000_1m_ct_a2_x2_40_sig,
      i2  => mips_r3000_1m_ct_no2_x1_118_sig,
      nq  => mips_r3000_1m_ct_no3_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_re_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_117_sig,
      q   => mips_r3000_1m_ct_opcod_re(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_16_ins : nao22_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_76_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(0),
      i1  => hold_sd,
      i2  => mips_r3000_1m_ct_nao22_x1_16_sig,
      q   => mips_r3000_1m_ct_oa22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_oa22_x2_76_sig,
      q   => mips_r3000_1m_ct_opcod_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_77_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_53_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_opcod_rd(1),
      i2  => mips_r3000_1m_ct_oa22_x2_77_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_53_sig,
      q   => mips_r3000_1m_ct_opcod_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_41_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      q   => mips_r3000_1m_ct_a2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_42_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_opcod_rd(2),
      q   => mips_r3000_1m_ct_a2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_118_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => mips_r3000_1m_ct_a2_x2_42_sig,
      i2  => mips_r3000_1m_ct_a2_x2_41_sig,
      nq  => mips_r3000_1m_ct_no3_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_no3_x1_118_sig,
      q   => mips_r3000_1m_ct_opcod_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_78_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_54_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_opcod_rd(3),
      i2  => mips_r3000_1m_ct_oa22_x2_78_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_54_sig,
      q   => mips_r3000_1m_ct_opcod_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_79_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_4,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_55_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(4),
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => mips_r3000_1m_ct_oa22_x2_79_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_55_sig,
      q   => mips_r3000_1m_ct_opcod_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_33_ins : na2_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_opcod_rd(5),
      nq  => mips_r3000_1m_ct_na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_37_ins : o2_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_o2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_26_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sd,
      i1  => mips_r3000_1m_ct_o2_x2_37_sig,
      i2  => mips_r3000_1m_ct_na2_x1_33_sig,
      nq  => mips_r3000_1m_ct_na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na3_x1_26_sig,
      q   => mips_r3000_1m_ct_opcod_rd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_80_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_6,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_56_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(6),
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => mips_r3000_1m_ct_oa22_x2_80_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_56_sig,
      q   => mips_r3000_1m_ct_opcod_rd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_81_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_57_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(7),
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => mips_r3000_1m_ct_oa22_x2_81_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_opcod_rd_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_noa22_x1_57_sig,
      q   => mips_r3000_1m_ct_opcod_rd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_35_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sm,
      i1  => mips_r3000_1m_ct_not_i_type_re(7),
      nq  => mips_r3000_1m_ct_na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_36_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux148,
      i1  => mips_r3000_1m_ct_not_i_type_rm(7),
      nq  => mips_r3000_1m_ct_na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_27_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sm,
      i1  => mips_r3000_1m_ct_na2_x1_36_sig,
      i2  => mips_r3000_1m_ct_na2_x1_35_sig,
      nq  => mips_r3000_1m_ct_na3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_34_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sm,
      i1  => mips_r3000_1m_ct_na3_x1_27_sig,
      nq  => mips_r3000_1m_ct_na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rm_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_34_sig,
      q   => mips_r3000_1m_ct_i_type_rm(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_38_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sm,
      i1  => mips_r3000_1m_ct_not_i_type_re(8),
      nq  => mips_r3000_1m_ct_na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_39_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux148,
      i1  => mips_r3000_1m_ct_not_i_type_rm(8),
      nq  => mips_r3000_1m_ct_na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_28_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sm,
      i1  => mips_r3000_1m_ct_na2_x1_39_sig,
      i2  => mips_r3000_1m_ct_na2_x1_38_sig,
      nq  => mips_r3000_1m_ct_na3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_37_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_28_sig,
      nq  => mips_r3000_1m_ct_na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rm_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_37_sig,
      q   => mips_r3000_1m_ct_i_type_rm(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_35_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_i_type_re(0),
      q   => mips_r3000_1m_ct_on12_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_41_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(0),
      nq  => mips_r3000_1m_ct_na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_29_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_41_sig,
      i2  => mips_r3000_1m_ct_on12_x1_35_sig,
      nq  => mips_r3000_1m_ct_na3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_40_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_29_sig,
      nq  => mips_r3000_1m_ct_na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_40_sig,
      q   => mips_r3000_1m_ct_i_type_re(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_43_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(1),
      nq  => mips_r3000_1m_ct_na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_44_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(1),
      nq  => mips_r3000_1m_ct_na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_30_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_44_sig,
      i2  => mips_r3000_1m_ct_na2_x1_43_sig,
      nq  => mips_r3000_1m_ct_na3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_42_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_30_sig,
      nq  => mips_r3000_1m_ct_na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_42_sig,
      q   => mips_r3000_1m_ct_i_type_re(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_46_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(2),
      nq  => mips_r3000_1m_ct_na2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_47_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(2),
      nq  => mips_r3000_1m_ct_na2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_31_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_47_sig,
      i2  => mips_r3000_1m_ct_na2_x1_46_sig,
      nq  => mips_r3000_1m_ct_na3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_45_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_31_sig,
      nq  => mips_r3000_1m_ct_na2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_45_sig,
      q   => mips_r3000_1m_ct_i_type_re(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_49_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(3),
      nq  => mips_r3000_1m_ct_na2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_50_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(3),
      nq  => mips_r3000_1m_ct_na2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_32_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_50_sig,
      i2  => mips_r3000_1m_ct_na2_x1_49_sig,
      nq  => mips_r3000_1m_ct_na3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_48_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_32_sig,
      nq  => mips_r3000_1m_ct_na2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_48_sig,
      q   => mips_r3000_1m_ct_i_type_re(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_52_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(4),
      nq  => mips_r3000_1m_ct_na2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_53_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(4),
      nq  => mips_r3000_1m_ct_na2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_33_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_53_sig,
      i2  => mips_r3000_1m_ct_na2_x1_52_sig,
      nq  => mips_r3000_1m_ct_na3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_51_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_33_sig,
      nq  => mips_r3000_1m_ct_na2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_51_sig,
      q   => mips_r3000_1m_ct_i_type_re(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_55_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(7),
      nq  => mips_r3000_1m_ct_na2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_56_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(7),
      nq  => mips_r3000_1m_ct_na2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_34_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_56_sig,
      i1  => mips_r3000_1m_ct_not_bubble_se,
      i2  => mips_r3000_1m_ct_na2_x1_55_sig,
      nq  => mips_r3000_1m_ct_na3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_54_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na3_x1_34_sig,
      nq  => mips_r3000_1m_ct_na2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_54_sig,
      q   => mips_r3000_1m_ct_i_type_re(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_58_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(8),
      nq  => mips_r3000_1m_ct_na2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_59_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(8),
      nq  => mips_r3000_1m_ct_na2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_35_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_59_sig,
      i2  => mips_r3000_1m_ct_na2_x1_58_sig,
      nq  => mips_r3000_1m_ct_na3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_57_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_35_sig,
      nq  => mips_r3000_1m_ct_na2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_57_sig,
      q   => mips_r3000_1m_ct_i_type_re(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_61_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux143,
      i1  => mips_r3000_1m_ct_not_i_type_re(10),
      nq  => mips_r3000_1m_ct_na2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_62_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(10),
      nq  => mips_r3000_1m_ct_na2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_36_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_se,
      i1  => mips_r3000_1m_ct_na2_x1_62_sig,
      i2  => mips_r3000_1m_ct_na2_x1_61_sig,
      nq  => mips_r3000_1m_ct_na3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_60_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_36_sig,
      nq  => mips_r3000_1m_ct_na2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_re_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_60_sig,
      q   => mips_r3000_1m_ct_i_type_re(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_23_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux218,
      i1  => mips_r3000_1m_ct_aux211,
      q   => mips_r3000_1m_ct_an12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_18_ins : nao22_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_an12_x1_23_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_43_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(0),
      q   => mips_r3000_1m_ct_a2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_17_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_43_sig,
      i1  => mips_r3000_1m_ct_nao22_x1_18_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_17_sig,
      q   => mips_r3000_1m_ct_i_type_rd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_38_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_aux3,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_aux300,
      nq  => mips_r3000_1m_ct_na3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_64_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_na3_x1_38_sig,
      nq  => mips_r3000_1m_ct_na2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_65_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(1),
      nq  => mips_r3000_1m_ct_na2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_37_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sd,
      i1  => mips_r3000_1m_ct_na2_x1_65_sig,
      i2  => mips_r3000_1m_ct_na2_x1_64_sig,
      nq  => mips_r3000_1m_ct_na3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_63_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_37_sig,
      nq  => mips_r3000_1m_ct_na2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_63_sig,
      q   => mips_r3000_1m_ct_i_type_rd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_24_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux219,
      i1  => mips_r3000_1m_ct_aux300,
      q   => mips_r3000_1m_ct_an12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_20_ins : nao22_x1
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_an12_x1_24_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_44_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(2),
      q   => mips_r3000_1m_ct_a2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_19_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_44_sig,
      i1  => mips_r3000_1m_ct_nao22_x1_20_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_19_sig,
      q   => mips_r3000_1m_ct_i_type_rd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_119_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_not_aux222,
      nq  => mips_r3000_1m_ct_no3_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_22_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux212,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_not_hold_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_119_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_22_sig,
      i1  => mips_r3000_1m_ct_no3_x1_119_sig,
      nq  => mips_r3000_1m_ct_no2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_82_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_rd(3),
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_21_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_82_sig,
      i1  => mips_r3000_1m_ct_no2_x1_119_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_21_sig,
      q   => mips_r3000_1m_ct_i_type_rd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_45_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(4),
      q   => mips_r3000_1m_ct_a2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_83_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux159,
      nq  => mips_r3000_1m_ct_inv_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_23_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_83_sig,
      i1  => mips_r3000_1m_ct_a2_x2_45_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_23_sig,
      q   => mips_r3000_1m_ct_i_type_rd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_46_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(5),
      q   => mips_r3000_1m_ct_a2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_83_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_i_type_sd_5,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_24_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_83_sig,
      i1  => mips_r3000_1m_ct_a2_x2_46_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_24_sig,
      q   => mips_r3000_1m_ct_i_type_rd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_47_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(7),
      q   => mips_r3000_1m_ct_a2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_84_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_i_type_sd_7,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_25_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_84_sig,
      i1  => mips_r3000_1m_ct_a2_x2_47_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_25_sig,
      q   => mips_r3000_1m_ct_i_type_rd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_48_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(8),
      q   => mips_r3000_1m_ct_a2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_84_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux159,
      nq  => mips_r3000_1m_ct_inv_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_26_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_84_sig,
      i1  => mips_r3000_1m_ct_a2_x2_48_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_26_sig,
      q   => mips_r3000_1m_ct_i_type_rd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_120_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_not_aux219,
      nq  => mips_r3000_1m_ct_no3_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_85_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_aux239,
      i2  => mips_r3000_1m_ct_no3_x1_120_sig,
      q   => mips_r3000_1m_ct_oa22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_58_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_85_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => hold_sd,
      nq  => mips_r3000_1m_ct_noa22_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_86_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_rd(9),
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_27_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_86_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_58_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_27_sig,
      q   => mips_r3000_1m_ct_i_type_rd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_38_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux246,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      q   => mips_r3000_1m_ct_o2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_87_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_38_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_oa22_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_7_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_36_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux245,
      i1  => mips_r3000_1m_ct_not_aux301,
      q   => mips_r3000_1m_ct_on12_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_10_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_on12_x1_36_sig,
      i1  => mips_r3000_1m_ct_aux243,
      i2  => mips_r3000_1m_ct_o3_x2_7_sig,
      i3  => mips_r3000_1m_ct_oa22_x2_87_sig,
      nq  => mips_r3000_1m_ct_na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_49_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_a2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_3_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_1,
      i1  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      nq  => mips_r3000_1m_ct_nxr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_60_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_3_sig,
      i1  => mips_r3000_1m_ct_a2_x2_49_sig,
      i2  => mips_r3000_1m_ct_na4_x1_10_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_29_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_2,
      i1  => mips_r3000_1m_ct_noa22_x1_60_sig,
      i2  => mips_r3000_1m_ct_not_hold_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_66_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_7,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_na2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_39_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_opcod_sd_1,
      q   => mips_r3000_1m_ct_o2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_88_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_39_sig,
      i1  => mips_r3000_1m_ct_na2_x1_66_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_oa22_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_120_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      nq  => mips_r3000_1m_ct_no2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_50_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      q   => mips_r3000_1m_ct_a2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_30_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_50_sig,
      i1  => mips_r3000_1m_ct_no2_x1_120_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      nq  => mips_r3000_1m_ct_nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_67_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux244,
      i1  => mips_r3000_1m_ct_aux243,
      nq  => mips_r3000_1m_ct_na2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_40_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_6,
      i1  => mips_r3000_1m_ct_aux241,
      q   => mips_r3000_1m_ct_o2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx3_x1_2_ins : nmx3_x1
   port map (
      cmd0 => mips_r3000_1m_ct_not_opcod_sd_5,
      cmd1 => mips_r3000_1m_ct_not_opcod_sd_1,
      i0   => mips_r3000_1m_ct_not_aux73,
      i1   => mips_r3000_1m_ct_o2_x2_40_sig,
      i2   => mips_r3000_1m_ct_na2_x1_67_sig,
      nq   => mips_r3000_1m_ct_nmx3_x1_2_sig,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_ct_na3_x1_39_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_nmx3_x1_2_sig,
      i1  => mips_r3000_1m_ct_nao22_x1_30_sig,
      i2  => mips_r3000_1m_ct_oa22_x2_88_sig,
      nq  => mips_r3000_1m_ct_na3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_59_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_na3_x1_39_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_nao22_x1_29_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_89_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_rd(10),
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_28_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_89_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_59_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_28_sig,
      q   => mips_r3000_1m_ct_i_type_rd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mx2_x2_2_ins : mx2_x2
   port map (
      cmd => mips_r3000_1m_ct_not_aux247,
      i0  => mips_r3000_1m_ct_aux78,
      i1  => mips_r3000_1m_ct_aux236,
      q   => mips_r3000_1m_ct_mx2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_90_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_mx2_x2_2_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => hold_sd,
      q   => mips_r3000_1m_ct_oa22_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_121_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_not_aux84,
      nq  => mips_r3000_1m_ct_no3_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_92_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_aux236,
      i2  => mips_r3000_1m_ct_aux239,
      q   => mips_r3000_1m_ct_oa22_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_91_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_92_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_no3_x1_121_sig,
      q   => mips_r3000_1m_ct_oa22_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_61_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_91_sig,
      i1  => mips_r3000_1m_ct_opcod_sd_2,
      i2  => mips_r3000_1m_ct_oa22_x2_90_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_85_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(11),
      nq  => mips_r3000_1m_ct_inv_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_93_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_85_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_31_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_93_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_61_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_31_sig,
      q   => mips_r3000_1m_ct_i_type_rd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx2_x1_4_ins : nmx2_x1
   port map (
      cmd => mips_r3000_1m_ct_not_opcod_sd_3,
      i0  => mips_r3000_1m_ct_aux86,
      i1  => mips_r3000_1m_ct_aux237,
      nq  => mips_r3000_1m_ct_nmx2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_95_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_nmx2_x1_4_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao22_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_86_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(12),
      nq  => mips_r3000_1m_ct_inv_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_94_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_86_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_32_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_94_sig,
      i1  => mips_r3000_1m_ct_ao22_x2_95_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_32_sig,
      q   => mips_r3000_1m_ct_i_type_rd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_68_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux257,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      nq  => mips_r3000_1m_ct_na2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_121_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux250,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      nq  => mips_r3000_1m_ct_no2_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_51_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_aux234,
      q   => mips_r3000_1m_ct_a2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_52_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux250,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      q   => mips_r3000_1m_ct_a2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_10_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_52_sig,
      i1  => mips_r3000_1m_ct_aux254,
      i2  => mips_r3000_1m_ct_a2_x2_51_sig,
      i3  => mips_r3000_1m_ct_no2_x1_121_sig,
      nq  => mips_r3000_1m_ct_no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_69_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_no4_x1_10_sig,
      nq  => mips_r3000_1m_ct_na2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_62_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_69_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_na2_x1_68_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_87_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(13),
      nq  => mips_r3000_1m_ct_inv_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_95_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_87_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_33_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_95_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_62_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_33_sig,
      q   => mips_r3000_1m_ct_i_type_rd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_63_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_aux263,
      i2  => hold_sd,
      nq  => mips_r3000_1m_ct_noa22_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_88_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(14),
      nq  => mips_r3000_1m_ct_inv_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_96_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_88_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_34_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_96_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_63_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_34_sig,
      q   => mips_r3000_1m_ct_i_type_rd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_122_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux73,
      i1  => mips_r3000_1m_ct_not_aux226,
      i2  => mips_r3000_1m_ct_not_aux301,
      nq  => mips_r3000_1m_ct_no3_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_8_ins : o3_x2
   port map (
      i0  => hold_sd,
      i1  => mips_r3000_1m_ct_not_aux7,
      i2  => mips_r3000_1m_ct_no3_x1_122_sig,
      q   => mips_r3000_1m_ct_o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_71_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(15),
      nq  => mips_r3000_1m_ct_na2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_40_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_bubble_sd,
      i1  => mips_r3000_1m_ct_na2_x1_71_sig,
      i2  => mips_r3000_1m_ct_o3_x2_8_sig,
      nq  => mips_r3000_1m_ct_na3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_70_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_one_sig,
      i1  => mips_r3000_1m_ct_na3_x1_40_sig,
      nq  => mips_r3000_1m_ct_na2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_na2_x1_70_sig,
      q   => mips_r3000_1m_ct_i_type_rd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_25_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux265,
      i1  => mips_r3000_1m_ct_not_aux3,
      q   => mips_r3000_1m_ct_an12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_98_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_an12_x1_25_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_not_aux302,
      q   => mips_r3000_1m_ct_ao22_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_97_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_98_sig,
      i1  => mips_r3000_1m_ct_not_aux301,
      i2  => mips_r3000_1m_ct_not_aux77,
      q   => mips_r3000_1m_ct_ao22_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_96_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_ao22_x2_97_sig,
      i2  => mips_r3000_1m_ct_not_hold_sd,
      q   => mips_r3000_1m_ct_ao22_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_89_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(16),
      nq  => mips_r3000_1m_ct_inv_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_97_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_89_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_35_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_97_sig,
      i1  => mips_r3000_1m_ct_ao22_x2_96_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_35_sig,
      q   => mips_r3000_1m_ct_i_type_rd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_72_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux257,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      nq  => mips_r3000_1m_ct_na2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_99_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux234,
      i1  => mips_r3000_1m_ct_aux249,
      i2  => mips_r3000_1m_ct_not_opcod_sd_1,
      q   => mips_r3000_1m_ct_ao22_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o3_x2_9_ins : o3_x2
   port map (
      i0  => mips_r3000_1m_ct_aux254,
      i1  => mips_r3000_1m_ct_ao22_x2_99_sig,
      i2  => mips_r3000_1m_ct_opcod_sd_5,
      q   => mips_r3000_1m_ct_o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_122_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux266,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_no2_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_53_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux244,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      q   => mips_r3000_1m_ct_a2_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_9_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_53_sig,
      i1  => mips_r3000_1m_ct_not_aux243,
      i2  => mips_r3000_1m_ct_no2_x1_122_sig,
      i3  => mips_r3000_1m_ct_aux267,
      q   => mips_r3000_1m_ct_o4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mx2_x2_3_ins : mx2_x2
   port map (
      cmd => mips_r3000_1m_ct_not_opcod_sd_3,
      i0  => mips_r3000_1m_ct_o4_x2_9_sig,
      i1  => mips_r3000_1m_ct_o3_x2_9_sig,
      q   => mips_r3000_1m_ct_mx2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_64_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_mx2_x2_3_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => mips_r3000_1m_ct_na2_x1_72_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_90_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(17),
      nq  => mips_r3000_1m_ct_inv_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_98_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_90_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_36_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_98_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_64_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_36_sig,
      q   => mips_r3000_1m_ct_i_type_rd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_6_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux265,
      i2  => mips_r3000_1m_ct_not_opcod_sd_2,
      i3  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_65_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_a4_x2_6_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => hold_sd,
      nq  => mips_r3000_1m_ct_noa22_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_91_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(18),
      nq  => mips_r3000_1m_ct_inv_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_99_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_91_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_37_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_99_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_65_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_37_sig,
      q   => mips_r3000_1m_ct_i_type_rd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_54_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i1  => mips_r3000_1m_ct_aux265,
      q   => mips_r3000_1m_ct_a2_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_92_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux302,
      nq  => mips_r3000_1m_ct_inv_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa2ao222_x1_3_ins : noa2ao222_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_92_sig,
      i1  => mips_r3000_1m_ct_aux235,
      i2  => mips_r3000_1m_ct_a2_x2_54_sig,
      i3  => mips_r3000_1m_ct_aux3,
      i4  => mips_r3000_1m_ct_opcod_sd_1,
      nq  => mips_r3000_1m_ct_noa2ao222_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_39_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux301,
      i1  => mips_r3000_1m_ct_noa2ao222_x1_3_sig,
      i2  => mips_r3000_1m_ct_not_aux77,
      nq  => mips_r3000_1m_ct_nao22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_66_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_39_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_2,
      i2  => hold_sd,
      nq  => mips_r3000_1m_ct_noa22_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_93_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(19),
      nq  => mips_r3000_1m_ct_inv_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_100_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_93_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_38_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_100_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_66_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_38_sig,
      q   => mips_r3000_1m_ct_i_type_rd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_55_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(21),
      q   => mips_r3000_1m_ct_a2_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_101_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_i_type_sd_21,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_40_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_101_sig,
      i1  => mips_r3000_1m_ct_a2_x2_55_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_40_sig,
      q   => mips_r3000_1m_ct_i_type_rd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_56_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux144,
      i1  => mips_r3000_1m_ct_not_i_type_rd(22),
      q   => mips_r3000_1m_ct_a2_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_102_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_i_type_sd_22,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_41_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_102_sig,
      i1  => mips_r3000_1m_ct_a2_x2_56_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_41_sig,
      q   => mips_r3000_1m_ct_i_type_rd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_37_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux286,
      i1  => mips_r3000_1m_ct_not_aux273,
      q   => mips_r3000_1m_ct_on12_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_41_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux2,
      i1  => mips_r3000_1m_ct_aux286,
      q   => mips_r3000_1m_ct_o2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_68_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_41_sig,
      i1  => mips_r3000_1m_ct_on12_x1_37_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      nq  => mips_r3000_1m_ct_noa22_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_94_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux271,
      nq  => mips_r3000_1m_ct_inv_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_43_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_94_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_68_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_2,
      nq  => mips_r3000_1m_ct_nao22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_41_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hold_sd,
      i1  => mips_r3000_1m_ct_not_aux262,
      i2  => mips_r3000_1m_ct_nao22_x1_43_sig,
      nq  => mips_r3000_1m_ct_na3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_57_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_3,
      i1  => mips_r3000_1m_ct_aux285,
      q   => mips_r3000_1m_ct_a2_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_44_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux226,
      i1  => mips_r3000_1m_ct_opcod_sd_7,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_nao22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa22_x1_67_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_nao22_x1_44_sig,
      i1  => mips_r3000_1m_ct_a2_x2_57_sig,
      i2  => mips_r3000_1m_ct_na3_x1_41_sig,
      nq  => mips_r3000_1m_ct_noa22_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_95_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(23),
      nq  => mips_r3000_1m_ct_inv_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_103_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_95_sig,
      i1  => mips_r3000_1m_ct_not_aux144,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_42_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_oa22_x2_103_sig,
      i1  => mips_r3000_1m_ct_noa22_x1_67_sig,
      i2  => mips_r3000_1m_ct_not_bubble_sd,
      nq  => mips_r3000_1m_ct_nao22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_42_sig,
      q   => mips_r3000_1m_ct_i_type_rd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_96_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_sd_26,
      nq  => mips_r3000_1m_ct_inv_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_oa22_x2_104_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_96_sig,
      i1  => mips_r3000_1m_ct_not_hold_sd,
      i2  => bubble_sd,
      q   => mips_r3000_1m_ct_oa22_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_an12_x1_26_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_i_type_rd(26),
      i1  => mips_r3000_1m_ct_not_aux144,
      q   => mips_r3000_1m_ct_an12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nao22_x1_45_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_an12_x1_26_sig,
      i1  => mips_r3000_1m_ct_oa22_x2_104_sig,
      i2  => mips_r3000_1m_ct_one_sig,
      nq  => mips_r3000_1m_ct_nao22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_type_rd_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => mips_r3000_1m_ct_nao22_x1_45_sig,
      q   => mips_r3000_1m_ct_i_type_rd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_scout_ins : zero_x0
   port map (
      nq  => scout_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bdslot_sm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_bdslot_re,
      q   => bdslot_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bdslot_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_bdslot_rd,
      q   => bdslot_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_scbe_sd_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(12),
      i1  => mips_r3000_1m_ct_i_ri(13),
      q   => scbe_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_be_sd_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(12),
      nq  => be_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_0_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(0),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(0),
      q   => sr_cr_sd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_1_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(1),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(1),
      q   => sr_cr_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_2_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(2),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(2),
      q   => sr_cr_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_3_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(3),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(3),
      q   => sr_cr_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_4_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(4),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(4),
      q   => sr_cr_sd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_5_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(5),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(5),
      q   => sr_cr_sd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_6_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(6),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(6),
      q   => sr_cr_sd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_7_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(7),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(7),
      q   => sr_cr_sd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_8_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(8),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(8),
      q   => sr_cr_sd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_9_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(9),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(9),
      q   => sr_cr_sd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_10_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(10),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(10),
      q   => sr_cr_sd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_11_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(11),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(11),
      q   => sr_cr_sd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_12_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(12),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(12),
      q   => sr_cr_sd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_13_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(13),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(13),
      q   => sr_cr_sd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_14_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(14),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(14),
      q   => sr_cr_sd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_15_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(15),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(15),
      q   => sr_cr_sd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_16_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(16),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(16),
      q   => sr_cr_sd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_17_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(17),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(17),
      q   => sr_cr_sd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_18_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(18),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(18),
      q   => sr_cr_sd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_19_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(19),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(19),
      q   => sr_cr_sd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_20_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(20),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(20),
      q   => sr_cr_sd(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_21_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(21),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(21),
      q   => sr_cr_sd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_22_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(22),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(22),
      q   => sr_cr_sd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_23_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(23),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(23),
      q   => sr_cr_sd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_24_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(24),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(24),
      q   => sr_cr_sd(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_25_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(25),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(25),
      q   => sr_cr_sd(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_26_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(26),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(26),
      q   => sr_cr_sd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_27_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(27),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(27),
      q   => sr_cr_sd(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_28_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(28),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(28),
      q   => sr_cr_sd(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_29_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(29),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(29),
      q   => sr_cr_sd(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_30_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(30),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(30),
      q   => sr_cr_sd(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_sr_cr_sd_31_ins : oa2a22_x2
   port map (
      i0  => mips_r3000_1m_ct_nextsr_rx(31),
      i1  => mips_r3000_1m_ct_not_i_ri(11),
      i2  => mips_r3000_1m_ct_i_ri(11),
      i3  => mips_r3000_1m_ct_cause_rx(31),
      q   => sr_cr_sd(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wnxtpc_xx_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux0,
      i1  => mips_r3000_1m_ct_not_excrq_xm,
      nq  => wnxtpc_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_reset_xx_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_reset_rx,
      q   => reset_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_97_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_i_shamt_se,
      nq  => mips_r3000_1m_ct_inv_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shamt_se_0_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_shamt_se,
      i1  => mips_r3000_1m_ct_sham_rd(0),
      i2  => mips_r3000_1m_ct_inv_x2_97_sig,
      i3  => s_4_0_se(0),
      q   => shamt_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_98_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_i_shamt_se,
      nq  => mips_r3000_1m_ct_inv_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shamt_se_1_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_shamt_se,
      i1  => mips_r3000_1m_ct_sham_rd(1),
      i2  => mips_r3000_1m_ct_inv_x2_98_sig,
      i3  => s_4_0_se(1),
      q   => shamt_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_99_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_i_shamt_se,
      nq  => mips_r3000_1m_ct_inv_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shamt_se_2_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_shamt_se,
      i1  => mips_r3000_1m_ct_sham_rd(2),
      i2  => mips_r3000_1m_ct_inv_x2_99_sig,
      i3  => s_4_0_se(2),
      q   => shamt_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_100_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_i_shamt_se,
      nq  => mips_r3000_1m_ct_inv_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shamt_se_3_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_shamt_se,
      i1  => mips_r3000_1m_ct_sham_rd(3),
      i2  => mips_r3000_1m_ct_inv_x2_100_sig,
      i3  => s_4_0_se(3),
      q   => shamt_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_101_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_not_i_shamt_se,
      nq  => mips_r3000_1m_ct_inv_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shamt_se_4_ins : ao2o22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_shamt_se,
      i1  => mips_r3000_1m_ct_sham_rd(4),
      i2  => mips_r3000_1m_ct_inv_x2_101_sig,
      i3  => s_4_0_se(4),
      q   => shamt_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_lui_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux7,
      q   => lui_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_badda_xm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux291,
      q   => badda_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_badia_xm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux8,
      q   => badia_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bootev_xx_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_nextsr_rx(22),
      q   => bootev_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wepc_xm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_excrq_xm,
      q   => wepc_xm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wepc_xx_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux0,
      q   => wepc_xx,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_whi_sw_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux14,
      i1  => mips_r3000_1m_ct_opcod_rm(1),
      nq  => whi_sw,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wlo_sw_ins : an12_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux14,
      i1  => mips_r3000_1m_ct_opcod_rm(1),
      q   => wlo_sw,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wredopc_se_ins : no2_x1
   port map (
      i0  => keep_se,
      i1  => mips_r3000_1m_ct_not_i_type_rd(5),
      nq  => wredopc_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_0_ins : zero_x0
   port map (
      nq  => wreg_sw(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_1_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux16,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      i2  => mips_r3000_1m_ct_rd_rm(1),
      nq  => wreg_sw(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_2_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux17,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_3_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux17,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_4_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux19,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_5_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux19,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_6_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux20,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_7_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux20,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_8_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux23,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_9_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux23,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_10_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux24,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_11_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux24,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_12_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux26,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_13_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux26,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_14_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux27,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_15_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux27,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_16_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux30,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_17_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux30,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_18_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux31,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_19_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux31,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_20_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux33,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_21_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux33,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_22_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux34,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_23_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux34,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_24_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux37,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_25_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux37,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_26_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux38,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_27_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux38,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_28_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux40,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_29_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux40,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_30_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux41,
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => wreg_sw(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_wreg_sw_31_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux41,
      i1  => mips_r3000_1m_ct_not_rd_rm(0),
      nq  => wreg_sw(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_load_sm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux42,
      q   => load_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_keep_sm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux292,
      q   => keep_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shift_sm_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux42,
      q   => shift_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nothold_sm_ins : one_x0
   port map (
      q   => nothold_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hold_sm_ins : zero_x0
   port map (
      nq  => hold_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bubble_sm_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_stall_sm,
      i1  => mips_r3000_1m_ct_not_kill_sm,
      nq  => bubble_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_load_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux44,
      q   => load_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_keep_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux44,
      q   => keep_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shift_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux44,
      q   => shift_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nothold_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux45,
      q   => nothold_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hold_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux45,
      q   => hold_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_123_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_kill_sm,
      i1  => mips_r3000_1m_ct_not_kill_se,
      nq  => mips_r3000_1m_ct_no2_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bubble_se_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_exec_sm,
      i1  => mips_r3000_1m_ct_no2_x1_123_sig,
      i2  => mips_r3000_1m_ct_aux44,
      q   => bubble_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_load_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux46,
      q   => load_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_keep_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux293,
      q   => keep_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shift_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux46,
      q   => shift_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nothold_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_stall_se,
      q   => nothold_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hold_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_stall_se,
      q   => hold_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bubble_sd_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_mbk_buf_not_stall_sd,
      i1  => mips_r3000_1m_ct_aux44,
      i2  => mips_r3000_1m_ct_not_kill_se,
      nq  => bubble_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_notstall_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_mbk_buf_not_stall_sd,
      q   => notstall_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_load_si_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux49,
      q   => load_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_keep_si_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux49,
      q   => keep_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_shift_si_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux49,
      q   => shift_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nothold_si_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux50,
      q   => nothold_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hold_si_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux50,
      q   => hold_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_124_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_kill_si,
      i1  => mips_r3000_1m_ct_not_kill_se,
      nq  => mips_r3000_1m_ct_no2_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bubble_si_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_exec_sd,
      i1  => mips_r3000_1m_ct_no2_x1_124_sig,
      i2  => mips_r3000_1m_ct_aux49,
      q   => bubble_si,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_12_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_fstswap_sm,
      i1  => mips_r3000_1m_ct_i_type_re(3),
      q   => mips_r3000_1m_ct_xr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_read_sm_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_re(4),
      i1  => mips_r3000_1m_ct_xr2_x1_12_sig,
      nq  => read_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_daccess_sm_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_re(4),
      i1  => mips_r3000_1m_ct_not_i_type_re(3),
      nq  => daccess_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bytsub_sm_1_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux51,
      i1  => mips_r3000_1m_ct_not_i_type_re(2),
      nq  => bytsub_sm(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bytsub_sm_2_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux56,
      q   => bytsub_sm(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_bytsub_sm_3_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux56,
      q   => bytsub_sm(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_42_ins : na3_x1
   port map (
      i0  => d_in(15),
      i1  => mips_r3000_1m_ct_i_type_re(10),
      i2  => mips_r3000_1m_ct_not_i_type_re(2),
      nq  => mips_r3000_1m_ct_na3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_73_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_type_re(2),
      i1  => mips_r3000_1m_ct_i_type_re(10),
      nq  => mips_r3000_1m_ct_na2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nmx3_x1_3_ins : nmx3_x1
   port map (
      cmd0 => mips_r3000_1m_ct_not_res_sm(0),
      cmd1 => mips_r3000_1m_ct_not_res_sm(1),
      i0   => d_in(15),
      i1   => d_in(7),
      i2   => d_in(23),
      nq   => mips_r3000_1m_ct_nmx3_x1_3_sig,
      vdd  => vdd,
      vss  => vss
   );

mips_r3000_1m_ct_datext_sm_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_nmx3_x1_3_sig,
      i1  => mips_r3000_1m_ct_na2_x1_73_sig,
      i2  => mips_r3000_1m_ct_na3_x1_42_sig,
      nq  => datext_sm,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na3_x1_43_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(1),
      i1  => mips_r3000_1m_ct_opcod_rd(3),
      i2  => mips_r3000_1m_ct_not_opcod_rd(2),
      nq  => mips_r3000_1m_ct_na3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_74_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_rd(4),
      i1  => mips_r3000_1m_ct_not_opcod_rd(0),
      nq  => mips_r3000_1m_ct_na2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_123_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_74_sig,
      i1  => mips_r3000_1m_ct_na3_x1_43_sig,
      i2  => mips_r3000_1m_ct_not_aux61,
      nq  => mips_r3000_1m_ct_no3_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_38_ins : on12_x1
   port map (
      i0  => carith_32_se,
      i1  => mips_r3000_1m_ct_no3_x1_123_sig,
      q   => mips_r3000_1m_ct_on12_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_4_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_overflw_se,
      i1  => rarith_31_se,
      nq  => mips_r3000_1m_ct_nxr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_39_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_4_sig,
      i1  => mips_r3000_1m_ct_opcod_rd(0),
      q   => mips_r3000_1m_ct_on12_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_11_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_rd(1),
      i1  => mips_r3000_1m_ct_not_opcod_rd(2),
      i2  => mips_r3000_1m_ct_opcod_rd(3),
      i3  => mips_r3000_1m_ct_not_opcod_rd(4),
      nq  => mips_r3000_1m_ct_na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_125_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux61,
      i1  => mips_r3000_1m_ct_na4_x1_11_sig,
      nq  => mips_r3000_1m_ct_no2_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_setbit_se_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_125_sig,
      i1  => mips_r3000_1m_ct_on12_x1_39_sig,
      i2  => mips_r3000_1m_ct_on12_x1_38_sig,
      q   => setbit_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_right_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(11),
      q   => i_right_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_sub_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(11),
      q   => i_sub_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_logic_se_0_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(11),
      q   => i_logic_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_logic_se_1_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(12),
      q   => i_logic_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_0_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(13),
      q   => i_oper_se(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_1_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(14),
      q   => i_oper_se(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_2_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(15),
      q   => i_oper_se(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_3_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(16),
      q   => i_oper_se(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_4_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(17),
      q   => i_oper_se(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_5_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(18),
      q   => i_oper_se(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_oper_se_6_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(19),
      q   => i_oper_se(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ifmt_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(26),
      q   => i_ifmt_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_rsgnd_se_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_type_rd(10),
      q   => i_rsgnd_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_102_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(15),
      nq  => mips_r3000_1m_ct_inv_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_imdsgn_sd_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_aux263,
      i2  => mips_r3000_1m_ct_inv_x2_102_sig,
      nq  => imdsgn_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iopsel_sd_0_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux294,
      i1  => mips_r3000_1m_ct_not_i_ri(28),
      q   => iopsel_sd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iopsel_sd_1_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux65,
      i1  => mips_r3000_1m_ct_i_ri(1),
      nq  => iopsel_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iopsel_sd_2_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux65,
      i1  => mips_r3000_1m_ct_not_i_ri(1),
      nq  => iopsel_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_42_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_i_ri(28),
      i1  => mips_r3000_1m_ct_i_ri(26),
      q   => mips_r3000_1m_ct_o2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_iopsel_sd_3_ins : oa22_x2
   port map (
      i0  => mips_r3000_1m_ct_not_i_ri(30),
      i1  => mips_r3000_1m_ct_mbk_buf_not_aux62,
      i2  => mips_r3000_1m_ct_o2_x2_42_sig,
      q   => iopsel_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_link_sd_ins : noa22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux71,
      i1  => mips_r3000_1m_ct_not_aux77,
      i2  => mips_r3000_1m_ct_opcod_sd_2,
      nq  => i_link_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_28_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_5,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_aux78,
      q   => mips_r3000_1m_ct_a3_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_allj_sd_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_aux83,
      i1  => mips_r3000_1m_ct_a3_x2_28_sig,
      i2  => mips_r3000_1m_ct_not_opcod_sd_2,
      q   => i_allj_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_10_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_aux5,
      i1  => mips_r3000_1m_ct_s_le_z_sd,
      i2  => mips_r3000_1m_ct_not_opcod_sd_2,
      i3  => mips_r3000_1m_ct_opcod_sd_3,
      q   => mips_r3000_1m_ct_o4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_12_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_2,
      i1  => mips_r3000_1m_ct_s_le_z_sd,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      i3  => mips_r3000_1m_ct_aux86,
      nq  => mips_r3000_1m_ct_na4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_7_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_not_opcod_sd_3,
      i3  => mips_r3000_1m_ct_not_opcod_sd_5,
      q   => mips_r3000_1m_ct_a4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a3_x2_29_ins : a3_x2
   port map (
      i0  => s_31_sd,
      i1  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i2  => mips_r3000_1m_ct_aux66,
      q   => mips_r3000_1m_ct_a3_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_103_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux66,
      nq  => mips_r3000_1m_ct_inv_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_124_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_inv_x2_103_sig,
      i1  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i2  => s_31_sd,
      nq  => mips_r3000_1m_ct_no3_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_8_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_2,
      i1  => mips_r3000_1m_ct_not_opcod_sd_1,
      i2  => mips_r3000_1m_ct_not_opcod_sd_5,
      i3  => mips_r3000_1m_ct_no3_x1_124_sig,
      q   => mips_r3000_1m_ct_a4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_noa2a22_x1_ins : noa2a22_x1
   port map (
      i0  => mips_r3000_1m_ct_a4_x2_8_sig,
      i1  => mips_r3000_1m_ct_not_opcod_sd_3,
      i2  => mips_r3000_1m_ct_a3_x2_29_sig,
      i3  => mips_r3000_1m_ct_a4_x2_7_sig,
      nq  => mips_r3000_1m_ct_noa2a22_x1_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_inv_x2_104_ins : inv_x2
   port map (
      i   => mips_r3000_1m_ct_aux295,
      nq  => mips_r3000_1m_ct_inv_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o4_x2_11_ins : o4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_6,
      i1  => mips_r3000_1m_ct_not_s_eq_t_sd,
      i2  => mips_r3000_1m_ct_not_opcod_sd_7,
      i3  => mips_r3000_1m_ct_inv_x2_104_sig,
      q   => mips_r3000_1m_ct_o4_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_13_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_sd_6,
      i1  => mips_r3000_1m_ct_not_s_eq_t_sd,
      i2  => mips_r3000_1m_ct_not_opcod_sd_4,
      i3  => mips_r3000_1m_ct_opcod_sd_7,
      nq  => mips_r3000_1m_ct_na4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_101_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_na4_x1_13_sig,
      i1  => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      i2  => mips_r3000_1m_ct_o4_x2_11_sig,
      q   => mips_r3000_1m_ct_ao22_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_75_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_sd_1,
      i1  => mips_r3000_1m_ct_not_opcod_sd_5,
      nq  => mips_r3000_1m_ct_na2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_on12_x1_40_ins : on12_x1
   port map (
      i0  => mips_r3000_1m_ct_aux296,
      i1  => mips_r3000_1m_ct_na2_x1_75_sig,
      q   => mips_r3000_1m_ct_on12_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_ao22_x2_100_ins : ao22_x2
   port map (
      i0  => mips_r3000_1m_ct_on12_x1_40_sig,
      i1  => mips_r3000_1m_ct_ao22_x2_101_sig,
      i2  => mips_r3000_1m_ct_noa2a22_x1_sig,
      q   => mips_r3000_1m_ct_ao22_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_btaken_sd_ins : na3_x1
   port map (
      i0  => mips_r3000_1m_ct_ao22_x2_100_sig,
      i1  => mips_r3000_1m_ct_na4_x1_12_sig,
      i2  => mips_r3000_1m_ct_o4_x2_10_sig,
      nq  => btaken_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_jr_sd_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_i_ri(27),
      q   => i_jr_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_13_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(3),
      i1  => mips_r3000_1m_ct_rt_rd(3),
      q   => mips_r3000_1m_ct_xr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_14_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(2),
      i1  => mips_r3000_1m_ct_rt_rd(2),
      q   => mips_r3000_1m_ct_xr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_15_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(4),
      i1  => mips_r3000_1m_ct_rt_rd(4),
      q   => mips_r3000_1m_ct_xr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_125_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_15_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_14_sig,
      i2  => mips_r3000_1m_ct_xr2_x1_13_sig,
      nq  => mips_r3000_1m_ct_no3_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_5_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(1),
      i1  => mips_r3000_1m_ct_rt_rd(1),
      nq  => mips_r3000_1m_ct_nxr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_6_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(0),
      i1  => mips_r3000_1m_ct_rt_rd(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_126_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_write_sw,
      i1  => mips_r3000_1m_ct_not_i_type_rd(21),
      nq  => mips_r3000_1m_ct_no2_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_58_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_126_sig,
      i1  => mips_r3000_1m_ct_not_treadr0_se,
      q   => mips_r3000_1m_ct_a2_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_14_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_58_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_6_sig,
      i2  => mips_r3000_1m_ct_nxr2_x1_5_sig,
      i3  => mips_r3000_1m_ct_no3_x1_125_sig,
      nq  => mips_r3000_1m_ct_na4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_tdmw_se_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hz_tdm_se,
      i1  => mips_r3000_1m_ct_na4_x1_14_sig,
      nq  => hz_tdmw_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_7_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(0),
      i1  => mips_r3000_1m_ct_rt_rd(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_9_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_treadr0_se,
      i1  => mips_r3000_1m_ct_i_type_rd(21),
      i2  => mips_r3000_1m_ct_nxr2_x1_7_sig,
      i3  => mips_r3000_1m_ct_i_write_sm,
      q   => mips_r3000_1m_ct_a4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_8_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(4),
      i1  => mips_r3000_1m_ct_rt_rd(4),
      nq  => mips_r3000_1m_ct_nxr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_16_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(3),
      i1  => mips_r3000_1m_ct_rt_rd(3),
      q   => mips_r3000_1m_ct_xr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_17_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(1),
      i1  => mips_r3000_1m_ct_rt_rd(1),
      q   => mips_r3000_1m_ct_xr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_18_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(2),
      i1  => mips_r3000_1m_ct_rt_rd(2),
      q   => mips_r3000_1m_ct_xr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_126_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_18_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_17_sig,
      i2  => mips_r3000_1m_ct_xr2_x1_16_sig,
      nq  => mips_r3000_1m_ct_no3_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_tdm_se_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_no3_x1_126_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_8_sig,
      i2  => mips_r3000_1m_ct_a4_x2_9_sig,
      q   => hz_tdm_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_19_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(3),
      i1  => mips_r3000_1m_ct_rs_rd(3),
      q   => mips_r3000_1m_ct_xr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_20_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(2),
      i1  => mips_r3000_1m_ct_rs_rd(2),
      q   => mips_r3000_1m_ct_xr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_21_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(4),
      i1  => mips_r3000_1m_ct_rs_rd(4),
      q   => mips_r3000_1m_ct_xr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_127_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_21_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_20_sig,
      i2  => mips_r3000_1m_ct_xr2_x1_19_sig,
      nq  => mips_r3000_1m_ct_no3_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_9_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(1),
      i1  => mips_r3000_1m_ct_rs_rd(1),
      nq  => mips_r3000_1m_ct_nxr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_10_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_rm(0),
      i1  => mips_r3000_1m_ct_rs_rd(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no2_x1_127_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_write_sw,
      i1  => mips_r3000_1m_ct_not_i_type_rd(22),
      nq  => mips_r3000_1m_ct_no2_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a2_x2_59_ins : a2_x2
   port map (
      i0  => mips_r3000_1m_ct_no2_x1_127_sig,
      i1  => mips_r3000_1m_ct_not_sreadr0_se,
      q   => mips_r3000_1m_ct_a2_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_15_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_a2_x2_59_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_10_sig,
      i2  => mips_r3000_1m_ct_nxr2_x1_9_sig,
      i3  => mips_r3000_1m_ct_no3_x1_127_sig,
      nq  => mips_r3000_1m_ct_na4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_sdmw_se_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_hz_sdm_se,
      i1  => mips_r3000_1m_ct_na4_x1_15_sig,
      nq  => hz_sdmw_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_11_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(0),
      i1  => mips_r3000_1m_ct_rs_rd(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_a4_x2_10_ins : a4_x2
   port map (
      i0  => mips_r3000_1m_ct_not_sreadr0_se,
      i1  => mips_r3000_1m_ct_i_type_rd(22),
      i2  => mips_r3000_1m_ct_nxr2_x1_11_sig,
      i3  => mips_r3000_1m_ct_i_write_sm,
      q   => mips_r3000_1m_ct_a4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_12_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(4),
      i1  => mips_r3000_1m_ct_rs_rd(4),
      nq  => mips_r3000_1m_ct_nxr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_22_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(3),
      i1  => mips_r3000_1m_ct_rs_rd(3),
      q   => mips_r3000_1m_ct_xr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_23_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(1),
      i1  => mips_r3000_1m_ct_rs_rd(1),
      q   => mips_r3000_1m_ct_xr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_24_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_rd_re(2),
      i1  => mips_r3000_1m_ct_rs_rd(2),
      q   => mips_r3000_1m_ct_xr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_128_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_24_sig,
      i1  => mips_r3000_1m_ct_xr2_x1_23_sig,
      i2  => mips_r3000_1m_ct_xr2_x1_22_sig,
      nq  => mips_r3000_1m_ct_no3_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_sdm_se_ins : a3_x2
   port map (
      i0  => mips_r3000_1m_ct_no3_x1_128_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_12_sig,
      i2  => mips_r3000_1m_ct_a4_x2_10_sig,
      q   => hz_sdm_se,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_25_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(20),
      i1  => mips_r3000_1m_ct_rd_rm(4),
      q   => mips_r3000_1m_ct_xr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_26_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_rd_rm(3),
      q   => mips_r3000_1m_ct_xr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_11_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_26_sig,
      i1  => mips_r3000_1m_ct_treadr0_sd,
      i2  => mips_r3000_1m_ct_xr2_x1_25_sig,
      i3  => mips_r3000_1m_ct_not_i_write_sw,
      nq  => mips_r3000_1m_ct_no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_13_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(16),
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_14_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(18),
      i1  => mips_r3000_1m_ct_rd_rm(2),
      nq  => mips_r3000_1m_ct_nxr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_15_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(17),
      i1  => mips_r3000_1m_ct_rd_rm(1),
      nq  => mips_r3000_1m_ct_nxr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_16_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_15_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_14_sig,
      i2  => mips_r3000_1m_ct_nxr2_x1_13_sig,
      i3  => mips_r3000_1m_ct_no4_x1_11_sig,
      nq  => mips_r3000_1m_ct_na4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_tdmw_sd_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_sd_21,
      i1  => mips_r3000_1m_ct_na4_x1_16_sig,
      i2  => mips_r3000_1m_ct_not_hz_tdm_sd,
      nq  => hz_tdmw_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_27_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(20),
      i1  => mips_r3000_1m_ct_rd_re(4),
      q   => mips_r3000_1m_ct_xr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_28_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(19),
      i1  => mips_r3000_1m_ct_rd_re(3),
      q   => mips_r3000_1m_ct_xr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_12_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_28_sig,
      i1  => mips_r3000_1m_ct_treadr0_sd,
      i2  => mips_r3000_1m_ct_xr2_x1_27_sig,
      i3  => mips_r3000_1m_ct_not_i_write_sm,
      nq  => mips_r3000_1m_ct_no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_16_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(16),
      i1  => mips_r3000_1m_ct_rd_re(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_17_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(18),
      i1  => mips_r3000_1m_ct_rd_re(2),
      nq  => mips_r3000_1m_ct_nxr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_18_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(17),
      i1  => mips_r3000_1m_ct_rd_re(1),
      nq  => mips_r3000_1m_ct_nxr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_17_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_18_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_17_sig,
      i2  => mips_r3000_1m_ct_nxr2_x1_16_sig,
      i3  => mips_r3000_1m_ct_no4_x1_12_sig,
      nq  => mips_r3000_1m_ct_na4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_tdm_sd_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_sd_21,
      i1  => mips_r3000_1m_ct_na4_x1_17_sig,
      nq  => hz_tdm_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_29_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(23),
      i1  => mips_r3000_1m_ct_rd_rm(2),
      q   => mips_r3000_1m_ct_xr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_30_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_rd_rm(3),
      q   => mips_r3000_1m_ct_xr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_13_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_30_sig,
      i1  => mips_r3000_1m_ct_sreadr0_sd,
      i2  => mips_r3000_1m_ct_xr2_x1_29_sig,
      i3  => mips_r3000_1m_ct_not_i_write_sw,
      nq  => mips_r3000_1m_ct_no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_19_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(21),
      i1  => mips_r3000_1m_ct_rd_rm(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_20_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(25),
      i1  => mips_r3000_1m_ct_rd_rm(4),
      nq  => mips_r3000_1m_ct_nxr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_21_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(22),
      i1  => mips_r3000_1m_ct_rd_rm(1),
      nq  => mips_r3000_1m_ct_nxr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_18_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_21_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_20_sig,
      i2  => mips_r3000_1m_ct_nxr2_x1_19_sig,
      i3  => mips_r3000_1m_ct_no4_x1_13_sig,
      nq  => mips_r3000_1m_ct_na4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_sdmw_sd_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_sd_22,
      i1  => mips_r3000_1m_ct_na4_x1_18_sig,
      i2  => mips_r3000_1m_ct_not_hz_sdm_sd,
      nq  => hz_sdmw_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_31_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(23),
      i1  => mips_r3000_1m_ct_rd_re(2),
      q   => mips_r3000_1m_ct_xr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_xr2_x1_32_ins : xr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(24),
      i1  => mips_r3000_1m_ct_rd_re(3),
      q   => mips_r3000_1m_ct_xr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no4_x1_14_ins : no4_x1
   port map (
      i0  => mips_r3000_1m_ct_xr2_x1_32_sig,
      i1  => mips_r3000_1m_ct_sreadr0_sd,
      i2  => mips_r3000_1m_ct_xr2_x1_31_sig,
      i3  => mips_r3000_1m_ct_not_i_write_sm,
      nq  => mips_r3000_1m_ct_no4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_22_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(21),
      i1  => mips_r3000_1m_ct_rd_re(0),
      nq  => mips_r3000_1m_ct_nxr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_23_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(25),
      i1  => mips_r3000_1m_ct_rd_re(4),
      nq  => mips_r3000_1m_ct_nxr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_nxr2_x1_24_ins : nxr2_x1
   port map (
      i0  => mips_r3000_1m_ct_i_ri(22),
      i1  => mips_r3000_1m_ct_rd_re(1),
      nq  => mips_r3000_1m_ct_nxr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_19_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_nxr2_x1_24_sig,
      i1  => mips_r3000_1m_ct_nxr2_x1_23_sig,
      i2  => mips_r3000_1m_ct_nxr2_x1_22_sig,
      i3  => mips_r3000_1m_ct_no4_x1_14_sig,
      nq  => mips_r3000_1m_ct_na4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_hz_sdm_sd_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_i_type_sd_22,
      i1  => mips_r3000_1m_ct_na4_x1_19_sig,
      nq  => hz_sdm_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_0_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux89,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_1_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux89,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_2_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux90,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_3_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux90,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_4_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux92,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_5_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux92,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_6_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux93,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_7_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux93,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_8_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux96,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_9_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux96,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_10_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux97,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_11_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux97,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_12_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux99,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_13_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux99,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_14_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux100,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_15_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux100,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_16_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux103,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_17_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux103,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_18_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux104,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_19_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux104,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_20_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux106,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_21_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux106,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_22_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux107,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_23_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux107,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_24_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux110,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_25_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux110,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_26_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux111,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_27_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux111,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_28_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux113,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_29_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux113,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_30_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux114,
      i1  => mips_r3000_1m_ct_i_ri(16),
      nq  => rtdnbr_sd(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rtdnbr_sd_31_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux114,
      i1  => mips_r3000_1m_ct_not_i_ri(16),
      nq  => rtdnbr_sd(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_0_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux117,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_1_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux117,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_2_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux118,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_3_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux118,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_4_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux120,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(4),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_5_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux120,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(5),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_6_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux121,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(6),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_7_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux121,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(7),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_8_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux124,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(8),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_9_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux124,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(9),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_10_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux125,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(10),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_11_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux125,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(11),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_12_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux127,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(12),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_13_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux127,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(13),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_14_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux128,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(14),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_15_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux128,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(15),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_16_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux131,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(16),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_17_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux131,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(17),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_18_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux132,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(18),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_19_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux132,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(19),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_20_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux134,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(20),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_21_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux134,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(21),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_22_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux135,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(22),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_23_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux135,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(23),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_24_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux138,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(24),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_25_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux138,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(25),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_26_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux139,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(26),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_27_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux139,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(27),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_28_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux141,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(28),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_29_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux141,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_30_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux142,
      i1  => mips_r3000_1m_ct_i_ri(21),
      nq  => rsdnbr_sd(30),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_rsdnbr_sd_31_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_not_aux142,
      i1  => mips_r3000_1m_ct_not_i_ri(21),
      nq  => rsdnbr_sd(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_dout_e_0_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_write_sm,
      q   => dout_e(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_dout_e_1_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_write_sm,
      q   => dout_e(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_dout_e_2_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_write_sm,
      q   => dout_e(2),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_dout_e_3_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_write_sm,
      q   => dout_e(3),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_d_ack_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_dread_rm,
      q   => d_ack,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_d_atype_0_ins : nao22_x1
   port map (
      i0  => mips_r3000_1m_ct_i_type_re(0),
      i1  => mips_r3000_1m_ct_i_type_re(1),
      i2  => mips_r3000_1m_ct_write_sm,
      nq  => d_atype(0),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_o2_x2_43_ins : o2_x2
   port map (
      i0  => mips_r3000_1m_ct_not_aux55,
      i1  => mips_r3000_1m_ct_not_write_sm,
      q   => mips_r3000_1m_ct_o2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_d_atype_1_ins : no2_x1
   port map (
      i0  => mips_r3000_1m_ct_o2_x2_43_sig,
      i1  => mips_r3000_1m_ct_i_type_re(0),
      nq  => d_atype(1),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_d_lock_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_fstswap_sm,
      q   => d_lock,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_d_rq_ins : a3_x2
   port map (
      i0  => daccess_sm,
      i1  => mips_r3000_1m_ct_not_earlyex_xm,
      i2  => mips_r3000_1m_ct_not_reset_xx,
      q   => d_rq,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ack_ins : buf_x2
   port map (
      i   => mips_r3000_1m_ct_iread_ri,
      q   => i_ack,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_76_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_re(3),
      i1  => mips_r3000_1m_ct_not_opcod_re(4),
      nq  => mips_r3000_1m_ct_na2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na4_x1_20_ins : na4_x1
   port map (
      i0  => mips_r3000_1m_ct_not_opcod_re(6),
      i1  => mips_r3000_1m_ct_not_opcod_re(7),
      i2  => mips_r3000_1m_ct_opcod_re(0),
      i3  => mips_r3000_1m_ct_not_opcod_re(5),
      nq  => mips_r3000_1m_ct_na4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_na2_x1_77_ins : na2_x1
   port map (
      i0  => mips_r3000_1m_ct_opcod_re(1),
      i1  => mips_r3000_1m_ct_opcod_re(2),
      nq  => mips_r3000_1m_ct_na2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_no3_x1_129_ins : no3_x1
   port map (
      i0  => mips_r3000_1m_ct_na2_x1_77_sig,
      i1  => mips_r3000_1m_ct_na4_x1_20_sig,
      i2  => mips_r3000_1m_ct_na2_x1_76_sig,
      nq  => mips_r3000_1m_ct_no3_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_i_ftch_ins : no2_x1
   port map (
      i0  => daccess_sm,
      i1  => mips_r3000_1m_ct_no3_x1_129_sig,
      nq  => i_ftch,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_one_sig_ins : one_x0
   port map (
      q   => mips_r3000_1m_ct_one_sig,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_opcod_sd_0,
      q   => mips_r3000_1m_ct_mbk_buf_not_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_opcod_sd_0 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_opcod_sd_0,
      q   => mips_r3000_1m_ct_mbk_buf_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_i_ri_31 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(31),
      q   => mips_r3000_1m_ct_mbk_buf_i_ri(31),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_i_ri_29 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_i_ri(29),
      q   => mips_r3000_1m_ct_mbk_buf_i_ri(29),
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_not_stall_sd : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_stall_sd,
      q   => mips_r3000_1m_ct_mbk_buf_not_stall_sd,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_not_aux63 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux63,
      q   => mips_r3000_1m_ct_mbk_buf_not_aux63,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_not_aux62 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_aux62,
      q   => mips_r3000_1m_ct_mbk_buf_not_aux62,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_aux213 : buf_x2
   port map (
      i   => mips_r3000_1m_ct_aux213,
      q   => mips_r3000_1m_ct_mbk_buf_aux213,
      vdd => vdd,
      vss => vss
   );

mips_r3000_1m_ct_mbk_buf_not_copy_sd : buf_x2
   port map (
      i   => mips_r3000_1m_ct_not_copy_sd,
      q   => mips_r3000_1m_ct_mbk_buf_not_copy_sd,
      vdd => vdd,
      vss => vss
   );


end structural;
