[2025-09-15 16:59:28] START suite=spec trace=447.dealII-3B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/447.dealII-3B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2042568 heartbeat IPC: 4.896 cumulative IPC: 4.896 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4052421 heartbeat IPC: 4.975 cumulative IPC: 4.935 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4052421 cumulative IPC: 4.935 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4052421 cumulative IPC: 4.935 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 9905239 heartbeat IPC: 1.709 cumulative IPC: 1.709 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 14802635 heartbeat IPC: 2.042 cumulative IPC: 1.86 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 21285237 heartbeat IPC: 1.543 cumulative IPC: 1.741 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 27709166 heartbeat IPC: 1.557 cumulative IPC: 1.691 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 33628398 heartbeat IPC: 1.689 cumulative IPC: 1.691 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 40195942 heartbeat IPC: 1.523 cumulative IPC: 1.66 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 46297171 heartbeat IPC: 1.639 cumulative IPC: 1.657 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 52286388 heartbeat IPC: 1.67 cumulative IPC: 1.659 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 54515756 heartbeat IPC: 4.486 cumulative IPC: 1.783 (Simulation time: 00 hr 08 min 45 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 52881054 cumulative IPC: 1.891 (Simulation time: 00 hr 09 min 14 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 52881054 cumulative IPC: 1.891 (Simulation time: 00 hr 09 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/447.dealII-3B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.891 instructions: 100000001 cycles: 52881054
CPU 0 Branch Prediction Accuracy: 91.67% MPKI: 8.453 Average ROB Occupancy at Mispredict: 61.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00125
BRANCH_INDIRECT: 0.02478
BRANCH_CONDITIONAL: 8.422
BRANCH_DIRECT_CALL: 0.0022
BRANCH_INDIRECT_CALL: 0.00044
BRANCH_RETURN: 0.00262


====Backend Stall Breakdown====
ROB_STALL: 55611
LQ_STALL: 1470883
SQ_STALL: 199698


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 566
REPLAY_LOAD: 98
NON_REPLAY_LOAD: 3.6390026

== Total ==
ADDR_TRANS: 1132
REPLAY_LOAD: 196
NON_REPLAY_LOAD: 54283

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 14917

cpu0->cpu0_STLB TOTAL        ACCESS:     154072 HIT:     153717 MISS:        355 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     154072 HIT:     153717 MISS:        355 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 602.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     413201 HIT:     385715 MISS:      27486 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     338122 HIT:     335029 MISS:       3093 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      33763 HIT:       9830 MISS:      23933 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      40852 HIT:      40852 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        464 HIT:          4 MISS:        460 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 115.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3995250 HIT:    3989315 MISS:       5935 MSHR_MERGE:       2407
cpu0->cpu0_L1I LOAD         ACCESS:    3995250 HIT:    3989315 MISS:       5935 MSHR_MERGE:       2407
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 29.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   35027197 HIT:   34462947 MISS:     564250 MSHR_MERGE:     195429
cpu0->cpu0_L1D LOAD         ACCESS:   25335573 HIT:   24971384 MISS:     364189 MSHR_MERGE:      29595
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9690914 HIT:    9491317 MISS:     199597 MSHR_MERGE:     165834
cpu0->cpu0_L1D TRANSLATION  ACCESS:        710 HIT:        246 MISS:        464 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3423878 HIT:    3420090 MISS:       3788 MSHR_MERGE:       2321
cpu0->cpu0_ITLB LOAD         ACCESS:    3423878 HIT:    3420090 MISS:       3788 MSHR_MERGE:       2321
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 23.66 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32820356 HIT:   32406497 MISS:     413859 MSHR_MERGE:     261254
cpu0->cpu0_DTLB LOAD         ACCESS:   32820356 HIT:   32406497 MISS:     413859 MSHR_MERGE:     261254
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.225 cycles
cpu0->LLC TOTAL        ACCESS:      47111 HIT:      26397 MISS:      20714 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       3093 HIT:        979 MISS:       2114 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      23933 HIT:       5796 MISS:      18137 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      19625 HIT:      19622 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        460 HIT:          0 MISS:        460 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8772
  ROW_BUFFER_MISS:      11939
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        153
  FULL:          0
Channel 0 REFRESHES ISSUED:       4407
[2025-09-15 17:08:42] END   suite=spec trace=447.dealII-3B (rc=0)
