
12_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002cc  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000464  0800046c  0000146c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000464  08000464  0000146c  2**0
                  CONTENTS
  4 .ARM          00000000  08000464  08000464  0000146c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000464  0800046c  0000146c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000464  08000464  00001464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000468  08000468  00001468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000146c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800046c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800046c  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000146c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000bfc  00000000  00000000  0000149c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000030e  00000000  00000000  00002098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  000023a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000078  00000000  00000000  00002460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f83  00000000  00000000  000024d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000013dd  00000000  00000000  0000345b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000532ad  00000000  00000000  00004838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00057ae5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000188  00000000  00000000  00057b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00057cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800044c 	.word	0x0800044c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	0800044c 	.word	0x0800044c

080001d8 <main>:

#define PIN13 	(1U<<13)

#define LED_PIN PIN13

int main(void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0


	uart2_rxtx_init();
 80001dc:	f000 f852 	bl	8000284 <uart2_rxtx_init>

	RCC->AHB1ENR |= GPIOCEN;
 80001e0:	4b15      	ldr	r3, [pc, #84]	@ (8000238 <main+0x60>)
 80001e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e4:	4a14      	ldr	r2, [pc, #80]	@ (8000238 <main+0x60>)
 80001e6:	f043 0304 	orr.w	r3, r3, #4
 80001ea:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOC->MODER |= (1U<<26);
 80001ec:	4b13      	ldr	r3, [pc, #76]	@ (800023c <main+0x64>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a12      	ldr	r2, [pc, #72]	@ (800023c <main+0x64>)
 80001f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80001f6:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1U<<27);
 80001f8:	4b10      	ldr	r3, [pc, #64]	@ (800023c <main+0x64>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a0f      	ldr	r2, [pc, #60]	@ (800023c <main+0x64>)
 80001fe:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000202:	6013      	str	r3, [r2, #0]

	tim2_1hz_init();
 8000204:	f000 f81c 	bl	8000240 <tim2_1hz_init>

	while(1){

		/*Wait for UIF*/
		while(!(TIM2->SR & SR_UIF)){
 8000208:	bf00      	nop
 800020a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800020e:	691b      	ldr	r3, [r3, #16]
 8000210:	f003 0301 	and.w	r3, r3, #1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d0f8      	beq.n	800020a <main+0x32>

		}

		/*Clear UIF*/
		TIM2->SR &= ~SR_UIF;
 8000218:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800021c:	691b      	ldr	r3, [r3, #16]
 800021e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000222:	f023 0301 	bic.w	r3, r3, #1
 8000226:	6113      	str	r3, [r2, #16]

		GPIOC->ODR ^= LED_PIN;
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <main+0x64>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	4a03      	ldr	r2, [pc, #12]	@ (800023c <main+0x64>)
 800022e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8000232:	6153      	str	r3, [r2, #20]
		while(!(TIM2->SR & SR_UIF)){
 8000234:	e7e8      	b.n	8000208 <main+0x30>
 8000236:	bf00      	nop
 8000238:	40023800 	.word	0x40023800
 800023c:	40020800 	.word	0x40020800

08000240 <tim2_1hz_init>:
#include "stm32f4xx.h"

#define TIM2EN 			(1U<<0)
#define CR1_CEN 		(1U<<0)

void tim2_1hz_init(void){
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	/*Enable clock access to tim2*/
	RCC->APB1ENR |= TIM2EN;
 8000244:	4b0e      	ldr	r3, [pc, #56]	@ (8000280 <tim2_1hz_init+0x40>)
 8000246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000248:	4a0d      	ldr	r2, [pc, #52]	@ (8000280 <tim2_1hz_init+0x40>)
 800024a:	f043 0301 	orr.w	r3, r3, #1
 800024e:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Set prescaler value*/
	TIM2->PSC = 1600 - 1; // 16 000 000 / 1 600 = 10 000
 8000250:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000254:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000258:	629a      	str	r2, [r3, #40]	@ 0x28

	/*Set auto-reload value*/
	TIM2->ARR = 10000 - 1;
 800025a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800025e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000262:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Clear counter*/
	TIM2->CNT = 0;
 8000264:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000268:	2200      	movs	r2, #0
 800026a:	625a      	str	r2, [r3, #36]	@ 0x24

	/*Enable timer*/
	TIM2->CR1 = CR1_CEN;
 800026c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000270:	2201      	movs	r2, #1
 8000272:	601a      	str	r2, [r3, #0]

}
 8000274:	bf00      	nop
 8000276:	46bd      	mov	sp, r7
 8000278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40023800 	.word	0x40023800

08000284 <uart2_rxtx_init>:
int __io_putchar(int ch){
	uart2_write(ch);
	return ch;
}

void uart2_rxtx_init(void){
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	/******************Configure uart gpio pin*********************/
	/*Enable Clock access to gpioa*/
	RCC->AHB1ENR |= GPIOAEN;
 8000288:	4b32      	ldr	r3, [pc, #200]	@ (8000354 <uart2_rxtx_init+0xd0>)
 800028a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800028c:	4a31      	ldr	r2, [pc, #196]	@ (8000354 <uart2_rxtx_init+0xd0>)
 800028e:	f043 0301 	orr.w	r3, r3, #1
 8000292:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA2 mode to alternate function mode*/
	GPIOA->MODER &= ~(1U<<4);
 8000294:	4b30      	ldr	r3, [pc, #192]	@ (8000358 <uart2_rxtx_init+0xd4>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a2f      	ldr	r2, [pc, #188]	@ (8000358 <uart2_rxtx_init+0xd4>)
 800029a:	f023 0310 	bic.w	r3, r3, #16
 800029e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<5);
 80002a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002a6:	f043 0320 	orr.w	r3, r3, #32
 80002aa:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] |= (1U<<8);
 80002ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002ae:	6a1b      	ldr	r3, [r3, #32]
 80002b0:	4a29      	ldr	r2, [pc, #164]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80002b8:	4b27      	ldr	r3, [pc, #156]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002ba:	6a1b      	ldr	r3, [r3, #32]
 80002bc:	4a26      	ldr	r2, [pc, #152]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002c2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80002c4:	4b24      	ldr	r3, [pc, #144]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002c6:	6a1b      	ldr	r3, [r3, #32]
 80002c8:	4a23      	ldr	r2, [pc, #140]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002ce:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80002d0:	4b21      	ldr	r3, [pc, #132]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002d2:	6a1b      	ldr	r3, [r3, #32]
 80002d4:	4a20      	ldr	r2, [pc, #128]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80002da:	6213      	str	r3, [r2, #32]

	/*Set PA3 mode to alternate function mode*/
	GPIOA->MODER &= ~(1U<<6);
 80002dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a1d      	ldr	r2, [pc, #116]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80002e6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<7);
 80002e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002f2:	6013      	str	r3, [r2, #0]

	/*Set PA3 alternate function type to UART_RX (AF07)*/
	GPIOA->AFR[0] |= (1U<<12);
 80002f4:	4b18      	ldr	r3, [pc, #96]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002f6:	6a1b      	ldr	r3, [r3, #32]
 80002f8:	4a17      	ldr	r2, [pc, #92]	@ (8000358 <uart2_rxtx_init+0xd4>)
 80002fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002fe:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<13);
 8000300:	4b15      	ldr	r3, [pc, #84]	@ (8000358 <uart2_rxtx_init+0xd4>)
 8000302:	6a1b      	ldr	r3, [r3, #32]
 8000304:	4a14      	ldr	r2, [pc, #80]	@ (8000358 <uart2_rxtx_init+0xd4>)
 8000306:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800030a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<14);
 800030c:	4b12      	ldr	r3, [pc, #72]	@ (8000358 <uart2_rxtx_init+0xd4>)
 800030e:	6a1b      	ldr	r3, [r3, #32]
 8000310:	4a11      	ldr	r2, [pc, #68]	@ (8000358 <uart2_rxtx_init+0xd4>)
 8000312:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000316:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<15);
 8000318:	4b0f      	ldr	r3, [pc, #60]	@ (8000358 <uart2_rxtx_init+0xd4>)
 800031a:	6a1b      	ldr	r3, [r3, #32]
 800031c:	4a0e      	ldr	r2, [pc, #56]	@ (8000358 <uart2_rxtx_init+0xd4>)
 800031e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000322:	6213      	str	r3, [r2, #32]

	/******************Configure uart module*********************/
	/*Enable clock access to uart2 */
	RCC->APB1ENR |= UART2EN;
 8000324:	4b0b      	ldr	r3, [pc, #44]	@ (8000354 <uart2_rxtx_init+0xd0>)
 8000326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000328:	4a0a      	ldr	r2, [pc, #40]	@ (8000354 <uart2_rxtx_init+0xd0>)
 800032a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800032e:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Configure baudrate */
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8000330:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000334:	4909      	ldr	r1, [pc, #36]	@ (800035c <uart2_rxtx_init+0xd8>)
 8000336:	480a      	ldr	r0, [pc, #40]	@ (8000360 <uart2_rxtx_init+0xdc>)
 8000338:	f000 f814 	bl	8000364 <uart_set_baudrate>

	/*Configure the transfer direction */
	USART2->CR1 = (CR1_TE | CR1_RE);
 800033c:	4b08      	ldr	r3, [pc, #32]	@ (8000360 <uart2_rxtx_init+0xdc>)
 800033e:	220c      	movs	r2, #12
 8000340:	60da      	str	r2, [r3, #12]

	/*Enable the uart module */
	USART2->CR1 |= CR1_UE;
 8000342:	4b07      	ldr	r3, [pc, #28]	@ (8000360 <uart2_rxtx_init+0xdc>)
 8000344:	68db      	ldr	r3, [r3, #12]
 8000346:	4a06      	ldr	r2, [pc, #24]	@ (8000360 <uart2_rxtx_init+0xdc>)
 8000348:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800034c:	60d3      	str	r3, [r2, #12]

}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	40023800 	.word	0x40023800
 8000358:	40020000 	.word	0x40020000
 800035c:	00f42400 	.word	0x00f42400
 8000360:	40004400 	.word	0x40004400

08000364 <uart_set_baudrate>:

	/*Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
}

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate){
 8000364:	b580      	push	{r7, lr}
 8000366:	b084      	sub	sp, #16
 8000368:	af00      	add	r7, sp, #0
 800036a:	60f8      	str	r0, [r7, #12]
 800036c:	60b9      	str	r1, [r7, #8]
 800036e:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 8000370:	6879      	ldr	r1, [r7, #4]
 8000372:	68b8      	ldr	r0, [r7, #8]
 8000374:	f000 f808 	bl	8000388 <compute_uart_bd>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	609a      	str	r2, [r3, #8]
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}

08000388 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate){
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	085a      	lsrs	r2, r3, #1
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	441a      	add	r2, r3
 800039a:	683b      	ldr	r3, [r7, #0]
 800039c:	fbb2 f3f3 	udiv	r3, r2, r3
 80003a0:	b29b      	uxth	r3, r3
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	370c      	adds	r7, #12
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
	...

080003b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003b0:	480d      	ldr	r0, [pc, #52]	@ (80003e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003b4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b8:	480c      	ldr	r0, [pc, #48]	@ (80003ec <LoopForever+0x6>)
  ldr r1, =_edata
 80003ba:	490d      	ldr	r1, [pc, #52]	@ (80003f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003bc:	4a0d      	ldr	r2, [pc, #52]	@ (80003f4 <LoopForever+0xe>)
  movs r3, #0
 80003be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003c0:	e002      	b.n	80003c8 <LoopCopyDataInit>

080003c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003c6:	3304      	adds	r3, #4

080003c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003cc:	d3f9      	bcc.n	80003c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ce:	4a0a      	ldr	r2, [pc, #40]	@ (80003f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003d0:	4c0a      	ldr	r4, [pc, #40]	@ (80003fc <LoopForever+0x16>)
  movs r3, #0
 80003d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003d4:	e001      	b.n	80003da <LoopFillZerobss>

080003d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d8:	3204      	adds	r2, #4

080003da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003dc:	d3fb      	bcc.n	80003d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003de:	f000 f811 	bl	8000404 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003e2:	f7ff fef9 	bl	80001d8 <main>

080003e6 <LoopForever>:

LoopForever:
  b LoopForever
 80003e6:	e7fe      	b.n	80003e6 <LoopForever>
  ldr   r0, =_estack
 80003e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003f0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003f4:	0800046c 	.word	0x0800046c
  ldr r2, =_sbss
 80003f8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003fc:	2000001c 	.word	0x2000001c

08000400 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000400:	e7fe      	b.n	8000400 <ADC_IRQHandler>
	...

08000404 <__libc_init_array>:
 8000404:	b570      	push	{r4, r5, r6, lr}
 8000406:	4d0d      	ldr	r5, [pc, #52]	@ (800043c <__libc_init_array+0x38>)
 8000408:	4c0d      	ldr	r4, [pc, #52]	@ (8000440 <__libc_init_array+0x3c>)
 800040a:	1b64      	subs	r4, r4, r5
 800040c:	10a4      	asrs	r4, r4, #2
 800040e:	2600      	movs	r6, #0
 8000410:	42a6      	cmp	r6, r4
 8000412:	d109      	bne.n	8000428 <__libc_init_array+0x24>
 8000414:	4d0b      	ldr	r5, [pc, #44]	@ (8000444 <__libc_init_array+0x40>)
 8000416:	4c0c      	ldr	r4, [pc, #48]	@ (8000448 <__libc_init_array+0x44>)
 8000418:	f000 f818 	bl	800044c <_init>
 800041c:	1b64      	subs	r4, r4, r5
 800041e:	10a4      	asrs	r4, r4, #2
 8000420:	2600      	movs	r6, #0
 8000422:	42a6      	cmp	r6, r4
 8000424:	d105      	bne.n	8000432 <__libc_init_array+0x2e>
 8000426:	bd70      	pop	{r4, r5, r6, pc}
 8000428:	f855 3b04 	ldr.w	r3, [r5], #4
 800042c:	4798      	blx	r3
 800042e:	3601      	adds	r6, #1
 8000430:	e7ee      	b.n	8000410 <__libc_init_array+0xc>
 8000432:	f855 3b04 	ldr.w	r3, [r5], #4
 8000436:	4798      	blx	r3
 8000438:	3601      	adds	r6, #1
 800043a:	e7f2      	b.n	8000422 <__libc_init_array+0x1e>
 800043c:	08000464 	.word	0x08000464
 8000440:	08000464 	.word	0x08000464
 8000444:	08000464 	.word	0x08000464
 8000448:	08000468 	.word	0x08000468

0800044c <_init>:
 800044c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800044e:	bf00      	nop
 8000450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000452:	bc08      	pop	{r3}
 8000454:	469e      	mov	lr, r3
 8000456:	4770      	bx	lr

08000458 <_fini>:
 8000458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800045a:	bf00      	nop
 800045c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800045e:	bc08      	pop	{r3}
 8000460:	469e      	mov	lr, r3
 8000462:	4770      	bx	lr
