                                             1      0.0192
                                             4      0.0166

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0183
                             L4          0.0199

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0183
                             L4    1      0.0199

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.3e-10:  6.9e-10)  3 (  1.6%) |****
[  6.9e-10:    1e-09) 18 (  9.8%) |***********************
[    1e-09:  1.4e-09) 25 ( 13.7%) |********************************
[  1.4e-09:  1.8e-09) 12 (  6.6%) |****************
[  1.8e-09:  2.1e-09) 30 ( 16.4%) |***************************************
[  2.1e-09:  2.5e-09) 37 ( 20.2%) |************************************************
[  2.5e-09:  2.8e-09) 10 (  5.5%) |*************
[  2.8e-09:  3.2e-09) 10 (  5.5%) |*************
[  3.2e-09:  3.5e-09) 27 ( 14.8%) |***********************************
[  3.5e-09:  3.9e-09) 11 (  6.0%) |**************

Final critical path delay (least slack): 8.48371 ns, Fmax: 117.873 MHz
Final setup Worst Negative Slack (sWNS): -8.48371 ns
Final setup Total Negative Slack (sTNS): -956.157 ns

Final setup slack histogram:
[ -8.5e-09: -7.8e-09) 23 ( 12.6%) |****************************
[ -7.8e-09: -7.2e-09)  7 (  3.8%) |*********
[ -7.2e-09: -6.5e-09) 11 (  6.0%) |**************
[ -6.5e-09: -5.9e-09) 19 ( 10.4%) |***********************
[ -5.9e-09: -5.2e-09) 39 ( 21.3%) |************************************************
[ -5.2e-09: -4.6e-09) 15 (  8.2%) |******************
[ -4.6e-09: -3.9e-09) 22 ( 12.0%) |***************************
[ -3.9e-09: -3.3e-09) 23 ( 12.6%) |****************************
[ -3.3e-09: -2.6e-09)  6 (  3.3%) |*******
[ -2.6e-09:   -2e-09) 18 (  9.8%) |**********************

Final geomean non-virtual intra-domain period: 8.48371 ns (117.873 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 8.48371 ns (117.873 MHz)

Incr Slack updates 1 in 0.000172834 sec
Full Max Req/Worst Slack updates 1 in 1.4289e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000696782 sec
Flow timing analysis took 0.0989653 seconds (0.0956854 STA, 0.00327987 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 16.08 seconds (max_rss 485.6 MiB)
Incr Slack updates 1 in 0.000264776 sec
Full Max Req/Worst Slack updates 1 in 1.7018e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000860689 sec
INFO: TMN: Design mult_28x20_unsigned_regout is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: mult_28x20_unsigned_regout
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/yosys -s pw_extract.ys -l mult_28x20_unsigned_regout_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/mult_28x20_unsigned_regout_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/mult_28x20_unsigned_regout_post_synth.v' to AST representation.
Generating RTLIL representation for module `\mult_28x20_unsigned_regout_post_synth'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/mult_28x20_unsigned_regout_post_synth.v:58: ERROR: Signal `\A' with invalid width range -26!
ERROR: PWR: Design mult_28x20_unsigned_regout power analysis failed
Design mult_28x20_unsigned_regout power analysis failed
    while executing
"power"
    (file "../raptor_tcl.tcl" line 48)
