# Design-and-verification-of-D-flip-Flop-using-SV-and-UVM

This design and verification of D Flip Flop has three sequences:

1. dff_rst_sequence with high reset value and random input values
2. dff_sequence with low reset value and random input values
3. dff_rand_rst_sequence with random reset and random input values
