{"vcs1":{"timestamp_begin":1681683931.813946685, "rt":0.97, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681683932.813844935, "rt":1.12, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681683933.954671958, "rt":0.99, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681683931.523454645}
{"VCS_COMP_START_TIME": 1681683931.523454645}
{"VCS_COMP_END_TIME": 1681683935.845342053}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340804}}
{"stitch_vcselab": {"peak_mem": 222664}}
