<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p19" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_19{left:796px;bottom:68px;letter-spacing:0.09px;}
#t2_19{left:835px;bottom:68px;letter-spacing:-0.08px;}
#t3_19{left:786px;bottom:1141px;letter-spacing:-0.16px;}
#t4_19{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_19{left:70px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_19{left:162px;bottom:1088px;letter-spacing:-0.12px;}
#t7_19{left:570px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_19{left:810px;bottom:1088px;letter-spacing:-0.16px;}
#t9_19{left:70px;bottom:1071px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_19{left:162px;bottom:1071px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_19{left:354px;bottom:1071px;letter-spacing:-0.06px;}
#tc_19{left:818px;bottom:1071px;letter-spacing:-0.11px;}
#td_19{left:70px;bottom:1054px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_19{left:162px;bottom:1054px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_19{left:336px;bottom:1054px;letter-spacing:-0.06px;}
#tg_19{left:818px;bottom:1054px;letter-spacing:-0.11px;}
#th_19{left:70px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_19{left:162px;bottom:1037px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_19{left:420px;bottom:1037px;letter-spacing:-0.06px;}
#tk_19{left:818px;bottom:1037px;letter-spacing:-0.11px;}
#tl_19{left:70px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_19{left:162px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tn_19{left:288px;bottom:1020px;letter-spacing:-0.06px;}
#to_19{left:818px;bottom:1020px;letter-spacing:-0.11px;}
#tp_19{left:70px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_19{left:162px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_19{left:468px;bottom:1004px;letter-spacing:-0.06px;}
#ts_19{left:818px;bottom:1004px;letter-spacing:-0.11px;}
#tt_19{left:70px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_19{left:162px;bottom:987px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_19{left:294px;bottom:987px;letter-spacing:-0.06px;}
#tw_19{left:818px;bottom:987px;letter-spacing:-0.11px;}
#tx_19{left:70px;bottom:970px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_19{left:162px;bottom:970px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_19{left:276px;bottom:970px;letter-spacing:-0.06px;}
#t10_19{left:818px;bottom:970px;letter-spacing:-0.11px;}
#t11_19{left:70px;bottom:953px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_19{left:162px;bottom:953px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_19{left:390px;bottom:953px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t14_19{left:810px;bottom:953px;letter-spacing:-0.17px;}
#t15_19{left:70px;bottom:936px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_19{left:162px;bottom:936px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_19{left:540px;bottom:936px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t18_19{left:810px;bottom:936px;letter-spacing:-0.16px;}
#t19_19{left:70px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_19{left:162px;bottom:920px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1b_19{left:504px;bottom:920px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1c_19{left:810px;bottom:920px;letter-spacing:-0.17px;}
#t1d_19{left:70px;bottom:903px;letter-spacing:-0.11px;}
#t1e_19{left:162px;bottom:903px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_19{left:540px;bottom:903px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1g_19{left:810px;bottom:903px;letter-spacing:-0.16px;}
#t1h_19{left:70px;bottom:886px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_19{left:162px;bottom:886px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1j_19{left:504px;bottom:886px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1k_19{left:810px;bottom:886px;letter-spacing:-0.17px;}
#t1l_19{left:70px;bottom:869px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_19{left:162px;bottom:869px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_19{left:330px;bottom:869px;letter-spacing:-0.05px;}
#t1o_19{left:810px;bottom:869px;letter-spacing:-0.17px;}
#t1p_19{left:70px;bottom:852px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_19{left:162px;bottom:852px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_19{left:402px;bottom:852px;letter-spacing:-0.06px;}
#t1s_19{left:818px;bottom:852px;letter-spacing:-0.11px;}
#t1t_19{left:70px;bottom:836px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_19{left:162px;bottom:836px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_19{left:270px;bottom:836px;letter-spacing:-0.06px;}
#t1w_19{left:818px;bottom:836px;letter-spacing:-0.11px;}
#t1x_19{left:70px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_19{left:162px;bottom:819px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_19{left:450px;bottom:819px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_19{left:818px;bottom:819px;letter-spacing:-0.11px;}
#t21_19{left:70px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_19{left:162px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_19{left:294px;bottom:802px;letter-spacing:-0.06px;}
#t24_19{left:818px;bottom:802px;letter-spacing:-0.11px;}
#t25_19{left:70px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_19{left:162px;bottom:785px;letter-spacing:-0.12px;}
#t27_19{left:360px;bottom:785px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t28_19{left:810px;bottom:785px;letter-spacing:-0.14px;}
#t29_19{left:70px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_19{left:162px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_19{left:252px;bottom:768px;letter-spacing:-0.06px;}
#t2c_19{left:810px;bottom:768px;letter-spacing:-0.14px;}
#t2d_19{left:70px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_19{left:162px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_19{left:348px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2g_19{left:810px;bottom:752px;letter-spacing:-0.13px;}
#t2h_19{left:70px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_19{left:162px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_19{left:498px;bottom:735px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2k_19{left:810px;bottom:735px;letter-spacing:-0.14px;}
#t2l_19{left:70px;bottom:718px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_19{left:162px;bottom:718px;letter-spacing:-0.12px;}
#t2n_19{left:444px;bottom:718px;letter-spacing:-0.05px;}
#t2o_19{left:810px;bottom:718px;letter-spacing:-0.13px;}
#t2p_19{left:70px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_19{left:162px;bottom:701px;letter-spacing:-0.11px;}
#t2r_19{left:438px;bottom:701px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2s_19{left:810px;bottom:701px;letter-spacing:-0.13px;}
#t2t_19{left:70px;bottom:684px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_19{left:162px;bottom:684px;letter-spacing:-0.12px;}
#t2v_19{left:432px;bottom:684px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2w_19{left:802px;bottom:684px;letter-spacing:-0.18px;}
#t2x_19{left:70px;bottom:668px;letter-spacing:-0.11px;}
#t2y_19{left:162px;bottom:668px;letter-spacing:-0.12px;}
#t2z_19{left:522px;bottom:668px;letter-spacing:-0.06px;}
#t30_19{left:802px;bottom:668px;letter-spacing:-0.17px;}
#t31_19{left:70px;bottom:651px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_19{left:162px;bottom:651px;letter-spacing:-0.12px;}
#t33_19{left:516px;bottom:651px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t34_19{left:802px;bottom:651px;letter-spacing:-0.18px;}
#t35_19{left:70px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_19{left:162px;bottom:634px;letter-spacing:-0.12px;}
#t37_19{left:504px;bottom:634px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_19{left:810px;bottom:634px;letter-spacing:-0.13px;}
#t39_19{left:70px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3a_19{left:162px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3b_19{left:396px;bottom:617px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3c_19{left:810px;bottom:617px;letter-spacing:-0.14px;}
#t3d_19{left:70px;bottom:600px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_19{left:162px;bottom:600px;letter-spacing:-0.12px;}
#t3f_19{left:456px;bottom:600px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3g_19{left:810px;bottom:600px;letter-spacing:-0.14px;}
#t3h_19{left:70px;bottom:583px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3i_19{left:162px;bottom:583px;letter-spacing:-0.12px;}
#t3j_19{left:450px;bottom:583px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3k_19{left:810px;bottom:583px;letter-spacing:-0.14px;}
#t3l_19{left:70px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3m_19{left:162px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_19{left:432px;bottom:567px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3o_19{left:810px;bottom:567px;letter-spacing:-0.13px;}
#t3p_19{left:70px;bottom:550px;letter-spacing:-0.11px;}
#t3q_19{left:162px;bottom:550px;letter-spacing:-0.12px;}
#t3r_19{left:528px;bottom:550px;letter-spacing:-0.06px;}
#t3s_19{left:810px;bottom:550px;letter-spacing:-0.13px;}
#t3t_19{left:70px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3u_19{left:162px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_19{left:522px;bottom:533px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3w_19{left:810px;bottom:533px;letter-spacing:-0.13px;}
#t3x_19{left:70px;bottom:516px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_19{left:162px;bottom:516px;letter-spacing:-0.12px;}
#t3z_19{left:420px;bottom:516px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t40_19{left:810px;bottom:516px;letter-spacing:-0.13px;}
#t41_19{left:70px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t42_19{left:162px;bottom:499px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t43_19{left:456px;bottom:499px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t44_19{left:802px;bottom:499px;letter-spacing:-0.18px;}
#t45_19{left:70px;bottom:483px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t46_19{left:162px;bottom:483px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t47_19{left:384px;bottom:483px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t48_19{left:810px;bottom:483px;letter-spacing:-0.13px;}
#t49_19{left:70px;bottom:466px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4a_19{left:162px;bottom:466px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4b_19{left:390px;bottom:466px;letter-spacing:-0.05px;}
#t4c_19{left:810px;bottom:466px;letter-spacing:-0.14px;}
#t4d_19{left:70px;bottom:449px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4e_19{left:162px;bottom:449px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4f_19{left:390px;bottom:449px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4g_19{left:810px;bottom:449px;letter-spacing:-0.14px;}
#t4h_19{left:70px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4i_19{left:162px;bottom:432px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4j_19{left:288px;bottom:432px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_19{left:802px;bottom:432px;letter-spacing:-0.18px;}
#t4l_19{left:70px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4m_19{left:162px;bottom:415px;letter-spacing:-0.12px;}
#t4n_19{left:252px;bottom:415px;letter-spacing:-0.06px;}
#t4o_19{left:802px;bottom:415px;letter-spacing:-0.18px;}
#t4p_19{left:70px;bottom:399px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4q_19{left:162px;bottom:399px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4r_19{left:324px;bottom:399px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4s_19{left:810px;bottom:399px;letter-spacing:-0.13px;}
#t4t_19{left:70px;bottom:382px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4u_19{left:162px;bottom:382px;letter-spacing:-0.11px;}
#t4v_19{left:528px;bottom:382px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4w_19{left:802px;bottom:382px;letter-spacing:-0.18px;}
#t4x_19{left:70px;bottom:365px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4y_19{left:162px;bottom:365px;letter-spacing:-0.11px;}
#t4z_19{left:516px;bottom:365px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t50_19{left:802px;bottom:365px;letter-spacing:-0.18px;}
#t51_19{left:70px;bottom:348px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_19{left:162px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t53_19{left:420px;bottom:348px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t54_19{left:810px;bottom:348px;letter-spacing:-0.13px;}
#t55_19{left:70px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t56_19{left:162px;bottom:331px;letter-spacing:-0.12px;}
#t57_19{left:624px;bottom:331px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t58_19{left:810px;bottom:331px;letter-spacing:-0.12px;}
#t59_19{left:70px;bottom:315px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5a_19{left:162px;bottom:315px;letter-spacing:-0.12px;}
#t5b_19{left:540px;bottom:315px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5c_19{left:810px;bottom:315px;letter-spacing:-0.14px;}
#t5d_19{left:70px;bottom:298px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5e_19{left:162px;bottom:298px;letter-spacing:-0.12px;}
#t5f_19{left:582px;bottom:298px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5g_19{left:810px;bottom:298px;letter-spacing:-0.13px;}
#t5h_19{left:70px;bottom:281px;letter-spacing:-0.12px;}
#t5i_19{left:162px;bottom:281px;letter-spacing:-0.12px;}
#t5j_19{left:726px;bottom:281px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5k_19{left:810px;bottom:281px;letter-spacing:-0.13px;}
#t5l_19{left:70px;bottom:264px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5m_19{left:162px;bottom:264px;letter-spacing:-0.12px;}
#t5n_19{left:540px;bottom:264px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5o_19{left:810px;bottom:264px;letter-spacing:-0.13px;}
#t5p_19{left:70px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5q_19{left:162px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5r_19{left:414px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5s_19{left:810px;bottom:247px;letter-spacing:-0.13px;}
#t5t_19{left:70px;bottom:231px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5u_19{left:162px;bottom:231px;letter-spacing:-0.13px;}
#t5v_19{left:390px;bottom:231px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5w_19{left:810px;bottom:231px;letter-spacing:-0.14px;}
#t5x_19{left:70px;bottom:214px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5y_19{left:162px;bottom:214px;letter-spacing:-0.12px;}
#t5z_19{left:534px;bottom:214px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t60_19{left:810px;bottom:214px;letter-spacing:-0.14px;}
#t61_19{left:70px;bottom:197px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t62_19{left:162px;bottom:197px;letter-spacing:-0.12px;}
#t63_19{left:300px;bottom:197px;letter-spacing:-0.06px;}
#t64_19{left:810px;bottom:197px;letter-spacing:-0.14px;}
#t65_19{left:70px;bottom:180px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t66_19{left:162px;bottom:180px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t67_19{left:252px;bottom:180px;letter-spacing:-0.05px;}
#t68_19{left:810px;bottom:180px;letter-spacing:-0.14px;}
#t69_19{left:70px;bottom:163px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6a_19{left:162px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6b_19{left:306px;bottom:163px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6c_19{left:810px;bottom:163px;letter-spacing:-0.14px;}
#t6d_19{left:70px;bottom:147px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6e_19{left:162px;bottom:147px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6f_19{left:282px;bottom:147px;letter-spacing:-0.05px;}
#t6g_19{left:810px;bottom:147px;letter-spacing:-0.14px;}
#t6h_19{left:70px;bottom:130px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6i_19{left:162px;bottom:130px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6j_19{left:294px;bottom:130px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6k_19{left:810px;bottom:130px;letter-spacing:-0.14px;}
#t6l_19{left:70px;bottom:113px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6m_19{left:162px;bottom:113px;letter-spacing:-0.12px;}
#t6n_19{left:528px;bottom:113px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6o_19{left:818px;bottom:113px;letter-spacing:-0.11px;}

.s1_19{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_19{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s3_19{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_19{font-size:12px;font-family:NeoSansIntel_pgv;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts19" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg19Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg19" style="-webkit-user-select: none;"><object width="935" height="1210" data="19/19.svg" type="image/svg+xml" id="pdf19" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_19" class="t s1_19">Vol. 1 </span><span id="t2_19" class="t s2_19">xix </span>
<span id="t3_19" class="t s3_19">CONTENTS </span>
<span id="t4_19" class="t s4_19">PAGE </span>
<span id="t5_19" class="t s2_19">Figure 7-11. </span><span id="t6_19" class="t s2_19">Flags Affected by the PUSHF, POPF, PUSHFD, and POPFD Instructions </span><span id="t7_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_19" class="t s2_19">7-21 </span>
<span id="t9_19" class="t s2_19">Figure 8-1. </span><span id="ta_19" class="t s2_19">x87 FPU Execution Environment </span><span id="tb_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_19" class="t s2_19">8-2 </span>
<span id="td_19" class="t s2_19">Figure 8-2. </span><span id="te_19" class="t s2_19">x87 FPU Data Register Stack </span><span id="tf_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_19" class="t s2_19">8-2 </span>
<span id="th_19" class="t s2_19">Figure 8-3. </span><span id="ti_19" class="t s2_19">Example x87 FPU Dot Product Computation </span><span id="tj_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_19" class="t s2_19">8-3 </span>
<span id="tl_19" class="t s2_19">Figure 8-4. </span><span id="tm_19" class="t s2_19">x87 FPU Status Word</span><span id="tn_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_19" class="t s2_19">8-4 </span>
<span id="tp_19" class="t s2_19">Figure 8-5. </span><span id="tq_19" class="t s2_19">Moving the Condition Codes to the EFLAGS Register </span><span id="tr_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_19" class="t s2_19">8-6 </span>
<span id="tt_19" class="t s2_19">Figure 8-6. </span><span id="tu_19" class="t s2_19">x87 FPU Control Word </span><span id="tv_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_19" class="t s2_19">8-7 </span>
<span id="tx_19" class="t s2_19">Figure 8-7. </span><span id="ty_19" class="t s2_19">x87 FPU Tag Word </span><span id="tz_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_19" class="t s2_19">8-8 </span>
<span id="t11_19" class="t s2_19">Figure 8-8. </span><span id="t12_19" class="t s2_19">Contents of x87 FPU Opcode Registers</span><span id="t13_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_19" class="t s2_19">8-11 </span>
<span id="t15_19" class="t s2_19">Figure 8-9. </span><span id="t16_19" class="t s2_19">Protected Mode x87 FPU State Image in Memory, 32-Bit Format </span><span id="t17_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_19" class="t s2_19">8-11 </span>
<span id="t19_19" class="t s2_19">Figure 8-10. </span><span id="t1a_19" class="t s2_19">Real Mode x87 FPU State Image in Memory, 32-Bit Format </span><span id="t1b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_19" class="t s2_19">8-12 </span>
<span id="t1d_19" class="t s2_19">Figure 8-11. </span><span id="t1e_19" class="t s2_19">Protected Mode x87 FPU State Image in Memory, 16-Bit Format </span><span id="t1f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1g_19" class="t s2_19">8-12 </span>
<span id="t1h_19" class="t s2_19">Figure 8-12. </span><span id="t1i_19" class="t s2_19">Real Mode x87 FPU State Image in Memory, 16-Bit Format </span><span id="t1j_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_19" class="t s2_19">8-12 </span>
<span id="t1l_19" class="t s2_19">Figure 8-13. </span><span id="t1m_19" class="t s2_19">x87 FPU Data Type Formats </span><span id="t1n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_19" class="t s2_19">8-13 </span>
<span id="t1p_19" class="t s2_19">Figure 9-1. </span><span id="t1q_19" class="t s2_19">MMX Technology Execution Environment </span><span id="t1r_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_19" class="t s2_19">9-2 </span>
<span id="t1t_19" class="t s2_19">Figure 9-2. </span><span id="t1u_19" class="t s2_19">MMX Register Set </span><span id="t1v_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_19" class="t s2_19">9-3 </span>
<span id="t1x_19" class="t s2_19">Figure 9-3. </span><span id="t1y_19" class="t s2_19">Data Types Introduced with the MMX Technology </span><span id="t1z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_19" class="t s2_19">9-3 </span>
<span id="t21_19" class="t s2_19">Figure 9-4. </span><span id="t22_19" class="t s2_19">SIMD Execution Model </span><span id="t23_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_19" class="t s2_19">9-4 </span>
<span id="t25_19" class="t s2_19">Figure 10-1. </span><span id="t26_19" class="t s2_19">Intel® SSE Execution Environment </span><span id="t27_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_19" class="t s2_19">10-2 </span>
<span id="t29_19" class="t s2_19">Figure 10-2. </span><span id="t2a_19" class="t s2_19">XMM Registers </span><span id="t2b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_19" class="t s2_19">10-3 </span>
<span id="t2d_19" class="t s2_19">Figure 10-3. </span><span id="t2e_19" class="t s2_19">MXCSR Control/Status Register </span><span id="t2f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2g_19" class="t s2_19">10-4 </span>
<span id="t2h_19" class="t s2_19">Figure 10-4. </span><span id="t2i_19" class="t s2_19">128-Bit Packed Single Precision Floating-Point Data Type </span><span id="t2j_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_19" class="t s2_19">10-6 </span>
<span id="t2l_19" class="t s2_19">Figure 10-5. </span><span id="t2m_19" class="t s2_19">Packed Single Precision Floating-Point Operation</span><span id="t2n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_19" class="t s2_19">10-7 </span>
<span id="t2p_19" class="t s2_19">Figure 10-6. </span><span id="t2q_19" class="t s2_19">Scalar Single Precision Floating-Point Operation </span><span id="t2r_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_19" class="t s2_19">10-7 </span>
<span id="t2t_19" class="t s2_19">Figure 10-7. </span><span id="t2u_19" class="t s2_19">SHUFPS Instruction, Packed Shuffle Operation </span><span id="t2v_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_19" class="t s2_19">10-10 </span>
<span id="t2x_19" class="t s2_19">Figure 10-8. </span><span id="t2y_19" class="t s2_19">UNPCKHPS Instruction, High Unpack and Interleave Operation </span><span id="t2z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_19" class="t s2_19">10-10 </span>
<span id="t31_19" class="t s2_19">Figure 10-9. </span><span id="t32_19" class="t s2_19">UNPCKLPS Instruction, Low Unpack and Interleave Operation </span><span id="t33_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_19" class="t s2_19">10-10 </span>
<span id="t35_19" class="t s2_19">Figure 11-1. </span><span id="t36_19" class="t s2_19">Intel® Steaming SIMD Extensions 2 Execution Environment </span><span id="t37_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_19" class="t s2_19">11-2 </span>
<span id="t39_19" class="t s2_19">Figure 11-2. </span><span id="t3a_19" class="t s2_19">Data Types Introduced with Intel® SSE2 </span><span id="t3b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_19" class="t s2_19">11-4 </span>
<span id="t3d_19" class="t s2_19">Figure 11-3. </span><span id="t3e_19" class="t s2_19">Packed Double Precision Floating-Point Operations </span><span id="t3f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_19" class="t s2_19">11-5 </span>
<span id="t3h_19" class="t s2_19">Figure 11-4. </span><span id="t3i_19" class="t s2_19">Scalar Double Precision Floating-Point Operations </span><span id="t3j_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_19" class="t s2_19">11-5 </span>
<span id="t3l_19" class="t s2_19">Figure 11-5. </span><span id="t3m_19" class="t s2_19">SHUFPD Instruction, Packed Shuffle Operation </span><span id="t3n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3o_19" class="t s2_19">11-8 </span>
<span id="t3p_19" class="t s2_19">Figure 11-6. </span><span id="t3q_19" class="t s2_19">UNPCKHPD Instruction, High Unpack, and Interleave Operation </span><span id="t3r_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_19" class="t s2_19">11-8 </span>
<span id="t3t_19" class="t s2_19">Figure 11-7. </span><span id="t3u_19" class="t s2_19">UNPCKLPD Instruction, Low Unpack, and Interleave Operation </span><span id="t3v_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_19" class="t s2_19">11-8 </span>
<span id="t3x_19" class="t s2_19">Figure 11-8. </span><span id="t3y_19" class="t s2_19">Intel® SSE and SSE2 Conversion Instructions </span><span id="t3z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_19" class="t s2_19">11-9 </span>
<span id="t41_19" class="t s2_19">Figure 11-9. </span><span id="t42_19" class="t s2_19">Example Masked Response for Packed Operations </span><span id="t43_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_19" class="t s2_19">11-17 </span>
<span id="t45_19" class="t s2_19">Figure 12-1. </span><span id="t46_19" class="t s2_19">Asymmetric Processing in ADDSUBPD </span><span id="t47_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_19" class="t s2_19">12-2 </span>
<span id="t49_19" class="t s2_19">Figure 12-2. </span><span id="t4a_19" class="t s2_19">Horizontal Data Movement in HADDPD </span><span id="t4b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_19" class="t s2_19">12-2 </span>
<span id="t4d_19" class="t s2_19">Figure 12-3. </span><span id="t4e_19" class="t s2_19">Horizontal Data Movement in PHADDD </span><span id="t4f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_19" class="t s2_19">12-7 </span>
<span id="t4h_19" class="t s2_19">Figure 12-4. </span><span id="t4i_19" class="t s2_19">MPSADBW Operation </span><span id="t4j_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_19" class="t s2_19">12-16 </span>
<span id="t4l_19" class="t s2_19">Figure 12-5. </span><span id="t4m_19" class="t s2_19">AES State Flow</span><span id="t4n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_19" class="t s2_19">12-19 </span>
<span id="t4p_19" class="t s2_19">Figure 14-1. </span><span id="t4q_19" class="t s2_19">256-Bit Wide SIMD Register </span><span id="t4r_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4s_19" class="t s2_19">14-2 </span>
<span id="t4t_19" class="t s2_19">Figure 14-2. </span><span id="t4u_19" class="t s2_19">General Procedural Flow of Application Detection of Intel® AVX </span><span id="t4v_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4w_19" class="t s2_19">14-15 </span>
<span id="t4x_19" class="t s2_19">Figure 14-3. </span><span id="t4y_19" class="t s2_19">General Procedural Flow of Application Detection of Float-16</span><span id="t4z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_19" class="t s2_19">14-20 </span>
<span id="t51_19" class="t s2_19">Figure 15-1. </span><span id="t52_19" class="t s2_19">512-Bit Wide Vectors and SIMD Register Set</span><span id="t53_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t54_19" class="t s2_19">15-2 </span>
<span id="t55_19" class="t s2_19">Figure 15-2. </span><span id="t56_19" class="t s2_19">Procedural Flow for Application Detection of AVX-512 Foundation Instructions </span><span id="t57_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t58_19" class="t s2_19">15-4 </span>
<span id="t59_19" class="t s2_19">Figure 15-3. </span><span id="t5a_19" class="t s2_19">Procedural Flow for Application Detection of 512-bit Instructions </span><span id="t5b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5c_19" class="t s2_19">15-5 </span>
<span id="t5d_19" class="t s2_19">Figure 15-4. </span><span id="t5e_19" class="t s2_19">Procedural Flow for Application Detection of 512-bit Instruction Groups </span><span id="t5f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5g_19" class="t s2_19">15-6 </span>
<span id="t5h_19" class="t s2_19">Figure 15-5. </span><span id="t5i_19" class="t s2_19">Procedural Flow for Detection of Intel® AVX-512 Instructions Operating at Vector Lengths &lt; 512 </span><span id="t5j_19" class="t s2_19">. . . . . . . . . . . . . . </span><span id="t5k_19" class="t s2_19">15-7 </span>
<span id="t5l_19" class="t s2_19">Figure 17-1. </span><span id="t5m_19" class="t s2_19">Supervisor Shadow Stack with a Supervisor Shadow Stack Token </span><span id="t5n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5o_19" class="t s2_19">17-4 </span>
<span id="t5p_19" class="t s2_19">Figure 17-2. </span><span id="t5q_19" class="t s2_19">RSTORSSP to Switch to New Shadow Stack</span><span id="t5r_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5s_19" class="t s2_19">17-6 </span>
<span id="t5t_19" class="t s2_19">Figure 17-3. </span><span id="t5u_19" class="t s2_19">SAVEPREVSSP to Save a Restore Point </span><span id="t5v_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5w_19" class="t s2_19">17-6 </span>
<span id="t5x_19" class="t s2_19">Figure 17-4. </span><span id="t5y_19" class="t s2_19">Priority of Control Protection Exception on Missing ENDBRANCH</span><span id="t5z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t60_19" class="t s2_19">17-8 </span>
<span id="t61_19" class="t s2_19">Figure 18-1. </span><span id="t62_19" class="t s2_19">Intel® AMX Architecture</span><span id="t63_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t64_19" class="t s2_19">18-1 </span>
<span id="t65_19" class="t s2_19">Figure 18-2. </span><span id="t66_19" class="t s2_19">The TMUL Unit </span><span id="t67_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t68_19" class="t s2_19">18-3 </span>
<span id="t69_19" class="t s2_19">Figure 18-3. </span><span id="t6a_19" class="t s2_19">Matrix Multiply C+= A*B </span><span id="t6b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6c_19" class="t s2_19">18-4 </span>
<span id="t6d_19" class="t s2_19">Figure 19-1. </span><span id="t6e_19" class="t s2_19">Memory-Mapped I/O </span><span id="t6f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6g_19" class="t s2_19">19-2 </span>
<span id="t6h_19" class="t s2_19">Figure 19-2. </span><span id="t6i_19" class="t s2_19">I/O Permission Bit Map </span><span id="t6j_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6k_19" class="t s2_19">19-4 </span>
<span id="t6l_19" class="t s2_19">Figure D-1. </span><span id="t6m_19" class="t s2_19">Control Flow for Handling Unmasked Floating-Point Exceptions </span><span id="t6n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6o_19" class="t s2_19">D-4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
