# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do twoD_DWT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Averaging_Module.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:59 on Nov 12,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Averaging_Module.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Averaging_Module
# -- Compiling architecture Behavioral of Averaging_Module
# End time: 12:39:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Subtraction_Module.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:00 on Nov 12,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Subtraction_Module.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Subtraction_Module
# -- Compiling architecture Behavioral of Subtraction_Module
# End time: 12:40:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Wavelet_1D.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:00 on Nov 12,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Wavelet_1D.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Wavelet_1D
# -- Compiling architecture Behavioral of Wavelet_1D
# End time: 12:40:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Wavelet_2D.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:00 on Nov 12,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Wavelet_2D.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Wavelet_2D
# -- Compiling architecture Behavioral of Wavelet_2D
# End time: 12:40:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/DWT_Module.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:00 on Nov 12,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/DWT_Module.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DWT_Module
# -- Compiling architecture Behavioral of DWT_Module
# End time: 12:40:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:00 on Nov 12,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Testbench
# -- Compiling architecture arch of Testbench
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(32): near "file": syntax error
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(50): (vcom-1136) Unknown identifier "hex_file".
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(50): (vcom-1136) Unknown identifier "hex_line".
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(51): (vcom-1136) Unknown identifier "hex_line".
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(51): (vcom-1136) Unknown identifier "hex_data".
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(54): (vcom-1136) Unknown identifier "row_data".
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(58): near "div": (vcom-1576) expecting ')'.
# ** Warning: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(62): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(63): (vcom-1136) Unknown identifier "hex_file".
# ** Error: C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl(74): VHDL Compiler exiting
# End time: 12:40:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./twoD_DWT_run_msim_rtl_vhdl.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/ASUS/Desktop/final_compressor/final_compressor/twoD_DWT/Testbench.vhdl}"
