#!/bin/bash -l
#Saving Globals #1
caput GLBL:DIG:d_window 0.06
caput GLBL:DIG:k_window 0.2
caput GLBL:DIG:m_window 3.5
caput GLBL:DIG:k0_window 0.8
caput GLBL:DIG:d3_window 0.2
caput GLBL:DIG:led_threshold 50
caput GLBL:DIG:CFD_fraction 30
caput GLBL:DIG:raw_data_length 1
caput GLBL:DIG:raw_data_window 0.32
caput GLBL:DIG:trigger_polarity RiseEdge
caput GLBL:DIG:pileup_mode Reject
caput GLBL:DIG:trigger_mux_select ExtTTCL
caput GLBL:DIG:channel_enable Run
caput GLBL:DIG:win_comp_min -7.5
caput GLBL:DIG:win_comp_max -5
caput GLBL:DIG:peak_sensitivity 3
caput GLBL:DIG:cfd_mode CFD_Mode
caput GLBL:DIG:preamp_reset_delay 5
caput GLBL:DIG:preamp_reset_delay_en Enabled
caput GLBL:DIG:delay 26
caput GLBL:DIG:baseline_start 1000
caput GLBL:DIG:tracking_speed 3
caput GLBL:DIG:holdoff_time 140
caput DigFIFOSpeed Fast
caput GLBL:DIG:veto_enable Enabled
caput DAQB1_1_CS_Ena Enable
caput DAQB1_2_CS_Ena Disable
caput DAQB1_3_CS_Ena Enable
caput DAQB1_4_CS_Ena Disable
caput DAQB2_1_CS_Ena Enable
caput DAQB2_2_CS_Ena Disable
caput DAQB2_3_CS_Ena Enable
caput DAQB2_4_CS_Ena Disable
caput DAQB3_1_CS_Ena Enable
caput DAQB3_2_CS_Ena Disable
caput DAQB3_3_CS_Ena Enable
caput DAQB3_4_CS_Ena Disable
caput DAQB4_1_CS_Ena Enable
caput DAQB4_2_CS_Ena Disable
caput DAQB4_3_CS_Ena Enable
caput DAQB4_4_CS_Ena Disable
caput DAQB5_1_CS_Ena Enable
caput DAQB5_2_CS_Ena Disable
caput DAQB5_3_CS_Ena Enable
caput DAQB5_4_CS_Ena Disable
caput DAQB6_1_CS_Ena Enable
caput DAQB6_2_CS_Ena Disable
caput DAQB6_3_CS_Ena Enable
caput DAQB6_4_CS_Ena Disable
caput DAQB7_1_CS_Ena Enable
caput DAQB7_2_CS_Ena Disable
caput DAQB7_3_CS_Ena Enable
caput DAQB7_4_CS_Ena Disable
caput DAQB8_1_CS_Ena Enable
caput DAQB8_2_CS_Ena Disable
caput DAQB8_3_CS_Ena Enable
caput DAQB8_4_CS_Ena Disable
caput DAQB9_1_CS_Ena Enable
caput DAQB9_2_CS_Ena Disable
caput DAQB9_3_CS_Ena Enable
caput DAQB9_4_CS_Ena Disable
caput DAQB10_1_CS_Ena Enable
caput DAQB10_2_CS_Ena Disable
caput DAQB10_3_CS_Ena Enable
caput DAQB10_4_CS_Ena Disable
caput DAQB11_1_CS_Ena Enable
caput DAQB11_2_CS_Ena Disable
caput DAQB11_3_CS_Ena Enable
caput DAQB11_4_CS_Ena Disable
#Saving Non-Globals
caput VME01:MDIG1:trigger_mux_select IntAcptAll
caput VME02:SDIG2:peak_sensitivity 7
caput VME01:MDIG1:led_threshold0 1000
caput VME01:MDIG1:led_threshold1 1100
caput VME01:MDIG1:led_threshold2 200
caput VME01:MDIG1:led_threshold3 200
caput VME01:MDIG1:led_threshold4 400
caput VME01:MDIG1:led_threshold5 1000
caput VME01:MDIG1:trigger_polarity0 Both
caput VME01:MDIG1:trigger_polarity1 Both
caput VME01:MDIG1:pileup_mode0 Accept
caput VME01:MDIG1:pileup_mode1 Accept
caput VME01:MDIG1:pileup_mode2 Accept
caput VME01:MDIG1:pileup_mode3 Accept
caput VME01:MDIG1:pileup_mode4 Accept
caput VME01:MDIG1:channel_enable0 Reset
caput VME01:MDIG1:channel_enable2 Reset
caput VME01:MDIG1:channel_enable3 Reset
caput VME01:MDIG1:channel_enable4 Reset
caput VME01:MDIG1:channel_enable5 Reset
caput VME01:MDIG1:channel_enable6 Reset
caput VME01:MDIG1:channel_enable7 Reset
caput VME01:MDIG1:channel_enable8 Reset
caput VME01:MDIG1:channel_enable9 Reset
caput VME01:MDIG2:led_threshold0 23
caput VME01:MDIG2:led_threshold1 23
caput VME01:MDIG2:led_threshold2 23
caput VME01:MDIG2:led_threshold3 23
caput VME01:MDIG2:led_threshold4 23
caput VME01:MDIG2:pileup_mode0 Accept
caput VME01:MDIG2:pileup_mode1 Accept
caput VME01:MDIG2:pileup_mode2 Accept
caput VME01:MDIG2:pileup_mode3 Accept
caput VME01:MDIG2:pileup_mode4 Accept
caput VME01:MDIG2:channel_enable1 Reset
caput VME01:MDIG2:channel_enable4 Reset
caput VME01:MDIG2:channel_enable6 Reset
caput VME01:MDIG2:channel_enable9 Reset
caput VME02:MDIG1:led_threshold0 23
caput VME02:MDIG1:led_threshold1 23
caput VME02:MDIG1:led_threshold2 23
caput VME02:MDIG1:led_threshold3 23
caput VME02:MDIG1:led_threshold4 23
caput VME02:MDIG1:pileup_mode0 Accept
caput VME02:MDIG1:pileup_mode1 Accept
caput VME02:MDIG1:pileup_mode2 Accept
caput VME02:MDIG1:pileup_mode3 Accept
caput VME02:MDIG1:pileup_mode4 Accept
caput VME02:MDIG2:led_threshold0 23
caput VME02:MDIG2:led_threshold1 23
caput VME02:MDIG2:led_threshold2 23
caput VME02:MDIG2:led_threshold3 23
caput VME02:MDIG2:led_threshold4 23
caput VME02:MDIG2:pileup_mode0 Accept
caput VME02:MDIG2:pileup_mode1 Accept
caput VME02:MDIG2:pileup_mode2 Accept
caput VME02:MDIG2:pileup_mode3 Accept
caput VME02:MDIG2:pileup_mode4 Accept
caput VME03:MDIG1:led_threshold0 23
caput VME03:MDIG1:led_threshold1 23
caput VME03:MDIG1:led_threshold2 23
caput VME03:MDIG1:led_threshold3 23
caput VME03:MDIG1:led_threshold4 23
caput VME03:MDIG1:pileup_mode0 Accept
caput VME03:MDIG1:pileup_mode1 Accept
caput VME03:MDIG1:pileup_mode2 Accept
caput VME03:MDIG1:pileup_mode3 Accept
caput VME03:MDIG1:pileup_mode4 Accept
caput VME03:MDIG2:led_threshold0 23
caput VME03:MDIG2:led_threshold1 23
caput VME03:MDIG2:led_threshold2 23
caput VME03:MDIG2:led_threshold3 23
caput VME03:MDIG2:led_threshold4 23
caput VME03:MDIG2:pileup_mode0 Accept
caput VME03:MDIG2:pileup_mode1 Accept
caput VME03:MDIG2:pileup_mode2 Accept
caput VME03:MDIG2:pileup_mode3 Accept
caput VME03:MDIG2:pileup_mode4 Accept
caput VME03:MDIG2:channel_enable3 Reset
caput VME03:MDIG2:channel_enable8 Reset
caput VME04:MDIG1:led_threshold0 23
caput VME04:MDIG1:led_threshold1 23
caput VME04:MDIG1:led_threshold2 23
caput VME04:MDIG1:led_threshold3 23
caput VME04:MDIG1:led_threshold4 23
caput VME04:MDIG1:led_threshold8 120
caput VME04:SDIG1:led_threshold2 65
caput VME04:SDIG1:led_threshold3 65
caput VME04:MDIG1:pileup_mode0 Accept
caput VME04:MDIG1:pileup_mode1 Accept
caput VME04:MDIG1:pileup_mode2 Accept
caput VME04:MDIG1:pileup_mode3 Accept
caput VME04:MDIG1:pileup_mode4 Accept
caput VME04:MDIG2:led_threshold0 23
caput VME04:MDIG2:led_threshold1 23
caput VME04:MDIG2:led_threshold2 23
caput VME04:MDIG2:led_threshold3 23
caput VME04:MDIG2:led_threshold4 23
caput VME04:MDIG2:led_threshold6 100
caput VME04:MDIG2:pileup_mode0 Accept
caput VME04:MDIG2:pileup_mode1 Accept
caput VME04:MDIG2:pileup_mode2 Accept
caput VME04:MDIG2:pileup_mode3 Accept
caput VME04:MDIG2:pileup_mode4 Accept
caput VME04:MDIG2:channel_enable3 Reset
caput VME04:MDIG2:channel_enable8 Reset
caput VME05:MDIG1:led_threshold0 23
caput VME05:MDIG1:led_threshold1 23
caput VME05:MDIG1:led_threshold2 23
caput VME05:MDIG1:led_threshold3 23
caput VME05:MDIG1:led_threshold4 23
caput VME05:MDIG1:pileup_mode0 Accept
caput VME05:MDIG1:pileup_mode1 Accept
caput VME05:MDIG1:pileup_mode2 Accept
caput VME05:MDIG1:pileup_mode3 Accept
caput VME05:MDIG1:pileup_mode4 Accept
caput VME05:MDIG1:channel_enable1 Reset
caput VME05:MDIG1:channel_enable6 Reset
caput VME05:MDIG2:led_threshold0 23
caput VME05:MDIG2:led_threshold1 23
caput VME05:MDIG2:led_threshold2 23
caput VME05:MDIG2:led_threshold3 23
caput VME05:MDIG2:led_threshold4 23
caput VME05:MDIG2:pileup_mode0 Accept
caput VME05:MDIG2:pileup_mode1 Accept
caput VME05:MDIG2:pileup_mode2 Accept
caput VME05:MDIG2:pileup_mode3 Accept
caput VME05:MDIG2:pileup_mode4 Accept
caput VME06:MDIG2:led_threshold0 23
caput VME06:MDIG2:led_threshold1 23
caput VME06:MDIG2:led_threshold2 23
caput VME06:MDIG2:led_threshold3 23
caput VME06:MDIG2:led_threshold4 23
caput VME06:MDIG2:pileup_mode0 Accept
caput VME06:MDIG2:pileup_mode1 Accept
caput VME06:MDIG2:pileup_mode2 Accept
caput VME06:MDIG2:pileup_mode3 Accept
caput VME06:MDIG2:pileup_mode4 Accept
caput VME06:MDIG2:channel_enable0 Reset
caput VME06:MDIG2:channel_enable1 Reset
caput VME06:MDIG2:channel_enable2 Reset
caput VME06:MDIG2:channel_enable5 Reset
caput VME06:MDIG2:channel_enable6 Reset
caput VME06:MDIG2:channel_enable7 Reset
caput VME07:MDIG1:led_threshold0 23
caput VME07:MDIG1:led_threshold1 23
caput VME07:MDIG1:led_threshold2 23
caput VME07:MDIG1:led_threshold3 23
caput VME07:MDIG1:led_threshold4 23
caput VME07:MDIG1:pileup_mode0 Accept
caput VME07:MDIG1:pileup_mode1 Accept
caput VME07:MDIG1:pileup_mode2 Accept
caput VME07:MDIG1:pileup_mode3 Accept
caput VME07:MDIG1:pileup_mode4 Accept
caput VME07:MDIG1:channel_enable6 Reset
caput VME07:MDIG2:led_threshold0 23
caput VME07:MDIG2:led_threshold1 23
caput VME07:MDIG2:led_threshold2 23
caput VME07:MDIG2:led_threshold3 23
caput VME07:MDIG2:led_threshold4 23
caput VME07:MDIG2:pileup_mode0 Accept
caput VME07:MDIG2:pileup_mode1 Accept
caput VME07:MDIG2:pileup_mode2 Accept
caput VME07:MDIG2:pileup_mode3 Accept
caput VME07:MDIG2:pileup_mode4 Accept
caput VME08:MDIG1:led_threshold0 23
caput VME08:MDIG1:led_threshold1 23
caput VME08:MDIG1:led_threshold2 23
caput VME08:MDIG1:led_threshold3 23
caput VME08:MDIG1:led_threshold4 23
caput VME08:MDIG1:pileup_mode0 Accept
caput VME08:MDIG1:pileup_mode1 Accept
caput VME08:MDIG1:pileup_mode2 Accept
caput VME08:MDIG1:pileup_mode3 Accept
caput VME08:MDIG1:pileup_mode4 Accept
caput VME08:MDIG2:led_threshold0 23
caput VME08:MDIG2:led_threshold1 23
caput VME08:MDIG2:led_threshold2 23
caput VME08:MDIG2:led_threshold3 23
caput VME08:MDIG2:led_threshold4 23
caput VME08:MDIG2:pileup_mode0 Accept
caput VME08:MDIG2:pileup_mode1 Accept
caput VME08:MDIG2:pileup_mode2 Accept
caput VME08:MDIG2:pileup_mode3 Accept
caput VME08:MDIG2:pileup_mode4 Accept
caput VME09:MDIG1:led_threshold0 23
caput VME09:MDIG1:led_threshold1 23
caput VME09:MDIG1:led_threshold2 23
caput VME09:MDIG1:led_threshold3 25
caput VME09:MDIG1:led_threshold4 23
caput VME09:MDIG1:pileup_mode0 Accept
caput VME09:MDIG1:pileup_mode1 Accept
caput VME09:MDIG1:pileup_mode2 Accept
caput VME09:MDIG1:pileup_mode3 Accept
caput VME09:MDIG1:pileup_mode4 Accept
caput VME09:MDIG1:channel_enable1 Reset
caput VME09:MDIG1:channel_enable6 Reset
caput VME09:MDIG2:led_threshold0 23
caput VME09:MDIG2:led_threshold1 23
caput VME09:MDIG2:led_threshold2 23
caput VME09:MDIG2:led_threshold3 23
caput VME09:MDIG2:led_threshold4 23
caput VME09:SDIG2:led_threshold0 54
caput VME09:MDIG2:pileup_mode0 Accept
caput VME09:MDIG2:pileup_mode1 Accept
caput VME09:MDIG2:pileup_mode2 Accept
caput VME09:MDIG2:pileup_mode3 Accept
caput VME09:MDIG2:pileup_mode4 Accept
caput VME10:MDIG1:led_threshold0 23
caput VME10:MDIG1:led_threshold1 23
caput VME10:MDIG1:led_threshold2 23
caput VME10:MDIG1:led_threshold3 23
caput VME10:MDIG1:led_threshold4 23
caput VME10:MDIG1:pileup_mode0 Accept
caput VME10:MDIG1:pileup_mode1 Accept
caput VME10:MDIG1:pileup_mode2 Accept
caput VME10:MDIG1:pileup_mode3 Accept
caput VME10:MDIG1:pileup_mode4 Accept
caput VME10:MDIG2:led_threshold0 23
caput VME10:MDIG2:led_threshold1 23
caput VME10:MDIG2:led_threshold2 23
caput VME10:MDIG2:led_threshold3 23
caput VME10:MDIG2:led_threshold4 23
caput VME10:MDIG2:pileup_mode0 Accept
caput VME10:MDIG2:pileup_mode1 Accept
caput VME10:MDIG2:pileup_mode2 Accept
caput VME10:MDIG2:pileup_mode3 Accept
caput VME10:MDIG2:pileup_mode4 Accept
caput VME11:MDIG1:led_threshold0 23
caput VME11:MDIG1:led_threshold1 23
caput VME11:MDIG1:led_threshold2 23
caput VME11:MDIG1:led_threshold3 23
caput VME11:MDIG1:led_threshold4 23
caput VME11:MDIG1:led_threshold9 120
caput VME11:MDIG1:pileup_mode0 Accept
caput VME11:MDIG1:pileup_mode1 Accept
caput VME11:MDIG1:pileup_mode2 Accept
caput VME11:MDIG1:pileup_mode3 Accept
caput VME11:MDIG1:pileup_mode4 Accept
caput VME11:MDIG2:led_threshold0 23
caput VME11:MDIG2:led_threshold1 23
caput VME11:MDIG2:led_threshold2 23
caput VME11:MDIG2:led_threshold3 23
caput VME11:MDIG2:led_threshold4 23
caput VME11:MDIG2:pileup_mode0 Accept
caput VME11:MDIG2:pileup_mode1 Accept
caput VME11:MDIG2:pileup_mode2 Accept
caput VME11:MDIG2:pileup_mode3 Accept
caput VME11:MDIG2:pileup_mode4 Accept
#Saving MTRG stuff
caput VME32:MTRG:MAN/AUX Off
caput VME32:MTRG:SUM_X on
caput VME32:MTRG:SUM_Y off
caput VME32:MTRG:SUM_XY off
caput VME32:MTRG:GITMO/LINK_L off
caput VME32:MTRG:REMOTE_MSTR/LINK_R off
caput VME32:MTRG:MYRIAD/LINK_U off
caput VME32:MTRG:ENBL_MON7_VETO off
caput VME32:MTRG:ENBL_THROTTLE_VETO off
caput VME32:MTRG:ENBL_NIM_VETO off
caput VME32:MTRG:XTHRESH 0
caput VME32:MTRG:YTHRESH 0
caput VME32:MTRG:reg_GITMO_TRIG_DELAY 0
caput VME32:MTRG:REMOTE_TRIG_DELAY_REG
caput VME32:MTRG:RT_TS_MODE DlyTS
caput VME32:MTRG:REMOTE_TRIGGER_TS_OFFSET 0
caput VME32:MTRG:REMOTE_TRIG_DIG_OFFSET 0
caput VME32:MTRG:REM_TRIG_OVERLAP 0
caput VME32:MTRG:RT_EN_COINC1 OFF
caput VME32:MTRG:RT_EN_COINC2 OFF
caput VME32:MTRG:RT_EN_COINC3 OFF
caput VME32:MTRG:RT_EN_COINC4 OFF
caput VME32:MTRG:RT_EN_COINC5 OFF
caput VME32:MTRG:RT_EN_COINC6 OFF
caput VME32:MTRG:RT_EN_COINC7 OFF
caput VME32:MTRG:EN_NIM_AUX off
caput VME32:MTRG:EN_TRIG_RAM_AUX off
caput VME32:MTRG:TRIG_A_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_A_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_B_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_B_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_C_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_C_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_D_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_D_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_E_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_E_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_F_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_F_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_G_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_G_PRESCALE_FACTOR 0
caput VME32:MTRG:TRIG_H_PRESCALE_ENBL 0
caput VME32:MTRG:TRIG_H_PRESCALE_FACTOR 0
caput VME32:MTRG:MYR_TRIGGER_TYPE_SELECT RAW
caput VME32:MTRG:MYRIAD_TRIG_DLY 8.8
caput VME32:MTRG:MYR_TS_MODE DlyTS
caput VME32:MTRG:MYRIAD_OVERLAP_CONTROL 0.5
caput VME32:MTRG:MYR_EN_COINC1 OFF
caput VME32:MTRG:MYR_EN_COINC2 OFF
caput VME32:MTRG:MYR_EN_COINC3 OFF
caput VME32:MTRG:MYR_EN_COINC4 OFF
caput VME32:MTRG:MYR_EN_COINC5 OFF
caput VME32:MTRG:MYR_EN_COINC6 OFF
caput VME32:MTRG:MYR_EN_COINC7 OFF
caput VME32:MTRG:NIMSrc1 AnyTrig
caput VME32:MTRG:NIMSrc2 CPLD
caput VME32:MTRG:LINK_L_PROPAGATE_F1 Off
caput VME32:MTRG:LINK_L_PROPAGATE_F3 Off
caput VME32:MTRG:LINK_L_PROPAGATE_F4 Off
caput VME32:MTRG:LINK_L_PROPAGATE_F5 Off
caput VME32:MTRG:LINK_L_PROPAGATE_F6 Off
caput VME32:MTRG:LINK_L_PROPAGATE_F7 Off
caput VME32:MTRG:LINK_R_PROPAGATE_F1 Off
caput VME32:MTRG:LINK_R_PROPAGATE_F3 Off
caput VME32:MTRG:LINK_R_PROPAGATE_F4 Off
caput VME32:MTRG:LINK_R_PROPAGATE_F5 Off
caput VME32:MTRG:LINK_R_PROPAGATE_F6 Off
caput VME32:MTRG:LINK_R_PROPAGATE_F7 Off
caput VME32:MTRG:LINK_U_PROPAGATE_F1 Off
caput VME32:MTRG:LINK_U_PROPAGATE_F3 Off
caput VME32:MTRG:LINK_U_PROPAGATE_F4 Off
caput VME32:MTRG:LINK_U_PROPAGATE_F5 Off
caput VME32:MTRG:LINK_U_PROPAGATE_F6 Off
caput VME32:MTRG:LINK_U_PROPAGATE_F7 Off
Old : VME32:MTRG:reg_SWEEP_RAM_AA    0 
New : VME32:MTRG:reg_SWEEP_RAM_AA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_AB    0 
New : VME32:MTRG:reg_SWEEP_RAM_AB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_AC    0 
New : VME32:MTRG:reg_SWEEP_RAM_AC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_AD    0 
New : VME32:MTRG:reg_SWEEP_RAM_AD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_BA    0 
New : VME32:MTRG:reg_SWEEP_RAM_BA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_BB    0 
New : VME32:MTRG:reg_SWEEP_RAM_BB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_BC    0 
New : VME32:MTRG:reg_SWEEP_RAM_BC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_BD    0 
New : VME32:MTRG:reg_SWEEP_RAM_BD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_CA    0 
New : VME32:MTRG:reg_SWEEP_RAM_CA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_CB    0 
New : VME32:MTRG:reg_SWEEP_RAM_CB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_CC    0 
New : VME32:MTRG:reg_SWEEP_RAM_CC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_CD    0 
New : VME32:MTRG:reg_SWEEP_RAM_CD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_DA    0 
New : VME32:MTRG:reg_SWEEP_RAM_DA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_DB    0 
New : VME32:MTRG:reg_SWEEP_RAM_DB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_DC    0 
New : VME32:MTRG:reg_SWEEP_RAM_DC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_DD    0 
New : VME32:MTRG:reg_SWEEP_RAM_DD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_EA    0 
New : VME32:MTRG:reg_SWEEP_RAM_EA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_EB    0 
New : VME32:MTRG:reg_SWEEP_RAM_EB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_EC    0 
New : VME32:MTRG:reg_SWEEP_RAM_EC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_ED    0 
New : VME32:MTRG:reg_SWEEP_RAM_ED    0 
Old : VME32:MTRG:reg_SWEEP_RAM_FA    0 
New : VME32:MTRG:reg_SWEEP_RAM_FA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_FB    0 
New : VME32:MTRG:reg_SWEEP_RAM_FB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_FC    0 
New : VME32:MTRG:reg_SWEEP_RAM_FC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_FD    0 
New : VME32:MTRG:reg_SWEEP_RAM_FD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_GA    0 
New : VME32:MTRG:reg_SWEEP_RAM_GA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_GB    0 
New : VME32:MTRG:reg_SWEEP_RAM_GB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_GC    0 
New : VME32:MTRG:reg_SWEEP_RAM_GC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_GD    0 
New : VME32:MTRG:reg_SWEEP_RAM_GD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_HA    0 
New : VME32:MTRG:reg_SWEEP_RAM_HA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_HB    0 
New : VME32:MTRG:reg_SWEEP_RAM_HB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_HC    0 
New : VME32:MTRG:reg_SWEEP_RAM_HC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_HD    0 
New : VME32:MTRG:reg_SWEEP_RAM_HD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_IA    0 
New : VME32:MTRG:reg_SWEEP_RAM_IA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_IB    0 
New : VME32:MTRG:reg_SWEEP_RAM_IB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_IC    0 
New : VME32:MTRG:reg_SWEEP_RAM_IC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_ID    0 
New : VME32:MTRG:reg_SWEEP_RAM_ID    0 
Old : VME32:MTRG:reg_SWEEP_RAM_JA    0 
New : VME32:MTRG:reg_SWEEP_RAM_JA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_JB    0 
New : VME32:MTRG:reg_SWEEP_RAM_JB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_JC    0 
New : VME32:MTRG:reg_SWEEP_RAM_JC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_JD    0 
New : VME32:MTRG:reg_SWEEP_RAM_JD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_KA    0 
New : VME32:MTRG:reg_SWEEP_RAM_KA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_KB    0 
New : VME32:MTRG:reg_SWEEP_RAM_KB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_KC    0 
New : VME32:MTRG:reg_SWEEP_RAM_KC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_KD    0 
New : VME32:MTRG:reg_SWEEP_RAM_KD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_LA    0 
New : VME32:MTRG:reg_SWEEP_RAM_LA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_LB    0 
New : VME32:MTRG:reg_SWEEP_RAM_LB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_LC    0 
New : VME32:MTRG:reg_SWEEP_RAM_LC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_LD    0 
New : VME32:MTRG:reg_SWEEP_RAM_LD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_MA    0 
New : VME32:MTRG:reg_SWEEP_RAM_MA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_MB    0 
New : VME32:MTRG:reg_SWEEP_RAM_MB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_MC    0 
New : VME32:MTRG:reg_SWEEP_RAM_MC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_MD    0 
New : VME32:MTRG:reg_SWEEP_RAM_MD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_NA    0 
New : VME32:MTRG:reg_SWEEP_RAM_NA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_NB    0 
New : VME32:MTRG:reg_SWEEP_RAM_NB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_NC    0 
New : VME32:MTRG:reg_SWEEP_RAM_NC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_ND    0 
New : VME32:MTRG:reg_SWEEP_RAM_ND    0 
Old : VME32:MTRG:reg_SWEEP_RAM_OA    0 
New : VME32:MTRG:reg_SWEEP_RAM_OA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_OB    0 
New : VME32:MTRG:reg_SWEEP_RAM_OB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_OC    0 
New : VME32:MTRG:reg_SWEEP_RAM_OC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_OD    0 
New : VME32:MTRG:reg_SWEEP_RAM_OD    0 
Old : VME32:MTRG:reg_SWEEP_RAM_PA    0 
New : VME32:MTRG:reg_SWEEP_RAM_PA    0 
Old : VME32:MTRG:reg_SWEEP_RAM_PB    0 
New : VME32:MTRG:reg_SWEEP_RAM_PB    0 
Old : VME32:MTRG:reg_SWEEP_RAM_PC    0 
New : VME32:MTRG:reg_SWEEP_RAM_PC    0 
Old : VME32:MTRG:reg_SWEEP_RAM_PD    0 
New : VME32:MTRG:reg_SWEEP_RAM_PD    0 
Old : VME32:MTRG:reg_VETO_RAM_AA     0 
New : VME32:MTRG:reg_VETO_RAM_AA     0 
Old : VME32:MTRG:reg_VETO_RAM_AB     0 
New : VME32:MTRG:reg_VETO_RAM_AB     0 
Old : VME32:MTRG:reg_VETO_RAM_AC     0 
New : VME32:MTRG:reg_VETO_RAM_AC     0 
Old : VME32:MTRG:reg_VETO_RAM_AD     0 
New : VME32:MTRG:reg_VETO_RAM_AD     0 
Old : VME32:MTRG:reg_VETO_RAM_BA     0 
New : VME32:MTRG:reg_VETO_RAM_BA     0 
Old : VME32:MTRG:reg_VETO_RAM_BB     0 
New : VME32:MTRG:reg_VETO_RAM_BB     0 
Old : VME32:MTRG:reg_VETO_RAM_BC     0 
New : VME32:MTRG:reg_VETO_RAM_BC     0 
Old : VME32:MTRG:reg_VETO_RAM_BD     0 
New : VME32:MTRG:reg_VETO_RAM_BD     0 
Old : VME32:MTRG:reg_VETO_RAM_CA     0 
New : VME32:MTRG:reg_VETO_RAM_CA     0 
Old : VME32:MTRG:reg_VETO_RAM_CB     0 
New : VME32:MTRG:reg_VETO_RAM_CB     0 
Old : VME32:MTRG:reg_VETO_RAM_CC     0 
New : VME32:MTRG:reg_VETO_RAM_CC     0 
Old : VME32:MTRG:reg_VETO_RAM_CD     0 
New : VME32:MTRG:reg_VETO_RAM_CD     0 
Old : VME32:MTRG:reg_VETO_RAM_DA     0 
New : VME32:MTRG:reg_VETO_RAM_DA     0 
Old : VME32:MTRG:reg_VETO_RAM_DB     0 
New : VME32:MTRG:reg_VETO_RAM_DB     0 
Old : VME32:MTRG:reg_VETO_RAM_DC     0 
New : VME32:MTRG:reg_VETO_RAM_DC     0 
Old : VME32:MTRG:reg_VETO_RAM_DD     0 
New : VME32:MTRG:reg_VETO_RAM_DD     0 
Old : VME32:MTRG:reg_VETO_RAM_EA     0 
New : VME32:MTRG:reg_VETO_RAM_EA     0 
Old : VME32:MTRG:reg_VETO_RAM_EB     0 
New : VME32:MTRG:reg_VETO_RAM_EB     0 
Old : VME32:MTRG:reg_VETO_RAM_EC     0 
New : VME32:MTRG:reg_VETO_RAM_EC     0 
Old : VME32:MTRG:reg_VETO_RAM_ED     0 
New : VME32:MTRG:reg_VETO_RAM_ED     0 
Old : VME32:MTRG:reg_VETO_RAM_FA     0 
New : VME32:MTRG:reg_VETO_RAM_FA     0 
Old : VME32:MTRG:reg_VETO_RAM_FB     0 
New : VME32:MTRG:reg_VETO_RAM_FB     0 
Old : VME32:MTRG:reg_VETO_RAM_FC     0 
New : VME32:MTRG:reg_VETO_RAM_FC     0 
Old : VME32:MTRG:reg_VETO_RAM_FD     0 
New : VME32:MTRG:reg_VETO_RAM_FD     0 
Old : VME32:MTRG:reg_VETO_RAM_GA     0 
New : VME32:MTRG:reg_VETO_RAM_GA     0 
Old : VME32:MTRG:reg_VETO_RAM_GB     0 
New : VME32:MTRG:reg_VETO_RAM_GB     0 
Old : VME32:MTRG:reg_VETO_RAM_GC     0 
New : VME32:MTRG:reg_VETO_RAM_GC     0 
Old : VME32:MTRG:reg_VETO_RAM_GD     0 
New : VME32:MTRG:reg_VETO_RAM_GD     0 
Old : VME32:MTRG:reg_VETO_RAM_HA     0 
New : VME32:MTRG:reg_VETO_RAM_HA     0 
Old : VME32:MTRG:reg_VETO_RAM_HB     0 
New : VME32:MTRG:reg_VETO_RAM_HB     0 
Old : VME32:MTRG:reg_VETO_RAM_HC     0 
New : VME32:MTRG:reg_VETO_RAM_HC     0 
Old : VME32:MTRG:reg_VETO_RAM_HD     0 
New : VME32:MTRG:reg_VETO_RAM_HD     0 
Old : VME32:MTRG:reg_VETO_RAM_IA     0 
New : VME32:MTRG:reg_VETO_RAM_IA     0 
Old : VME32:MTRG:reg_VETO_RAM_IB     0 
New : VME32:MTRG:reg_VETO_RAM_IB     0 
Old : VME32:MTRG:reg_VETO_RAM_IC     0 
New : VME32:MTRG:reg_VETO_RAM_IC     0 
Old : VME32:MTRG:reg_VETO_RAM_ID     0 
New : VME32:MTRG:reg_VETO_RAM_ID     0 
Old : VME32:MTRG:reg_VETO_RAM_JA     0 
New : VME32:MTRG:reg_VETO_RAM_JA     0 
Old : VME32:MTRG:reg_VETO_RAM_JB     0 
New : VME32:MTRG:reg_VETO_RAM_JB     0 
Old : VME32:MTRG:reg_VETO_RAM_JC     0 
New : VME32:MTRG:reg_VETO_RAM_JC     0 
Old : VME32:MTRG:reg_VETO_RAM_JD     0 
New : VME32:MTRG:reg_VETO_RAM_JD     0 
Old : VME32:MTRG:reg_VETO_RAM_KA     0 
New : VME32:MTRG:reg_VETO_RAM_KA     0 
Old : VME32:MTRG:reg_VETO_RAM_KB     0 
New : VME32:MTRG:reg_VETO_RAM_KB     0 
Old : VME32:MTRG:reg_VETO_RAM_KC     0 
New : VME32:MTRG:reg_VETO_RAM_KC     0 
Old : VME32:MTRG:reg_VETO_RAM_KD     0 
New : VME32:MTRG:reg_VETO_RAM_KD     0 
Old : VME32:MTRG:reg_VETO_RAM_LA     0 
New : VME32:MTRG:reg_VETO_RAM_LA     0 
Old : VME32:MTRG:reg_VETO_RAM_LB     0 
New : VME32:MTRG:reg_VETO_RAM_LB     0 
Old : VME32:MTRG:reg_VETO_RAM_LC     0 
New : VME32:MTRG:reg_VETO_RAM_LC     0 
Old : VME32:MTRG:reg_VETO_RAM_LD     0 
New : VME32:MTRG:reg_VETO_RAM_LD     0 
Old : VME32:MTRG:reg_VETO_RAM_MA     0 
New : VME32:MTRG:reg_VETO_RAM_MA     0 
Old : VME32:MTRG:reg_VETO_RAM_MB     0 
New : VME32:MTRG:reg_VETO_RAM_MB     0 
Old : VME32:MTRG:reg_VETO_RAM_MC     0 
New : VME32:MTRG:reg_VETO_RAM_MC     0 
Old : VME32:MTRG:reg_VETO_RAM_MD     0 
New : VME32:MTRG:reg_VETO_RAM_MD     0 
Old : VME32:MTRG:reg_VETO_RAM_NA     0 
New : VME32:MTRG:reg_VETO_RAM_NA     0 
Old : VME32:MTRG:reg_VETO_RAM_NB     0 
New : VME32:MTRG:reg_VETO_RAM_NB     0 
Old : VME32:MTRG:reg_VETO_RAM_NC     0 
New : VME32:MTRG:reg_VETO_RAM_NC     0 
Old : VME32:MTRG:reg_VETO_RAM_ND     0 
New : VME32:MTRG:reg_VETO_RAM_ND     0 
Old : VME32:MTRG:reg_VETO_RAM_OA     0 
New : VME32:MTRG:reg_VETO_RAM_OA     0 
Old : VME32:MTRG:reg_VETO_RAM_OB     0 
New : VME32:MTRG:reg_VETO_RAM_OB     0 
Old : VME32:MTRG:reg_VETO_RAM_OC     0 
New : VME32:MTRG:reg_VETO_RAM_OC     0 
Old : VME32:MTRG:reg_VETO_RAM_OD     0 
New : VME32:MTRG:reg_VETO_RAM_OD     0 
Old : VME32:MTRG:reg_VETO_RAM_PA     0 
New : VME32:MTRG:reg_VETO_RAM_PA     0 
Old : VME32:MTRG:reg_VETO_RAM_PB     0 
New : VME32:MTRG:reg_VETO_RAM_PB     0 
Old : VME32:MTRG:reg_VETO_RAM_PC     0 
New : VME32:MTRG:reg_VETO_RAM_PC     0 
Old : VME32:MTRG:reg_VETO_RAM_PD     0 
New : VME32:MTRG:reg_VETO_RAM_PD     0 
Old : VME32:MTRG:reg_TRIG_RAM_AA     0 
New : VME32:MTRG:reg_TRIG_RAM_AA     0 
Old : VME32:MTRG:reg_TRIG_RAM_AB     0 
New : VME32:MTRG:reg_TRIG_RAM_AB     0 
Old : VME32:MTRG:reg_TRIG_RAM_AC     0 
New : VME32:MTRG:reg_TRIG_RAM_AC     0 
Old : VME32:MTRG:reg_TRIG_RAM_AD     0 
New : VME32:MTRG:reg_TRIG_RAM_AD     0 
Old : VME32:MTRG:reg_TRIG_RAM_BA     0 
New : VME32:MTRG:reg_TRIG_RAM_BA     0 
Old : VME32:MTRG:reg_TRIG_RAM_BB     0 
New : VME32:MTRG:reg_TRIG_RAM_BB     0 
Old : VME32:MTRG:reg_TRIG_RAM_BC     0 
New : VME32:MTRG:reg_TRIG_RAM_BC     0 
Old : VME32:MTRG:reg_TRIG_RAM_BD     0 
New : VME32:MTRG:reg_TRIG_RAM_BD     0 
Old : VME32:MTRG:reg_TRIG_RAM_CA     0 
New : VME32:MTRG:reg_TRIG_RAM_CA     0 
Old : VME32:MTRG:reg_TRIG_RAM_CB     0 
New : VME32:MTRG:reg_TRIG_RAM_CB     0 
Old : VME32:MTRG:reg_TRIG_RAM_CC     0 
New : VME32:MTRG:reg_TRIG_RAM_CC     0 
Old : VME32:MTRG:reg_TRIG_RAM_CD     0 
New : VME32:MTRG:reg_TRIG_RAM_CD     0 
Old : VME32:MTRG:reg_TRIG_RAM_DA     0 
New : VME32:MTRG:reg_TRIG_RAM_DA     0 
Old : VME32:MTRG:reg_TRIG_RAM_DB     0 
New : VME32:MTRG:reg_TRIG_RAM_DB     0 
Old : VME32:MTRG:reg_TRIG_RAM_DC     0 
New : VME32:MTRG:reg_TRIG_RAM_DC     0 
Old : VME32:MTRG:reg_TRIG_RAM_DD     0 
New : VME32:MTRG:reg_TRIG_RAM_DD     0 
Old : VME32:MTRG:reg_TRIG_RAM_EA     0 
New : VME32:MTRG:reg_TRIG_RAM_EA     0 
Old : VME32:MTRG:reg_TRIG_RAM_EB     0 
New : VME32:MTRG:reg_TRIG_RAM_EB     0 
Old : VME32:MTRG:reg_TRIG_RAM_EC     0 
New : VME32:MTRG:reg_TRIG_RAM_EC     0 
Old : VME32:MTRG:reg_TRIG_RAM_ED     0 
New : VME32:MTRG:reg_TRIG_RAM_ED     0 
Old : VME32:MTRG:reg_TRIG_RAM_FA     0 
New : VME32:MTRG:reg_TRIG_RAM_FA     0 
Old : VME32:MTRG:reg_TRIG_RAM_FB     0 
New : VME32:MTRG:reg_TRIG_RAM_FB     0 
Old : VME32:MTRG:reg_TRIG_RAM_FC     0 
New : VME32:MTRG:reg_TRIG_RAM_FC     0 
Old : VME32:MTRG:reg_TRIG_RAM_FD     0 
New : VME32:MTRG:reg_TRIG_RAM_FD     0 
Old : VME32:MTRG:reg_TRIG_RAM_GA     0 
New : VME32:MTRG:reg_TRIG_RAM_GA     0 
Old : VME32:MTRG:reg_TRIG_RAM_GB     0 
New : VME32:MTRG:reg_TRIG_RAM_GB     0 
Old : VME32:MTRG:reg_TRIG_RAM_GC     0 
New : VME32:MTRG:reg_TRIG_RAM_GC     0 
Old : VME32:MTRG:reg_TRIG_RAM_GD     0 
New : VME32:MTRG:reg_TRIG_RAM_GD     0 
Old : VME32:MTRG:reg_TRIG_RAM_HA     0 
New : VME32:MTRG:reg_TRIG_RAM_HA     0 
Old : VME32:MTRG:reg_TRIG_RAM_HB     0 
New : VME32:MTRG:reg_TRIG_RAM_HB     0 
Old : VME32:MTRG:reg_TRIG_RAM_HC     0 
New : VME32:MTRG:reg_TRIG_RAM_HC     0 
Old : VME32:MTRG:reg_TRIG_RAM_HD     0 
New : VME32:MTRG:reg_TRIG_RAM_HD     0 
Old : VME32:MTRG:reg_TRIG_RAM_IA     0 
New : VME32:MTRG:reg_TRIG_RAM_IA     0 
Old : VME32:MTRG:reg_TRIG_RAM_IB     0 
New : VME32:MTRG:reg_TRIG_RAM_IB     0 
Old : VME32:MTRG:reg_TRIG_RAM_IC     0 
New : VME32:MTRG:reg_TRIG_RAM_IC     0 
Old : VME32:MTRG:reg_TRIG_RAM_ID     0 
New : VME32:MTRG:reg_TRIG_RAM_ID     0 
Old : VME32:MTRG:reg_TRIG_RAM_JA     0 
New : VME32:MTRG:reg_TRIG_RAM_JA     0 
Old : VME32:MTRG:reg_TRIG_RAM_JB     0 
New : VME32:MTRG:reg_TRIG_RAM_JB     0 
Old : VME32:MTRG:reg_TRIG_RAM_JC     0 
New : VME32:MTRG:reg_TRIG_RAM_JC     0 
Old : VME32:MTRG:reg_TRIG_RAM_JD     0 
New : VME32:MTRG:reg_TRIG_RAM_JD     0 
Old : VME32:MTRG:reg_TRIG_RAM_KA     0 
New : VME32:MTRG:reg_TRIG_RAM_KA     0 
Old : VME32:MTRG:reg_TRIG_RAM_KB     0 
New : VME32:MTRG:reg_TRIG_RAM_KB     0 
Old : VME32:MTRG:reg_TRIG_RAM_KC     0 
New : VME32:MTRG:reg_TRIG_RAM_KC     0 
Old : VME32:MTRG:reg_TRIG_RAM_KD     0 
New : VME32:MTRG:reg_TRIG_RAM_KD     0 
Old : VME32:MTRG:reg_TRIG_RAM_LA     0 
New : VME32:MTRG:reg_TRIG_RAM_LA     0 
Old : VME32:MTRG:reg_TRIG_RAM_LB     0 
New : VME32:MTRG:reg_TRIG_RAM_LB     0 
Old : VME32:MTRG:reg_TRIG_RAM_LC     0 
New : VME32:MTRG:reg_TRIG_RAM_LC     0 
Old : VME32:MTRG:reg_TRIG_RAM_LD     0 
New : VME32:MTRG:reg_TRIG_RAM_LD     0 
Old : VME32:MTRG:reg_TRIG_RAM_MA     0 
New : VME32:MTRG:reg_TRIG_RAM_MA     0 
Old : VME32:MTRG:reg_TRIG_RAM_MB     0 
New : VME32:MTRG:reg_TRIG_RAM_MB     0 
Old : VME32:MTRG:reg_TRIG_RAM_MC     0 
New : VME32:MTRG:reg_TRIG_RAM_MC     0 
Old : VME32:MTRG:reg_TRIG_RAM_MD     0 
New : VME32:MTRG:reg_TRIG_RAM_MD     0 
Old : VME32:MTRG:reg_TRIG_RAM_NA     0 
New : VME32:MTRG:reg_TRIG_RAM_NA     0 
Old : VME32:MTRG:reg_TRIG_RAM_NB     0 
New : VME32:MTRG:reg_TRIG_RAM_NB     0 
Old : VME32:MTRG:reg_TRIG_RAM_NC     0 
New : VME32:MTRG:reg_TRIG_RAM_NC     0 
Old : VME32:MTRG:reg_TRIG_RAM_ND     0 
New : VME32:MTRG:reg_TRIG_RAM_ND     0 
Old : VME32:MTRG:reg_TRIG_RAM_OA     0 
New : VME32:MTRG:reg_TRIG_RAM_OA     0 
Old : VME32:MTRG:reg_TRIG_RAM_OB     0 
New : VME32:MTRG:reg_TRIG_RAM_OB     0 
Old : VME32:MTRG:reg_TRIG_RAM_OC     0 
New : VME32:MTRG:reg_TRIG_RAM_OC     0 
Old : VME32:MTRG:reg_TRIG_RAM_OD     0 
New : VME32:MTRG:reg_TRIG_RAM_OD     0 
Old : VME32:MTRG:reg_TRIG_RAM_PA     0 
New : VME32:MTRG:reg_TRIG_RAM_PA     0 
Old : VME32:MTRG:reg_TRIG_RAM_PB     0 
New : VME32:MTRG:reg_TRIG_RAM_PB     0 
Old : VME32:MTRG:reg_TRIG_RAM_PC     0 
New : VME32:MTRG:reg_TRIG_RAM_PC     0 
Old : VME32:MTRG:reg_TRIG_RAM_PD     0 
New : VME32:MTRG:reg_TRIG_RAM_PD     0 
#Saving Router stuff
caput VME32:RTR1:X_SELECT CLEAN
caput VME32:RTR1:Y_SELECT DISCBITS
caput VME32:RTR1:ASSERTION_DELAY 15
caput VME32:RTR1:OVERLAP_DELAY 25
caput VME32:RTR1:ENBL_DISCBIT_DELAY On
caput VME32:RTR1:NIMSrc1 Sync
caput VME32:RTR1:NIMSrc2 CPLD
caput VME32:RTR1:ENABLE_VETO VETO
caput VME32:RTR2:X_SELECT CLEAN
caput VME32:RTR2:Y_SELECT DISCBITS
caput VME32:RTR2:ASSERTION_DELAY 15
caput VME32:RTR2:OVERLAP_DELAY 25
caput VME32:RTR2:ENBL_DISCBIT_DELAY On
caput VME32:RTR2:NIMSrc1 Sync
caput VME32:RTR2:NIMSrc2 CPLD
caput VME32:RTR2:ENABLE_VETO VETO
caput VME32:RTR3:X_SELECT CLEAN
caput VME32:RTR3:Y_SELECT DISCBITS
caput VME32:RTR3:ASSERTION_DELAY 15
caput VME32:RTR3:OVERLAP_DELAY 25
caput VME32:RTR3:ENBL_DISCBIT_DELAY On
caput VME32:RTR3:NIMSrc1 Sync
caput VME32:RTR3:NIMSrc2 CPLD
caput VME32:RTR3:ENABLE_VETO VETO
caput VME32:RTR1:reg_X_PLANE_MAP_A 31
caput VME32:RTR1:reg_Y_PLANE_MAP_A 992
caput VME32:RTR1:reg_X_PLANE_MAP_B 31
caput VME32:RTR1:reg_Y_PLANE_MAP_B 992
caput VME32:RTR1:reg_X_PLANE_MAP_C 31
caput VME32:RTR1:reg_Y_PLANE_MAP_C 992
caput VME32:RTR1:reg_X_PLANE_MAP_D 31
caput VME32:RTR1:reg_Y_PLANE_MAP_D 992
caput VME32:RTR1:reg_X_PLANE_MAP_E 31
caput VME32:RTR1:reg_Y_PLANE_MAP_E 992
caput VME32:RTR1:reg_X_PLANE_MAP_F 31
caput VME32:RTR1:reg_Y_PLANE_MAP_F 992
caput VME32:RTR1:reg_X_PLANE_MAP_G 31
caput VME32:RTR1:reg_Y_PLANE_MAP_G 992
caput VME32:RTR1:reg_X_PLANE_MAP_H 31
caput VME32:RTR1:reg_Y_PLANE_MAP_H 992
caput VME32:RTR2:reg_X_PLANE_MAP_A 31
caput VME32:RTR2:reg_Y_PLANE_MAP_A 992
caput VME32:RTR2:reg_X_PLANE_MAP_B 31
caput VME32:RTR2:reg_Y_PLANE_MAP_B 992
caput VME32:RTR2:reg_X_PLANE_MAP_C 31
caput VME32:RTR2:reg_Y_PLANE_MAP_C 992
caput VME32:RTR2:reg_X_PLANE_MAP_D 31
caput VME32:RTR2:reg_Y_PLANE_MAP_D 992
caput VME32:RTR2:reg_X_PLANE_MAP_E 31
caput VME32:RTR2:reg_Y_PLANE_MAP_E 992
caput VME32:RTR2:reg_X_PLANE_MAP_F 31
caput VME32:RTR2:reg_Y_PLANE_MAP_F 992
caput VME32:RTR2:reg_X_PLANE_MAP_G 31
caput VME32:RTR2:reg_Y_PLANE_MAP_G 992
caput VME32:RTR2:reg_X_PLANE_MAP_H 31
caput VME32:RTR2:reg_Y_PLANE_MAP_H 992
caput VME32:RTR3:reg_X_PLANE_MAP_A 31
caput VME32:RTR3:reg_Y_PLANE_MAP_A 992
caput VME32:RTR3:reg_X_PLANE_MAP_B 31
caput VME32:RTR3:reg_Y_PLANE_MAP_B 992
caput VME32:RTR3:reg_X_PLANE_MAP_C 31
caput VME32:RTR3:reg_Y_PLANE_MAP_C 992
caput VME32:RTR3:reg_X_PLANE_MAP_D 31
caput VME32:RTR3:reg_Y_PLANE_MAP_D 992
caput VME32:RTR3:reg_X_PLANE_MAP_E 31
caput VME32:RTR3:reg_Y_PLANE_MAP_E 992
caput VME32:RTR3:reg_X_PLANE_MAP_F 31
caput VME32:RTR3:reg_Y_PLANE_MAP_F 992
caput VME32:RTR3:reg_X_PLANE_MAP_G 31
caput VME32:RTR3:reg_Y_PLANE_MAP_G 992
caput VME32:RTR3:reg_X_PLANE_MAP_H 31
caput VME32:RTR3:reg_Y_PLANE_MAP_H 992
#Save Finished 08/19/2016-13:43
