%=========================================================
%  Github Repository Files
%=========================================================
\section{Github Repository Files}

You can get the full set of related files of mmRISC-1 from GitHub by using following command.\\\\
\texttt{\$ git clone https://github.com/munetomo-maruyama/mmRISC-1.git}\\\\
Major files in the repository are shown in Table \ref{tb:GITHUBFILES}.


\begin{table}[H]
    \begin{adjustbox}{scale={0.5}{0.75}}
    \textsf{
    \begin{tabular}{|L{2.5cm}{2.5cm}{m}|L{5cm}{5cm}{t}|L{6cm}{6cm}{t}|L{13cm}{13cm}{t}|L{1cm}{1cm}{t}|}
        \hline
        %-------------------------------------
        \rowcolor{LightPurple}
        \textbf{Group} & \textbf{Directory} & \textbf{File / Directory Name} &
        \textbf{Description} & \textbf{Note}
        \nextRow \hline
        %-------------------------------------
        \setMultiRow{2}{Document} &
        \setMultiRow{2}{mmRISC-1/doc} &
        mmRISC-1\_TRM\_RevXX.pdf &
        Technical Reference Manual &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        latex\_files &
        LaTex Source Files to make Technical Reference Manual &
        ~
        \nextRow \hline
        %-------------------------------------
        RTL &
        mmRISC-1/verilog/* &
        *.v &
        RTL for mmRISC-1 Core and Tiny SoC &
        ~
        \nextRow \hline
        %-------------------------------------
        \setMultiRow{14}{Simulation} &
        \setMultiRow{3}{mmRISC-1/simulation \lb /modelsim \lb /mmRISC\_Simulation} &
        tb\_TOP.v &
        Test Bench of mmRISC-1 Tiny SoC &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        sim\_TOP.do &
        Command Script of ModelSim &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        rom.memh &
        Initial Data of Instruction RAM generated by hex2v command &
        ~
        \nextRow \cline{2-5}
        %-------------------------------------
        ~ &
        \setMultiRow{6}{mmRISC-1/simulation \lb /modelsim/ \lb riscv-arch-test} &
        do\_riscv-arch-test.py &
        Python Script to simulate RISC-V Compliance Test “riscv-arch-test” for I/C/M/Zifence/Privileged &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        flist &
        File list of RTL codes &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        tb\_TOP.v &
        Test Bench of mmRISC-1 Tiny SoC &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        sim\_TOP.do &
        Command Script of Questa &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        ./riscv-arch-test/ &
        Directory of RISC-V Architectural Testing Framework &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        ./riscv-arch-test/work/rv32\_m/ &
        Directory of Build Binary Files (*.elf) and Expected Signature Output Files (*.signature.output) &
        ~
        \nextRow \cline{2-5}
        %-------------------------------------
        ~ &
        \setMultiRow{5}{mmRISC-1/simulation \lb /modelsim \lb /riscv-test} &
        do\_riscv-tests.py &
        Python Script to simulate unit tests of RISC-V Processors “riscv-tests” including Atomic and Floating &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        flist &
        File list of RTL codes &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        tb\_TOP.v &
        Test Bench of mmRISC-1 Tiny SoC &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        sim\_TOP.do &
        Command Script of Questa &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        ./riscv-tests/work/isa/RV32*/ &
        Directory of Build Binary Files (*) &
        ~
        \nextRow \hline
        %-------------------------------------
        \setMultiRow{2}{Tools} &
        \setMultiRow{2}{mmRISC-1/tools} &
        hex2v.c &
        Converter from Intel Hex format to Initial RAM data for verilog \$readmemh() &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        hex2mif.c &
        Converter from Hex format to Initial RAM data for FPGA. &
        ~
        \nextRow \hline
        %-------------------------------------
        \setMultiRow{7}{Sample Programs} &
        \setMultiRow{3}{mmRISC-1/workspace/ \lb 
                        mmRISC\_SampleCPU   \lb
                        mmRISC\_SampleFPU   \lb
                        mmRISC\_Floating    \lb
                        mmRISC\_Dhrystone   \lb
                        mmRISC\_Coremark    \lb
                        mmRISC\_StarTrek    \lb
                        mmRISC\_TicTacToe   \lb
                        mmRISC\_TouchLCD} &
        ./src/*.c, *.h, *.S &
        C Source Files, C Header Files and Startup Assembler Source File for each Application &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        link.ld &
        Linker Script &
        ~
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        .cproject, .projct &
        Eclipse Project Files &
        ~
        \nextRow \cline{2-5}
        %-------------------------------------
        ~ &
        \setMultiRow{4}{mmRISC-1/workspace/ \lb
                        mmRISC\_FreeRTOS} &
        ./src\_app/inc/*.h \lb ./src\_app/src/*.c, *.S &
        C Source Files, C Header Files and Startup Assembler Source File for FreeRTOS Blinky Application &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        ./src\_kernel/inc/*.h \lb ./src\_kernel/src/*.c, *.S &
        C Source Files, C Header Files and Startup Assembler Source File for FreeRTOS Kernel &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        link.ld &
        Linker Script &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        .cproject, .projct &
        Eclipse Project Files &
        ~
        \nextRow \hline
        %-------------------------------------
        OpenOCD &
        mmRISC-1/openocd    &
        openocd.cfg         \lb 
        openocd\_cjtag.cfg  \lb 
        openocd\_olimex.cfg \lb 
        openocd\_rpi.cfg    &
        OpenOCD  JTAG Configuration File for FTDI FT2232D          \lb
        OpenOCD cJTAG Configuration File for FTDI FT2232D          \lb
        OpenOCD  JTAG Configuration File for Olimex ARM-USB-OCD-H  \lb
        OpenOCD  JTAG Configuration File for Raspberry Pi 4 Model B &
        ~
        \nextRow \hline
        %-------------------------------------
        \setMultiRow{5}{FPGA} &
        \setMultiRow{5}{mmRISC-1/fpga} &
        mmRISC.pqf &
        Quartus Prime Project File &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        PLL.* &
        PLL IP Files &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        RAM128KB\_DP.* &
        Block RAM (2-port) for Instruction RAM (*.mif is initialization data) &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        mmRISC.sdc &
        Design Constraints File &
        ~
        \nextRow \cline{3-5}
        %-------------------------------------
        ~ &
        ~ &
        ./output\_files &
        Directory for Generated Files &
        ~
        \nextRow \hline
        %-------------------------------------
    \end{tabular}
    }
    \end{adjustbox}
    \caption{Major Files in GitHub Repository}
    \label{tb:GITHUBFILES}
\end{table}



