// Seed: 2104477536
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wand id_6,
    input wire id_7,
    output tri0 id_8,
    input tri id_9,
    input wand id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    input tri1 id_14
    , id_16
);
  logic id_17;
  ;
  assign id_16 = -1;
  assign module_1.id_14 = 0;
  assign id_17[-1'b0] = -1;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    output tri1 id_10,
    inout tri1 id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14
);
  logic id_16 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_14,
      id_5,
      id_1,
      id_1,
      id_11,
      id_12,
      id_0,
      id_14,
      id_12,
      id_8,
      id_6,
      id_11,
      id_2
  );
endmodule
