## 👋 Hi there, I’m Jyothikiran (@JKVLSI)

- 👀 Passionate about **IP & SoC Design Verification**
- 💡 Strong hands-on knowledge of protocols:
  - 🧩 **SPI**, **APB**, **AXI**, **I2C**, **PCIe**
- 🔍 Experienced in **IP-level** and **SoC-level** functional verification
- 🌱 Currently deep-diving into:
  - **UVM (Universal Verification Methodology)**
  - **Python-based automation for DV workflows**
- 🧠 Familiar with tools like **QuestaSim**, **VCS**, **Verdi**, and **Makefile/TCL Python scripting**
- 🚀 Actively contributing to personal and open-source projects (e.g., **OpenTitan**)
- 💬 Open to collaboration on VLSI verification projects, especially with UVM testbenches and automation
- 📫 Reach me at: **annamjyothikiran2022@gmail.com**  
  Or connect with me on [LinkedIn](www.linkedin.com/in/jk-vlsi-dv)

<!---
Jyothikiran2024/Jyothikiran2024 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
