--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\test_virtex2\audio_test2\SDHD_module_v2.ise -intstyle ise
-e 3 -l 3 -s 5 -xml hd_gen_module_preroute hd_gen_module_map.ncd -o
hd_gen_module_preroute.twr hd_gen_module.pcf


Design file:              hd_gen_module_map.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-5 (PRODUCTION 1.91 2005-05-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_1/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_1/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_2/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_2/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_2/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_3/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_3/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock HD_Gen_Channel_4/var_clk has a low pulse width
   of 3333 ps and a high pulse width of 3333 ps.  This violates the pulse width
   of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock HD_Gen_Channel_4/var_clk has a period
   (frequency) specification of 6666 ps (150.02 Mhz).  This violates the
   minimum period (maximum frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
WARNING:Timing:2719 - The clock brefclk2 has a low pulse width of 3333 ps and a
   high pulse width of 3333 ps.  This violates the pulse width of component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST which has a minimum low pulse width of 4500 ps and a minimum
   high pulse width of 4500 ps.
WARNING:Timing:2751 - The clock brefclk2 has a period (frequency) specification
   of 6666 ps (150.02 Mhz).  This violates the minimum period (maximum
   frequency) for component
   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/
   T_CUSTOM_INST of 10000 ps (100.00 Mhz).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 591 items analyzed, 28 timing errors detected. (0 setup errors, 28 hold errors)
 Minimum period is   4.222ns.
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Hold Violations: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;
--------------------------------------------------------------------------------
Hold Violation:         -0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.335   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<9>
                                                       sync2398_generation/count2_9
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.334ns logic, 0.100ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               f4m_genlock_1484_regen/sync_period_counting/sync_o (FF)
  Destination:          f4m_genlock_1484_regen/illegal_pulse (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: f4m_genlock_1484_regen/sync_period_counting/sync_o to f4m_genlock_1484_regen/illegal_pulse
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.YQ             Tcko                  0.335   f4m_genlock_1484_regen/sync_period_counting/sync_o
                                                       f4m_genlock_1484_regen/sync_period_counting/sync_o
    SLICE.CE             net (fanout=4)     e  0.100   f4m_genlock_1484_regen/sync_period_counting/sync_o
    SLICE.CLK            Tckce       (-Th)     0.001   f4m_genlock_1484_regen/illegal_pulse
                                                       f4m_genlock_1484_regen/illegal_pulse
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.334ns logic, 0.100ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.335   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<9>
                                                       sync2398_generation/count2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.334ns logic, 0.100ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 144587 items analyzed, 2353 timing errors detected. (0 setup errors, 2353 hold errors)
 Minimum period is   5.478ns.
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Hold Violations: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;
--------------------------------------------------------------------------------
Hold Violation:         -0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_1/video_generator_instance/mute (FF)
  Destination:          HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         HD_Gen_Channel_1/var_clk rising at 0.000ns
  Destination Clock:    HD_Gen_Channel_1/var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_1/video_generator_instance/mute to HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.YQ             Tcko                  0.335   HD_Gen_Channel_1/video_generator_instance/mute
                                                       HD_Gen_Channel_1/video_generator_instance/mute
    GT.TXRESET           net (fanout=2)     e  0.100   HD_Gen_Channel_1/video_generator_instance/mute
    GT.TXUSRCLK2         Tgckc_TRST  (-Th)     0.110   HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
                                                       HD_Gen_Channel_1/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.225ns logic, 0.100ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_3/video_generator_instance/mute (FF)
  Destination:          HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         HD_Gen_Channel_3/var_clk rising at 0.000ns
  Destination Clock:    HD_Gen_Channel_3/var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_3/video_generator_instance/mute to HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.YQ             Tcko                  0.335   HD_Gen_Channel_3/video_generator_instance/mute
                                                       HD_Gen_Channel_3/video_generator_instance/mute
    GT.TXRESET           net (fanout=2)     e  0.100   HD_Gen_Channel_3/video_generator_instance/mute
    GT.TXUSRCLK2         Tgckc_TRST  (-Th)     0.110   HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
                                                       HD_Gen_Channel_3/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.225ns logic, 0.100ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_4/video_generator_instance/mute (FF)
  Destination:          HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         HD_Gen_Channel_4/var_clk rising at 0.000ns
  Destination Clock:    HD_Gen_Channel_4/var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_4/video_generator_instance/mute to HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.YQ             Tcko                  0.335   HD_Gen_Channel_4/video_generator_instance/mute
                                                       HD_Gen_Channel_4/video_generator_instance/mute
    GT.TXRESET           net (fanout=2)     e  0.100   HD_Gen_Channel_4/video_generator_instance/mute
    GT.TXUSRCLK2         Tgckc_TRST  (-Th)     0.110   HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
                                                       HD_Gen_Channel_4/video_generator_instance/rocket_io_inst/serial_data_output/GT_CUSTOM_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.225ns logic, 0.100ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.478|         |         |         |
brefclk2_p_i   |    5.478|         |         |         |
brefclk_n_i    |    5.478|         |         |         |
brefclk_p_i    |    5.478|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.478|         |         |         |
brefclk2_p_i   |    5.478|         |         |         |
brefclk_n_i    |    5.478|         |         |         |
brefclk_p_i    |    5.478|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.478|         |         |         |
brefclk2_p_i   |    5.478|         |         |         |
brefclk_n_i    |    5.478|         |         |         |
brefclk_p_i    |    5.478|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.478|         |         |         |
brefclk2_p_i   |    5.478|         |         |         |
brefclk_n_i    |    5.478|         |         |         |
brefclk_p_i    |    5.478|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2381  Score: 89207

Constraints cover 145178 paths, 0 nets, and 53524 connections

Design statistics:
   Minimum period:   5.478ns (Maximum frequency: 182.548MHz)


Analysis completed Mon Apr 03 15:09:46 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 289 MB
