ISim log file
Running: /home/ise/Documents/CPU/Verilog-CPU/TB_cu_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -view /home/ise/Documents/CPU/Verilog-CPU/Default.wcfg -wdb /home/ise/Documents/CPU/Verilog-CPU/TB_cu_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/ise/Documents/CPU/Verilog-CPU/CPU/TB_cu.v" Line 40.  For instance TB_cu/uut/, width 4 of formal port BR_OPT is not equal to width 3 of actual signal BR_OPT.
Time resolution is 1 ps
# onerror resume
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /TB_cu/CLK 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# isim force add /TB_cu/CLK 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 13382180 ns : File "/home/ise/Documents/CPU/Verilog-CPU/CPU/cu.v" Line 39
# exit 0
