// Seed: 709651999
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    output supply1 id_17,
    input wire id_18,
    input wor id_19,
    output supply0 id_20,
    output supply0 id_21,
    input supply1 id_22,
    output supply1 id_23,
    output wire id_24,
    input uwire id_25,
    output uwire id_26,
    output tri id_27,
    output tri id_28,
    input tri0 id_29,
    input tri1 id_30,
    input tri0 id_31
);
  parameter id_33 = 1 * -1'b0;
  logic id_34;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    input wire id_0,
    input wand id_1,
    input tri _id_2,
    input uwire id_3,
    input uwire id_4
    , id_14,
    output wor id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12
);
  logic [!  -1  &  1 : id_2] id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_7,
      id_8,
      id_9,
      id_11,
      id_8,
      id_4,
      id_3,
      id_5,
      id_3,
      id_4,
      id_3,
      id_11,
      id_6,
      id_11,
      id_5,
      id_4,
      id_3,
      id_9,
      id_6,
      id_10,
      id_6,
      id_9,
      id_11,
      id_6,
      id_9,
      id_5,
      id_1,
      id_4,
      id_12
  );
  assign modCall_1.id_9 = 0;
endmodule
