{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 22:54:49 2022 " "Info: Processing started: Fri Dec 16 22:54:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stepper -c stepper " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off stepper -c stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "stepper EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"stepper\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 15 " "Warning: No exact pin location assignment(s) for 2 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 224 152 320 240 "rst" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[16\] " "Info: Destination node clkDivider:inst\|counter\[16\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[16] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[17\] " "Info: Destination node clkDivider:inst\|counter\[17\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[17] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[18\] " "Info: Destination node clkDivider:inst\|counter\[18\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[19\] " "Info: Destination node clkDivider:inst\|counter\[19\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[19] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[20\] " "Info: Destination node clkDivider:inst\|counter\[20\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[20] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[21\] " "Info: Destination node clkDivider:inst\|counter\[21\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[21] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[22\] " "Info: Destination node clkDivider:inst\|counter\[22\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[22] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDivider:inst\|counter\[23\] " "Info: Destination node clkDivider:inst\|counter\[23\]" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[23] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDivider:inst\|Mux0  " "Info: Automatically promoted node clkDivider:inst\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|Mux0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 224 152 320 240 "rst" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PEncoder:inst2\|Equal0~2  " "Info: Automatically promoted node PEncoder:inst2\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst1\|stepperDrive\[3\] " "Info: Destination node Control:inst1\|stepperDrive\[3\]" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst1\|stepperDrive\[2\] " "Info: Destination node Control:inst1\|stepperDrive\[2\]" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst1\|stepperDrive\[1\] " "Info: Destination node Control:inst1\|stepperDrive\[1\]" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst1\|stepperDrive\[0\] " "Info: Destination node Control:inst1\|stepperDrive\[0\]" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PEncoder:inst2|Equal0~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Warning: Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "xtalClk " "Warning: Node \"xtalClk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "xtalClk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Control:inst1\|PS.S0 register Control:inst1\|stepperDrive\[3\] -2.594 ns " "Info: Slack time is -2.594 ns between source register \"Control:inst1\|PS.S0\" and destination register \"Control:inst1\|stepperDrive\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.362 ns + Largest register register " "Info: + Largest register to register requirement is -1.362 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] destination 6.156 ns   Shortest register " "Info:   Shortest clock path from clock \"speedSel\[4\]\" to destination register is 6.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns speedSel\[4\] 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.371 ns) 2.205 ns PEncoder:inst2\|Equal0~0 2 COMB Unassigned 2 " "Info: 2: + IC(1.074 ns) + CELL(0.371 ns) = 2.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { speedSel[4] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.770 ns clkDivider:inst\|Mux0 3 COMB Unassigned 1 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 2.770 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 4.588 ns clkDivider:inst\|Mux0~clkctrl 4 COMB Unassigned 8 " "Info: 4: + IC(1.818 ns) + CELL(0.000 ns) = 4.588 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.156 ns Control:inst1\|stepperDrive\[3\] 5 REG Unassigned 1 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 6.156 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 31.56 % ) " "Info: Total cell delay = 1.943 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.213 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.213 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] destination 8.693 ns   Longest register " "Info:   Longest clock path from clock \"speedSel\[1\]\" to destination register is 8.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns speedSel\[1\] 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.420 ns) 2.643 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB Unassigned 1 " "Info: 2: + IC(1.463 ns) + CELL(0.420 ns) = 2.643 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.208 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB Unassigned 4 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 3.208 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.275 ns) 3.986 ns clkDivider:inst\|Mux0~1 4 COMB Unassigned 1 " "Info: 4: + IC(0.503 ns) + CELL(0.275 ns) = 3.986 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~1 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 4.742 ns clkDivider:inst\|Mux0~2 5 COMB Unassigned 1 " "Info: 5: + IC(0.336 ns) + CELL(0.420 ns) = 4.742 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { clkDivider:inst|Mux0~1 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.307 ns clkDivider:inst\|Mux0 6 COMB Unassigned 1 " "Info: 6: + IC(0.127 ns) + CELL(0.438 ns) = 5.307 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 7.125 ns clkDivider:inst\|Mux0~clkctrl 7 COMB Unassigned 8 " "Info: 7: + IC(1.818 ns) + CELL(0.000 ns) = 7.125 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 8.693 ns Control:inst1\|stepperDrive\[3\] 8 REG Unassigned 1 " "Info: 8: + IC(1.031 ns) + CELL(0.537 ns) = 8.693 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 34.51 % ) " "Info: Total cell delay = 3.000 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.693 ns ( 65.49 % ) " "Info: Total interconnect delay = 5.693 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] source 6.156 ns   Shortest register " "Info:   Shortest clock path from clock \"speedSel\[4\]\" to source register is 6.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns speedSel\[4\] 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.371 ns) 2.205 ns PEncoder:inst2\|Equal0~0 2 COMB Unassigned 2 " "Info: 2: + IC(1.074 ns) + CELL(0.371 ns) = 2.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { speedSel[4] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.770 ns clkDivider:inst\|Mux0 3 COMB Unassigned 1 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 2.770 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 4.588 ns clkDivider:inst\|Mux0~clkctrl 4 COMB Unassigned 8 " "Info: 4: + IC(1.818 ns) + CELL(0.000 ns) = 4.588 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.156 ns Control:inst1\|PS.S0 5 REG Unassigned 4 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 6.156 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 31.56 % ) " "Info: Total cell delay = 1.943 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.213 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.213 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] source 8.693 ns   Longest register " "Info:   Longest clock path from clock \"speedSel\[1\]\" to source register is 8.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns speedSel\[1\] 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.420 ns) 2.643 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB Unassigned 1 " "Info: 2: + IC(1.463 ns) + CELL(0.420 ns) = 2.643 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.208 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB Unassigned 4 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 3.208 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.275 ns) 3.986 ns clkDivider:inst\|Mux0~1 4 COMB Unassigned 1 " "Info: 4: + IC(0.503 ns) + CELL(0.275 ns) = 3.986 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~1 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 4.742 ns clkDivider:inst\|Mux0~2 5 COMB Unassigned 1 " "Info: 5: + IC(0.336 ns) + CELL(0.420 ns) = 4.742 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { clkDivider:inst|Mux0~1 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.307 ns clkDivider:inst\|Mux0 6 COMB Unassigned 1 " "Info: 6: + IC(0.127 ns) + CELL(0.438 ns) = 5.307 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 7.125 ns clkDivider:inst\|Mux0~clkctrl 7 COMB Unassigned 8 " "Info: 7: + IC(1.818 ns) + CELL(0.000 ns) = 7.125 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 8.693 ns Control:inst1\|PS.S0 8 REG Unassigned 4 " "Info: 8: + IC(1.031 ns) + CELL(0.537 ns) = 8.693 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 34.51 % ) " "Info: Total cell delay = 3.000 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.693 ns ( 65.49 % ) " "Info: Total interconnect delay = 5.693 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.232 ns - Longest register register " "Info: - Longest register to register delay is 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns Control:inst1\|stepperDrive~0 2 COMB Unassigned 2 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.398 ns) 1.148 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB Unassigned 1 " "Info: 3: + IC(0.127 ns) + CELL(0.398 ns) = 1.148 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.232 ns Control:inst1\|stepperDrive\[3\] 4 REG Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.232 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 51.30 % ) " "Info: Total cell delay = 0.632 ns ( 51.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 48.70 % ) " "Info: Total interconnect delay = 0.600 ns ( 48.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.232 ns register register " "Info: Estimated most critical path is register to register delay of 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LAB_X64_Y30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X64_Y30; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns Control:inst1\|stepperDrive~0 2 COMB LAB_X64_Y30 2 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X64_Y30; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.398 ns) 1.148 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LAB_X64_Y30 1 " "Info: 3: + IC(0.127 ns) + CELL(0.398 ns) = 1.148 ns; Loc. = LAB_X64_Y30; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.232 ns Control:inst1\|stepperDrive\[3\] 4 REG LAB_X64_Y30 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.232 ns; Loc. = LAB_X64_Y30; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 51.30 % ) " "Info: Total cell delay = 0.632 ns ( 51.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 48.70 % ) " "Info: Total interconnect delay = 0.600 ns ( 48.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stepOut\[3\] 0 " "Info: Pin \"stepOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stepOut\[2\] 0 " "Info: Pin \"stepOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stepOut\[1\] 0 " "Info: Pin \"stepOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stepOut\[0\] 0 " "Info: Pin \"stepOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 22:54:54 2022 " "Info: Processing ended: Fri Dec 16 22:54:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
