<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/evk-mimxrt685/RTE_Device.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_d75c7aa7beba495857a2fa2c341c2971.html">evk-mimxrt685</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTE_Device.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="a04702.png" border="0" usemap="#boardkit_2evk-mimxrt685_2_r_t_e___device_8hdep" alt=""/></div>
<map name="boardkit_2evk-mimxrt685_2_r_t_e___device_8hdep" id="boardkit_2evk-mimxrt685_2_r_t_e___device_8hdep">
<area shape="rect" id="node2" href="a00698.html" title="The evkmimxrt685.h file defines GPIO pin mappings for evkmimxrt685 board. " alt="" coords="5,95,161,136"/>
</map>
</div>
</div>
<p><a href="a04700_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6b312911602934f2275e5bfdd964a3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a6b312911602934f2275e5bfdd964a3c2">RTE_I2C2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6b312911602934f2275e5bfdd964a3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6833427b8acb64e5b2cdca71adc4731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aa6833427b8acb64e5b2cdca71adc4731">RTE_I2C2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa6833427b8acb64e5b2cdca71adc4731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea064b10335b5fbf54dea436d1cffb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a5ea064b10335b5fbf54dea436d1cffb6">RTE_I2C4_Master_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a5ea064b10335b5fbf54dea436d1cffb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b6c4d7a69c4717587a78f2947fc7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae4b6c4d7a69c4717587a78f2947fc7e6">RTE_I2C4_Master_DMA_CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ae4b6c4d7a69c4717587a78f2947fc7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b2c1002dc50e01a17a2ce94a628133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a17b2c1002dc50e01a17a2ce94a628133">RTE_USART0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a17b2c1002dc50e01a17a2ce94a628133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a3071e002a5a0ce4ac87de6dcc87bb3da">RTE_USART0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f0e0260407d14858ce86d2ffb75424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae8f0e0260407d14858ce86d2ffb75424">RTE_USART1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae8f0e0260407d14858ce86d2ffb75424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93373776f843912cefd1355e207352e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a93373776f843912cefd1355e207352e2">RTE_USART1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a93373776f843912cefd1355e207352e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4f5e1f698d40d9f7d716257536d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af4f4f5e1f698d40d9f7d716257536d42">RTE_USART2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4f4f5e1f698d40d9f7d716257536d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125adde5b7b5906d3427a57420322722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a125adde5b7b5906d3427a57420322722">RTE_USART2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a125adde5b7b5906d3427a57420322722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">RTE_USART3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fade6195385d3c00eeb16517725bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a64fade6195385d3c00eeb16517725bb5">RTE_USART3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a64fade6195385d3c00eeb16517725bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3716b269a4311d87ba183b633ebfad07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a3716b269a4311d87ba183b633ebfad07">RTE_USART4</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3716b269a4311d87ba183b633ebfad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccb132237192d276dec5fd1235d3124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#abccb132237192d276dec5fd1235d3124">RTE_USART4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abccb132237192d276dec5fd1235d3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c625ac67c8f31440a92490b6d767e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a5c2c625ac67c8f31440a92490b6d767e">RTE_USART5</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5c2c625ac67c8f31440a92490b6d767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf003f78b5c4c182d687b220e75e1dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aaf003f78b5c4c182d687b220e75e1dbb">RTE_USART5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaf003f78b5c4c182d687b220e75e1dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c0f3151f3f65559aec155908ac5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a43c0f3151f3f65559aec155908ac5804">USART_RX_BUFFER_LEN</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:a43c0f3151f3f65559aec155908ac5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe7d31cfa21c989ae68c212c8823e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#adfe7d31cfa21c989ae68c212c8823e21">USART0_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adfe7d31cfa21c989ae68c212c8823e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7db8ea4ae8a66409ef96424118d951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aae7db8ea4ae8a66409ef96424118d951">USART1_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aae7db8ea4ae8a66409ef96424118d951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654b70b56a24ea1ff1fdac8f378ae050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a654b70b56a24ea1ff1fdac8f378ae050">USART2_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a654b70b56a24ea1ff1fdac8f378ae050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf63dfd279d2d5e81514b2aa8d2fbc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#acf63dfd279d2d5e81514b2aa8d2fbc09">USART3_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acf63dfd279d2d5e81514b2aa8d2fbc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42233d962f08392fe286ed2e652eb9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a42233d962f08392fe286ed2e652eb9b1">USART4_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a42233d962f08392fe286ed2e652eb9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf986f272ddee5a6a2468fc75d2fdee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aaf986f272ddee5a6a2468fc75d2fdee8">USART5_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaf986f272ddee5a6a2468fc75d2fdee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81ac610cf7c74e61a85f1a3740fb22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af81ac610cf7c74e61a85f1a3740fb22b">RTE_USART0_DMA_TX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af81ac610cf7c74e61a85f1a3740fb22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d00eb7202289c47577da7ae83527ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a0d00eb7202289c47577da7ae83527ee2">RTE_USART0_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0d00eb7202289c47577da7ae83527ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e834b0e165260ad32db0d6586e00abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a1e834b0e165260ad32db0d6586e00abd">RTE_USART0_DMA_RX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1e834b0e165260ad32db0d6586e00abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764b3d48022468f836aa1ab0c6fe8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a0764b3d48022468f836aa1ab0c6fe8e0">RTE_USART0_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0764b3d48022468f836aa1ab0c6fe8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272ab6f694a794b54d6d0bacf4b030c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a272ab6f694a794b54d6d0bacf4b030c3">RTE_USART1_DMA_TX_CH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a272ab6f694a794b54d6d0bacf4b030c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7804081da977b330578221c5ce5ba89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a7804081da977b330578221c5ce5ba89e">RTE_USART1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a7804081da977b330578221c5ce5ba89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c326f4aa3f8ba10614f88755ac30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af78c326f4aa3f8ba10614f88755ac30e">RTE_USART1_DMA_RX_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af78c326f4aa3f8ba10614f88755ac30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58d0f95baca5b61fd1183daed257004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ab58d0f95baca5b61fd1183daed257004">RTE_USART1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ab58d0f95baca5b61fd1183daed257004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da147c7ce755201a079c412c098128f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a4da147c7ce755201a079c412c098128f">RTE_USART2_DMA_TX_CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a4da147c7ce755201a079c412c098128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a667adae4bda8ac302bcc85d4a7a004cd">RTE_USART2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aaf5d293f3353d103aa7fc672a3cf456d">RTE_USART2_DMA_RX_CH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">RTE_USART2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371552d64a4c36aa553a256ab52c4737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a371552d64a4c36aa553a256ab52c4737">RTE_USART3_DMA_TX_CH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a371552d64a4c36aa553a256ab52c4737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230981b96cecea4add332ecd40533454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a230981b96cecea4add332ecd40533454">RTE_USART3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a230981b96cecea4add332ecd40533454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09d3b40ddde8be68179be6d46400d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ab09d3b40ddde8be68179be6d46400d45">RTE_USART3_DMA_RX_CH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ab09d3b40ddde8be68179be6d46400d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae05b2c8a2baaa32c10d0af3457ce2e28">RTE_USART3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a583406cbb43d2e24e0cf8cafdb45d7d9">RTE_USART4_DMA_TX_CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ac4abea21e4bfc3d03539f739892b0e7f">RTE_USART4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3aa08740bc1278f56cb25413751053b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae3aa08740bc1278f56cb25413751053b">RTE_USART4_DMA_RX_CH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae3aa08740bc1278f56cb25413751053b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a84ae4f174efa1b7417b5a35d9b9e3de9">RTE_USART4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a5fc281007f625bf44a5b16d7f97c9f7b">RTE_USART5_DMA_TX_CH</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530f52cd5d979b98f959163c96e4413b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a530f52cd5d979b98f959163c96e4413b">RTE_USART5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a530f52cd5d979b98f959163c96e4413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af563379f0b22b56089642e1452293b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af563379f0b22b56089642e1452293b94">RTE_USART5_DMA_RX_CH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:af563379f0b22b56089642e1452293b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665e630b27a6713ff3055c9893403090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a665e630b27a6713ff3055c9893403090">RTE_USART5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a665e630b27a6713ff3055c9893403090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0529e9360e95f2b1e4c67b49ae2df44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a0529e9360e95f2b1e4c67b49ae2df44c">RTE_SPI0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0529e9360e95f2b1e4c67b49ae2df44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd0070f51cd6be78f323f82df082b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a7dd0070f51cd6be78f323f82df082b74">RTE_SPI0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7dd0070f51cd6be78f323f82df082b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc244beab1014dda00966fcbbb65578c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#adc244beab1014dda00966fcbbb65578c">RTE_SPI1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adc244beab1014dda00966fcbbb65578c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aa77f48b8f0f046f17b57ee388ba986c3">RTE_SPI1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c083e17af81df6307b6a09c7b526bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a23c083e17af81df6307b6a09c7b526bd">RTE_SPI2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a23c083e17af81df6307b6a09c7b526bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ec6eb776de0e8df30bc2acc19f9221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af6ec6eb776de0e8df30bc2acc19f9221">RTE_SPI2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af6ec6eb776de0e8df30bc2acc19f9221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aa78a035aaa73a024f3e9ad91e3d28c18">RTE_SPI3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262ea23b85408aacef35d7dea979abfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a262ea23b85408aacef35d7dea979abfd">RTE_SPI3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a262ea23b85408aacef35d7dea979abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea31062ae6c550905351bfac679210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ab5ea31062ae6c550905351bfac679210">RTE_SPI4</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab5ea31062ae6c550905351bfac679210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a82c99593680766a8a846cd0b1b0169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a0a82c99593680766a8a846cd0b1b0169">RTE_SPI4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0a82c99593680766a8a846cd0b1b0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9df7e872c3d3fe6576c2c22b77bd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a2f9df7e872c3d3fe6576c2c22b77bd81">RTE_SPI5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2f9df7e872c3d3fe6576c2c22b77bd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa9a5f5a97226220d95a9ecd3a6b51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#abfa9a5f5a97226220d95a9ecd3a6b51d">RTE_SPI5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abfa9a5f5a97226220d95a9ecd3a6b51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0490d17bf17b765bd14ddb6cf39cd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af0490d17bf17b765bd14ddb6cf39cd0c">RTE_SPI14</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af0490d17bf17b765bd14ddb6cf39cd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc507d52167b3a356c949e50cbccfdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a4fc507d52167b3a356c949e50cbccfdc">RTE_SPI14_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4fc507d52167b3a356c949e50cbccfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad172b156ee70236732ae9a521d233544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ad172b156ee70236732ae9a521d233544">RTE_SPI0_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:ad172b156ee70236732ae9a521d233544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07db38aa07d8f53247d9f336a103614e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a07db38aa07d8f53247d9f336a103614e">RTE_SPI0_DMA_TX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a07db38aa07d8f53247d9f336a103614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaede0b9427131087577590433607449d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aaede0b9427131087577590433607449d">RTE_SPI0_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aaede0b9427131087577590433607449d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02289057d22141bdfd1d02cfca6d6e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a02289057d22141bdfd1d02cfca6d6e9c">RTE_SPI0_DMA_RX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02289057d22141bdfd1d02cfca6d6e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7c2438e156f00d87ea9edbff1192f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a0c7c2438e156f00d87ea9edbff1192f2">RTE_SPI0_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0c7c2438e156f00d87ea9edbff1192f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962cb0c84a18aed8b10afd0d14835863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a962cb0c84a18aed8b10afd0d14835863">RTE_SPI1_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:a962cb0c84a18aed8b10afd0d14835863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7837804201c3faa8cb122bafb79b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af7837804201c3faa8cb122bafb79b78a">RTE_SPI1_DMA_TX_CH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:af7837804201c3faa8cb122bafb79b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2510e3e47782aa110b9863228c6b20ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a2510e3e47782aa110b9863228c6b20ff">RTE_SPI1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a2510e3e47782aa110b9863228c6b20ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237cd1f72122246b424ced52d44d7374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a237cd1f72122246b424ced52d44d7374">RTE_SPI1_DMA_RX_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a237cd1f72122246b424ced52d44d7374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08060b8c17ac92da6cde2af7d67ee095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a08060b8c17ac92da6cde2af7d67ee095">RTE_SPI1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a08060b8c17ac92da6cde2af7d67ee095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26b321ea05340be63b4a3672e735dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae26b321ea05340be63b4a3672e735dfd">RTE_SPI2_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:ae26b321ea05340be63b4a3672e735dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f55409f83ccf9410d19a06c89592cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a2f55409f83ccf9410d19a06c89592cf7">RTE_SPI2_DMA_TX_CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2f55409f83ccf9410d19a06c89592cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ad2c8040af8a79e4d3817c130ac28df6d">RTE_SPI2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">RTE_SPI2_DMA_RX_CH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ae14cfbbd7990b4e16da76447fd0f71d0">RTE_SPI2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a10663a019f3235678265e731234f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a4a10663a019f3235678265e731234f6d">RTE_SPI3_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:a4a10663a019f3235678265e731234f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede43b66781471d6f7824e1d8a5d678a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aede43b66781471d6f7824e1d8a5d678a">RTE_SPI3_DMA_TX_CH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aede43b66781471d6f7824e1d8a5d678a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9237e29a834083e9cff82ba51800ec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a9237e29a834083e9cff82ba51800ec0d">RTE_SPI3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a9237e29a834083e9cff82ba51800ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5a87ba91d16c71a803610ffbf40c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#adb5a87ba91d16c71a803610ffbf40c13">RTE_SPI3_DMA_RX_CH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:adb5a87ba91d16c71a803610ffbf40c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad946150307e0a2d3f1e4e030550dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aad946150307e0a2d3f1e4e030550dc68">RTE_SPI3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aad946150307e0a2d3f1e4e030550dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad176300e079101ee7d5c3addcddf513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aad176300e079101ee7d5c3addcddf513">RTE_SPI4_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:aad176300e079101ee7d5c3addcddf513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956855c142636770f6a7debe2aa013e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a956855c142636770f6a7debe2aa013e6">RTE_SPI4_DMA_TX_CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a956855c142636770f6a7debe2aa013e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ec0db7635e3be6822ac3d6b522aed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#aa3ec0db7635e3be6822ac3d6b522aed9">RTE_SPI4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aa3ec0db7635e3be6822ac3d6b522aed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd6e0050f362bd1bfd3a07a7e86b57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a7dd6e0050f362bd1bfd3a07a7e86b57a">RTE_SPI4_DMA_RX_CH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a7dd6e0050f362bd1bfd3a07a7e86b57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968c662515159592bfb826495d2d3c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a968c662515159592bfb826495d2d3c5d">RTE_SPI4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a968c662515159592bfb826495d2d3c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8838d6b769f9909c272f601c521a6ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a8838d6b769f9909c272f601c521a6ff6">RTE_SPI5_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:a8838d6b769f9909c272f601c521a6ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1041985ad6bcd91b3bb3cccd837aaaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a1041985ad6bcd91b3bb3cccd837aaaae">RTE_SPI5_DMA_TX_CH</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a1041985ad6bcd91b3bb3cccd837aaaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d306bb116961953c118532b719cc5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a8d306bb116961953c118532b719cc5a9">RTE_SPI5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a8d306bb116961953c118532b719cc5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa0bdc35c2121855560c7a6455dbddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a6aa0bdc35c2121855560c7a6455dbddf">RTE_SPI5_DMA_RX_CH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a6aa0bdc35c2121855560c7a6455dbddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab382c8c01e5955ace12e26b487622a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#ab382c8c01e5955ace12e26b487622a05">RTE_SPI5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ab382c8c01e5955ace12e26b487622a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd1ccea1446b6aa7732fa9ce52e6e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a9bd1ccea1446b6aa7732fa9ce52e6e2b">RTE_SPI14_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:a9bd1ccea1446b6aa7732fa9ce52e6e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffdacd20c8c01b8868f9350471565a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a7ffdacd20c8c01b8868f9350471565a2">RTE_SPI14_DMA_TX_CH</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a7ffdacd20c8c01b8868f9350471565a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570d35fc863df033d5c4c17bb2dede60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a570d35fc863df033d5c4c17bb2dede60">RTE_SPI14_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a570d35fc863df033d5c4c17bb2dede60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b4cb6a917372adf6c848c68d82c668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#af0b4cb6a917372adf6c848c68d82c668">RTE_SPI14_DMA_RX_CH</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:af0b4cb6a917372adf6c848c68d82c668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b1c382196f90cda47dbcffa3605349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04700.html#a00b1c382196f90cda47dbcffa3605349">RTE_SPI14_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a00b1c382196f90cda47dbcffa3605349"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6b312911602934f2275e5bfdd964a3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b312911602934f2275e5bfdd964a3c2">&#9670;&nbsp;</a></span>RTE_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00013">13</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa6833427b8acb64e5b2cdca71adc4731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6833427b8acb64e5b2cdca71adc4731">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00014">14</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5ea064b10335b5fbf54dea436d1cffb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea064b10335b5fbf54dea436d1cffb6">&#9670;&nbsp;</a></span>RTE_I2C4_Master_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_Master_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00017">17</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae4b6c4d7a69c4717587a78f2947fc7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b6c4d7a69c4717587a78f2947fc7e6">&#9670;&nbsp;</a></span>RTE_I2C4_Master_DMA_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_Master_DMA_CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00018">18</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0529e9360e95f2b1e4c67b49ae2df44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0529e9360e95f2b1e4c67b49ae2df44c">&#9670;&nbsp;</a></span>RTE_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00074">74</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7dd0070f51cd6be78f323f82df082b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd0070f51cd6be78f323f82df082b74">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00075">75</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a02289057d22141bdfd1d02cfca6d6e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02289057d22141bdfd1d02cfca6d6e9c">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00093">93</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0c7c2438e156f00d87ea9edbff1192f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7c2438e156f00d87ea9edbff1192f2">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00094">94</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a07db38aa07d8f53247d9f336a103614e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07db38aa07d8f53247d9f336a103614e">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00091">91</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaede0b9427131087577590433607449d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaede0b9427131087577590433607449d">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00092">92</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad172b156ee70236732ae9a521d233544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad172b156ee70236732ae9a521d233544">&#9670;&nbsp;</a></span>RTE_SPI0_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00090">90</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adc244beab1014dda00966fcbbb65578c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc244beab1014dda00966fcbbb65578c">&#9670;&nbsp;</a></span>RTE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00076">76</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af0490d17bf17b765bd14ddb6cf39cd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0490d17bf17b765bd14ddb6cf39cd0c">&#9670;&nbsp;</a></span>RTE_SPI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00086">86</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4fc507d52167b3a356c949e50cbccfdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc507d52167b3a356c949e50cbccfdc">&#9670;&nbsp;</a></span>RTE_SPI14_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00087">87</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af0b4cb6a917372adf6c848c68d82c668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b4cb6a917372adf6c848c68d82c668">&#9670;&nbsp;</a></span>RTE_SPI14_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14_DMA_RX_CH&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00129">129</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a00b1c382196f90cda47dbcffa3605349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b1c382196f90cda47dbcffa3605349">&#9670;&nbsp;</a></span>RTE_SPI14_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00130">130</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7ffdacd20c8c01b8868f9350471565a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffdacd20c8c01b8868f9350471565a2">&#9670;&nbsp;</a></span>RTE_SPI14_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14_DMA_TX_CH&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00127">127</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a570d35fc863df033d5c4c17bb2dede60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570d35fc863df033d5c4c17bb2dede60">&#9670;&nbsp;</a></span>RTE_SPI14_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00128">128</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9bd1ccea1446b6aa7732fa9ce52e6e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd1ccea1446b6aa7732fa9ce52e6e2b">&#9670;&nbsp;</a></span>RTE_SPI14_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI14_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00126">126</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa77f48b8f0f046f17b57ee388ba986c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77f48b8f0f046f17b57ee388ba986c3">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00077">77</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a237cd1f72122246b424ced52d44d7374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237cd1f72122246b424ced52d44d7374">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00099">99</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a08060b8c17ac92da6cde2af7d67ee095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08060b8c17ac92da6cde2af7d67ee095">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00100">100</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af7837804201c3faa8cb122bafb79b78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7837804201c3faa8cb122bafb79b78a">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_CH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00097">97</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2510e3e47782aa110b9863228c6b20ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2510e3e47782aa110b9863228c6b20ff">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00098">98</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a962cb0c84a18aed8b10afd0d14835863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962cb0c84a18aed8b10afd0d14835863">&#9670;&nbsp;</a></span>RTE_SPI1_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00096">96</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a23c083e17af81df6307b6a09c7b526bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c083e17af81df6307b6a09c7b526bd">&#9670;&nbsp;</a></span>RTE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00078">78</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af6ec6eb776de0e8df30bc2acc19f9221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ec6eb776de0e8df30bc2acc19f9221">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00079">79</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_CH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00105">105</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae14cfbbd7990b4e16da76447fd0f71d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14cfbbd7990b4e16da76447fd0f71d0">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00106">106</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2f55409f83ccf9410d19a06c89592cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f55409f83ccf9410d19a06c89592cf7">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00103">103</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad2c8040af8a79e4d3817c130ac28df6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8040af8a79e4d3817c130ac28df6d">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00104">104</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae26b321ea05340be63b4a3672e735dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26b321ea05340be63b4a3672e735dfd">&#9670;&nbsp;</a></span>RTE_SPI2_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00102">102</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa78a035aaa73a024f3e9ad91e3d28c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78a035aaa73a024f3e9ad91e3d28c18">&#9670;&nbsp;</a></span>RTE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00080">80</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a262ea23b85408aacef35d7dea979abfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262ea23b85408aacef35d7dea979abfd">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00081">81</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adb5a87ba91d16c71a803610ffbf40c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5a87ba91d16c71a803610ffbf40c13">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_CH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00111">111</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad946150307e0a2d3f1e4e030550dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad946150307e0a2d3f1e4e030550dc68">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00112">112</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aede43b66781471d6f7824e1d8a5d678a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede43b66781471d6f7824e1d8a5d678a">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_CH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00109">109</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9237e29a834083e9cff82ba51800ec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9237e29a834083e9cff82ba51800ec0d">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00110">110</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4a10663a019f3235678265e731234f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a10663a019f3235678265e731234f6d">&#9670;&nbsp;</a></span>RTE_SPI3_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00108">108</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab5ea31062ae6c550905351bfac679210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ea31062ae6c550905351bfac679210">&#9670;&nbsp;</a></span>RTE_SPI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00082">82</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0a82c99593680766a8a846cd0b1b0169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a82c99593680766a8a846cd0b1b0169">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00083">83</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7dd6e0050f362bd1bfd3a07a7e86b57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd6e0050f362bd1bfd3a07a7e86b57a">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_CH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00117">117</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a968c662515159592bfb826495d2d3c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968c662515159592bfb826495d2d3c5d">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00118">118</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a956855c142636770f6a7debe2aa013e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956855c142636770f6a7debe2aa013e6">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00115">115</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa3ec0db7635e3be6822ac3d6b522aed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ec0db7635e3be6822ac3d6b522aed9">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00116">116</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad176300e079101ee7d5c3addcddf513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad176300e079101ee7d5c3addcddf513">&#9670;&nbsp;</a></span>RTE_SPI4_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00114">114</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2f9df7e872c3d3fe6576c2c22b77bd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9df7e872c3d3fe6576c2c22b77bd81">&#9670;&nbsp;</a></span>RTE_SPI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00084">84</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abfa9a5f5a97226220d95a9ecd3a6b51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa9a5f5a97226220d95a9ecd3a6b51d">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00085">85</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a6aa0bdc35c2121855560c7a6455dbddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa0bdc35c2121855560c7a6455dbddf">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_RX_CH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00123">123</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab382c8c01e5955ace12e26b487622a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab382c8c01e5955ace12e26b487622a05">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00124">124</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1041985ad6bcd91b3bb3cccd837aaaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1041985ad6bcd91b3bb3cccd837aaaae">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_TX_CH&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00121">121</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8d306bb116961953c118532b719cc5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d306bb116961953c118532b719cc5a9">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00122">122</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8838d6b769f9909c272f601c521a6ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8838d6b769f9909c272f601c521a6ff6">&#9670;&nbsp;</a></span>RTE_SPI5_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00120">120</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a17b2c1002dc50e01a17a2ce94a628133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b2c1002dc50e01a17a2ce94a628133">&#9670;&nbsp;</a></span>RTE_USART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00021">21</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3071e002a5a0ce4ac87de6dcc87bb3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3071e002a5a0ce4ac87de6dcc87bb3da">&#9670;&nbsp;</a></span>RTE_USART0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00022">22</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1e834b0e165260ad32db0d6586e00abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e834b0e165260ad32db0d6586e00abd">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00045">45</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0764b3d48022468f836aa1ab0c6fe8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0764b3d48022468f836aa1ab0c6fe8e0">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00046">46</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af81ac610cf7c74e61a85f1a3740fb22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81ac610cf7c74e61a85f1a3740fb22b">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00043">43</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0d00eb7202289c47577da7ae83527ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d00eb7202289c47577da7ae83527ee2">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00044">44</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae8f0e0260407d14858ce86d2ffb75424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f0e0260407d14858ce86d2ffb75424">&#9670;&nbsp;</a></span>RTE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00023">23</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a93373776f843912cefd1355e207352e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93373776f843912cefd1355e207352e2">&#9670;&nbsp;</a></span>RTE_USART1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00024">24</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af78c326f4aa3f8ba10614f88755ac30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78c326f4aa3f8ba10614f88755ac30e">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00050">50</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab58d0f95baca5b61fd1183daed257004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58d0f95baca5b61fd1183daed257004">&#9670;&nbsp;</a></span>RTE_USART1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00051">51</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a272ab6f694a794b54d6d0bacf4b030c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272ab6f694a794b54d6d0bacf4b030c3">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_CH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00048">48</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7804081da977b330578221c5ce5ba89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7804081da977b330578221c5ce5ba89e">&#9670;&nbsp;</a></span>RTE_USART1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00049">49</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af4f4f5e1f698d40d9f7d716257536d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4f5e1f698d40d9f7d716257536d42">&#9670;&nbsp;</a></span>RTE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00025">25</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a125adde5b7b5906d3427a57420322722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125adde5b7b5906d3427a57420322722">&#9670;&nbsp;</a></span>RTE_USART2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00026">26</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf5d293f3353d103aa7fc672a3cf456d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5d293f3353d103aa7fc672a3cf456d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_CH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00055">55</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a54af00b2f29f1e9aeb10e1a59a4cde3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54af00b2f29f1e9aeb10e1a59a4cde3d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00056">56</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4da147c7ce755201a079c412c098128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da147c7ce755201a079c412c098128f">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00053">53</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a667adae4bda8ac302bcc85d4a7a004cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667adae4bda8ac302bcc85d4a7a004cd">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00054">54</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae6d7bafeb9d5b445ebadbd0f224bf1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d7bafeb9d5b445ebadbd0f224bf1a5">&#9670;&nbsp;</a></span>RTE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00027">27</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a64fade6195385d3c00eeb16517725bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fade6195385d3c00eeb16517725bb5">&#9670;&nbsp;</a></span>RTE_USART3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00028">28</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab09d3b40ddde8be68179be6d46400d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09d3b40ddde8be68179be6d46400d45">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_CH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00060">60</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae05b2c8a2baaa32c10d0af3457ce2e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05b2c8a2baaa32c10d0af3457ce2e28">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00061">61</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a371552d64a4c36aa553a256ab52c4737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371552d64a4c36aa553a256ab52c4737">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_CH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00058">58</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a230981b96cecea4add332ecd40533454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230981b96cecea4add332ecd40533454">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00059">59</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3716b269a4311d87ba183b633ebfad07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3716b269a4311d87ba183b633ebfad07">&#9670;&nbsp;</a></span>RTE_USART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00029">29</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abccb132237192d276dec5fd1235d3124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccb132237192d276dec5fd1235d3124">&#9670;&nbsp;</a></span>RTE_USART4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00030">30</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3aa08740bc1278f56cb25413751053b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3aa08740bc1278f56cb25413751053b">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_CH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00065">65</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a84ae4f174efa1b7417b5a35d9b9e3de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae4f174efa1b7417b5a35d9b9e3de9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00066">66</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a583406cbb43d2e24e0cf8cafdb45d7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583406cbb43d2e24e0cf8cafdb45d7d9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00063">63</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac4abea21e4bfc3d03539f739892b0e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4abea21e4bfc3d03539f739892b0e7f">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00064">64</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5c2c625ac67c8f31440a92490b6d767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2c625ac67c8f31440a92490b6d767e">&#9670;&nbsp;</a></span>RTE_USART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00031">31</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf003f78b5c4c182d687b220e75e1dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf003f78b5c4c182d687b220e75e1dbb">&#9670;&nbsp;</a></span>RTE_USART5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00032">32</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af563379f0b22b56089642e1452293b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af563379f0b22b56089642e1452293b94">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_CH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00070">70</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a665e630b27a6713ff3055c9893403090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665e630b27a6713ff3055c9893403090">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00071">71</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5fc281007f625bf44a5b16d7f97c9f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc281007f625bf44a5b16d7f97c9f7b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_CH&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00068">68</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a530f52cd5d979b98f959163c96e4413b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530f52cd5d979b98f959163c96e4413b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00069">69</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adfe7d31cfa21c989ae68c212c8823e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe7d31cfa21c989ae68c212c8823e21">&#9670;&nbsp;</a></span>USART0_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_RX_BUFFER_ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00036">36</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aae7db8ea4ae8a66409ef96424118d951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7db8ea4ae8a66409ef96424118d951">&#9670;&nbsp;</a></span>USART1_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_RX_BUFFER_ENABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00037">37</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a654b70b56a24ea1ff1fdac8f378ae050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654b70b56a24ea1ff1fdac8f378ae050">&#9670;&nbsp;</a></span>USART2_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_RX_BUFFER_ENABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00038">38</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acf63dfd279d2d5e81514b2aa8d2fbc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf63dfd279d2d5e81514b2aa8d2fbc09">&#9670;&nbsp;</a></span>USART3_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_RX_BUFFER_ENABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00039">39</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a42233d962f08392fe286ed2e652eb9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42233d962f08392fe286ed2e652eb9b1">&#9670;&nbsp;</a></span>USART4_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART4_RX_BUFFER_ENABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00040">40</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf986f272ddee5a6a2468fc75d2fdee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf986f272ddee5a6a2468fc75d2fdee8">&#9670;&nbsp;</a></span>USART5_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART5_RX_BUFFER_ENABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00041">41</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a43c0f3151f3f65559aec155908ac5804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c0f3151f3f65559aec155908ac5804">&#9670;&nbsp;</a></span>USART_RX_BUFFER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RX_BUFFER_LEN&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04700_source.html#l00035">35</a> of file <a class="el" href="a04700_source.html">RTE_Device.h</a>.</p>

</div>
</div>
</div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
