Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Mon Jan  6 17:06:45 2025
| Host             : bhashni-Vivobook-ASUSLaptop-X1502ZA-X1502ZA running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file Kintex_Golden_wrapper_power_routed.rpt -pb Kintex_Golden_wrapper_power_summary_routed.pb -rpx Kintex_Golden_wrapper_power_routed.rpx
| Design           : Kintex_Golden_wrapper
| Device           : xcku11p-ffva1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.552        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.775        |
| Device Static (W)        | 0.777        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.094 |        9 |       --- |             --- |
| CLB Logic                |     0.033 |    54188 |       --- |             --- |
|   LUT as Logic           |     0.024 |    17928 |    298560 |            6.00 |
|   LUT as Distributed RAM |     0.004 |     1325 |    148320 |            0.89 |
|   Register               |     0.003 |    24609 |    597120 |            4.12 |
|   LUT as Shift Register  |     0.001 |      529 |    148320 |            0.36 |
|   CARRY8                 |    <0.001 |      149 |     37320 |            0.40 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |     0.000 |     1938 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      277 |    298560 |            0.09 |
| Signals                  |     0.069 |    42654 |       --- |             --- |
| Block RAM                |     0.178 |     65.5 |       600 |           10.92 |
| DSPs                     |    <0.001 |        3 |      2928 |            0.10 |
| I/O                      |     0.006 |        2 |       464 |            0.43 |
| GTH                      |     0.284 |        1 |        20 |            5.00 |
| Hard IPs                 |     0.110 |        1 |       --- |             --- |
|   PCIE                   |     0.110 |        1 |       --- |             --- |
| Static Power             |     0.777 |          |           |                 |
| Total                    |     1.552 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.772 |       0.571 |      0.201 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.071 |       0.001 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.029 |       0.027 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.219 |       0.000 |      0.219 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.058 |       0.003 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVcc    |       0.900 |     0.071 |       0.061 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.177 |       0.154 |      0.023 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.012 |       0.012 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                                       | Domain                                                                                                                                                                                                                                                                                                                                                                                                                       | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                               | Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                 |            33.3 |
| Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                             | Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                                                                                                                                      |            66.7 |
| Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                  | Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             4.0 |
| Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                             | Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                    |          1000.0 |
| axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                             | Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                   |             8.0 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Kintex_Golden_wrapper         |     0.775 |
|   Kintex_Golden_i             |     0.775 |
|     axi_cdma_0                |     0.004 |
|       U0                      |     0.004 |
|     axi_hwicap_0              |     0.006 |
|       U0                      |     0.006 |
|     axi_interconnect_0        |     0.013 |
|       m01_couplers            |     0.002 |
|       m02_couplers            |     0.002 |
|       m03_couplers            |     0.002 |
|       s00_couplers            |     0.002 |
|       xbar                    |     0.006 |
|     axi_quad_spi_0            |     0.005 |
|       U0                      |     0.005 |
|     blk_mem_gen_0             |     0.002 |
|       U0                      |     0.002 |
|     blk_mem_gen_1             |     0.002 |
|       U0                      |     0.002 |
|     blk_mem_gen_2             |     0.002 |
|       U0                      |     0.002 |
|     generic_regs32_0          |     0.002 |
|       U0                      |     0.002 |
|     microblaze_0              |     0.018 |
|       U0                      |     0.018 |
|     microblaze_0_axi_periph   |     0.037 |
|       m00_couplers            |     0.004 |
|       m01_couplers            |     0.003 |
|       m03_couplers            |     0.006 |
|       m04_couplers            |     0.004 |
|       m05_couplers            |     0.003 |
|       m06_couplers            |     0.004 |
|       m07_couplers            |     0.004 |
|       s00_couplers            |     0.002 |
|       xbar                    |     0.007 |
|     microblaze_0_local_memory |     0.013 |
|       lmb_bram                |     0.013 |
|     util_ds_buf_0             |     0.006 |
|       U0                      |     0.006 |
|     xdma_0                    |     0.659 |
|       inst                    |     0.659 |
+-------------------------------+-----------+


