// Seed: 1073866600
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  wire id_6;
  tri1 id_7 = 1'h0, id_8, id_9, id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5
    , id_9,
    input tri1 id_6,
    output tri0 id_7
);
  wire id_10;
  always id_4 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_5,
      id_6,
      id_5
  );
endmodule
