Sophisticated DMA controllers share control/status information with the CPU using <SPAN class=cloze>[...]</SPAN>