<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterInfoEmitter.cpp source code [llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="BitVectorEmitter "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='RegisterInfoEmitter.cpp.html'>RegisterInfoEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterInfoEmitter.cpp - Generate a Register File Desc. -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This tablegen backend is responsible for emitting a description of a target</i></td></tr>
<tr><th id="10">10</th><td><i>// register file for a code generator.  It uses instances of the Register,</i></td></tr>
<tr><th id="11">11</th><td><i>// RegisterAliases, and RegisterClass classes to gather this information.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="CodeGenRegisters.h.html">"CodeGenRegisters.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="CodeGenTarget.h.html">"CodeGenTarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SequenceToOffsetTable.h.html">"SequenceToOffsetTable.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="Types.h.html">"Types.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/Support/Format.h.html">"llvm/Support/Format.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/TableGen/Error.h.html">"llvm/TableGen/Error.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/TableGen/SetTheory.h.html">"llvm/TableGen/SetTheory.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/TableGen/TableGenBackend.h.html">"llvm/TableGen/TableGenBackend.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/c++/7/deque.html">&lt;deque&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionCategory" title='llvm::cl::OptionCategory' data-ref="llvm::cl::OptionCategory">OptionCategory</a> <dfn class="decl def" id="RegisterInfoCat" title='RegisterInfoCat' data-ref="RegisterInfoCat">RegisterInfoCat</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl14OptionCategoryC1ENS_9StringRefES2_" title='llvm::cl::OptionCategory::OptionCategory' data-ref="_ZN4llvm2cl14OptionCategoryC1ENS_9StringRefES2_">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Options for -gen-register-info"</q>);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="50">50</th><td>    <dfn class="tu decl def" id="RegisterInfoDebug" title='RegisterInfoDebug' data-type='cl::opt&lt;bool&gt;' data-ref="RegisterInfoDebug">RegisterInfoDebug</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"register-info-debug"</q>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="51">51</th><td>                      <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Dump register information to help debugging"</q>),</td></tr>
<tr><th id="52">52</th><td>                      <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::cat" title='llvm::cl::cat' data-ref="llvm::cl::cat">cat</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3catC1ERNS0_14OptionCategoryE" title='llvm::cl::cat::cat' data-ref="_ZN4llvm2cl3catC1ERNS0_14OptionCategoryE">(</a><a class="ref" href="#RegisterInfoCat" title='RegisterInfoCat' data-ref="RegisterInfoCat">RegisterInfoCat</a>));</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>namespace</b> {</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</dfn> {</td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> <dfn class="tu decl" id="(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-type='llvm::CodeGenTarget' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterInfoEmitter::Records" title='(anonymous namespace)::RegisterInfoEmitter::Records' data-type='llvm::RecordKeeper &amp;' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Records">Records</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>public</b>:</td></tr>
<tr><th id="61">61</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::RegisterInfoEmitter::RegisterInfoEmitter' data-type='void (anonymous namespace)::RegisterInfoEmitter::RegisterInfoEmitter(llvm::RecordKeeper &amp; R)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitterC1ERN4llvm12RecordKeeperE">RegisterInfoEmitter</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col1 decl" id="1R" title='R' data-type='llvm::RecordKeeper &amp;' data-ref="1R">R</dfn>) : <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='w' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a><a class="ref" href="CodeGenTarget.h.html#_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE" title='llvm::CodeGenTarget::CodeGenTarget' data-ref="_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE">(</a><a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Records" title='(anonymous namespace)::RegisterInfoEmitter::Records' data-use='w' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Records">Records</a>(<a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>) {</td></tr>
<tr><th id="62">62</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col2 decl" id="2RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="2RegBank">RegBank</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget10getRegBankEv" title='llvm::CodeGenTarget::getRegBank' data-ref="_ZNK4llvm13CodeGenTarget10getRegBankEv">getRegBank</a>();</td></tr>
<tr><th id="63">63</th><td>    <a class="local col2 ref" href="#2RegBank" title='RegBank' data-ref="2RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv" title='llvm::CodeGenRegBank::computeDerivedInfo' data-ref="_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv">computeDerivedInfo</a>();</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runEnums - Print out enum values for all of the registers.</i></td></tr>
<tr><th id="67">67</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runEnums' data-type='void (anonymous namespace)::RegisterInfoEmitter::runEnums(llvm::raw_ostream &amp; o, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; Bank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runEnums</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="3o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="3o">o</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col4 decl" id="4Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="4Target">Target</dfn>, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col5 decl" id="5Bank" title='Bank' data-type='llvm::CodeGenRegBank &amp;' data-ref="5Bank">Bank</dfn>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runMCDesc - Print out MC register descriptions.</i></td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runMCDesc' data-type='void (anonymous namespace)::RegisterInfoEmitter::runMCDesc(llvm::raw_ostream &amp; o, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; Bank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runMCDesc</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="6o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="6o">o</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col7 decl" id="7Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="7Target">Target</dfn>, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col8 decl" id="8Bank" title='Bank' data-type='llvm::CodeGenRegBank &amp;' data-ref="8Bank">Bank</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runTargetHeader - Emit a header fragment for the register info emitter.</i></td></tr>
<tr><th id="73">73</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runTargetHeader' data-type='void (anonymous namespace)::RegisterInfoEmitter::runTargetHeader(llvm::raw_ostream &amp; o, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; Bank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runTargetHeader</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="9o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="9o">o</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col0 decl" id="10Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="10Target">Target</dfn>,</td></tr>
<tr><th id="74">74</th><td>                       <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col1 decl" id="11Bank" title='Bank' data-type='llvm::CodeGenRegBank &amp;' data-ref="11Bank">Bank</dfn>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runTargetDesc - Output the target register and register file descriptions.</i></td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runTargetDesc' data-type='void (anonymous namespace)::RegisterInfoEmitter::runTargetDesc(llvm::raw_ostream &amp; o, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; Bank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runTargetDesc</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="12o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="12o">o</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col3 decl" id="13Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="13Target">Target</dfn>,</td></tr>
<tr><th id="78">78</th><td>                     <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="14Bank" title='Bank' data-type='llvm::CodeGenRegBank &amp;' data-ref="14Bank">Bank</dfn>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE">// run - Output the register file description.</i></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterInfoEmitter::run' data-type='void (anonymous namespace)::RegisterInfoEmitter::run(llvm::raw_ostream &amp; o)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE">run</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="15o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="15o">o</dfn>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterInfoEmitter::debugDump' data-type='void (anonymous namespace)::RegisterInfoEmitter::debugDump(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE">debugDump</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="16OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="16OS">OS</dfn>);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>private</b>:</td></tr>
<tr><th id="86">86</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMapping' data-type='void (anonymous namespace)::RegisterInfoEmitter::EmitRegMapping(llvm::raw_ostream &amp; o, const std::deque&lt;CodeGenRegister&gt; &amp; Regs, bool isCtor)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMapping</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="17o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="17o">o</dfn>, <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>&gt; &amp;<dfn class="local col8 decl" id="18Regs" title='Regs' data-type='const std::deque&lt;CodeGenRegister&gt; &amp;' data-ref="18Regs">Regs</dfn>,</td></tr>
<tr><th id="87">87</th><td>                      <em>bool</em> <dfn class="local col9 decl" id="19isCtor" title='isCtor' data-type='bool' data-ref="19isCtor">isCtor</dfn>);</td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMappingTables' data-type='void (anonymous namespace)::RegisterInfoEmitter::EmitRegMappingTables(llvm::raw_ostream &amp; o, const std::deque&lt;CodeGenRegister&gt; &amp; Regs, bool isCtor)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMappingTables</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="20o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="20o">o</dfn>,</td></tr>
<tr><th id="89">89</th><td>                            <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>&gt; &amp;<dfn class="local col1 decl" id="21Regs" title='Regs' data-type='const std::deque&lt;CodeGenRegister&gt; &amp;' data-ref="21Regs">Regs</dfn>,</td></tr>
<tr><th id="90">90</th><td>                            <em>bool</em> <dfn class="local col2 decl" id="22isCtor" title='isCtor' data-type='bool' data-ref="22isCtor">isCtor</dfn>);</td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegUnitPressure' data-type='void (anonymous namespace)::RegisterInfoEmitter::EmitRegUnitPressure(llvm::raw_ostream &amp; OS, const llvm::CodeGenRegBank &amp; RegBank, const std::string &amp; ClassName)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">EmitRegUnitPressure</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="23OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="23OS">OS</dfn>, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="24RegBank" title='RegBank' data-type='const llvm::CodeGenRegBank &amp;' data-ref="24RegBank">RegBank</dfn>,</td></tr>
<tr><th id="92">92</th><td>                           <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col5 decl" id="25ClassName" title='ClassName' data-type='const std::string &amp;' data-ref="25ClassName">ClassName</dfn>);</td></tr>
<tr><th id="93">93</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter24emitComposeSubRegIndicesERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndices' data-type='void (anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndices(llvm::raw_ostream &amp; OS, llvm::CodeGenRegBank &amp; RegBank, const std::string &amp; ClassName)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter24emitComposeSubRegIndicesERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">emitComposeSubRegIndices</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="26OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="26OS">OS</dfn>, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col7 decl" id="27RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="27RegBank">RegBank</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col8 decl" id="28ClassName" title='ClassName' data-type='const std::string &amp;' data-ref="28ClassName">ClassName</dfn>);</td></tr>
<tr><th id="95">95</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndexLaneMask' data-type='void (anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndexLaneMask(llvm::raw_ostream &amp; OS, llvm::CodeGenRegBank &amp; RegBank, const std::string &amp; ClassName)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">emitComposeSubRegIndexLaneMask</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="29OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="29OS">OS</dfn>, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col0 decl" id="30RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="30RegBank">RegBank</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                      <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="31ClassName" title='ClassName' data-type='const std::string &amp;' data-ref="31ClassName">ClassName</dfn>);</td></tr>
<tr><th id="97">97</th><td>};</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runEnums - Print out enum values for all of the registers.</i></td></tr>
<tr><th id="102">102</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runEnums' data-type='void (anonymous namespace)::RegisterInfoEmitter::runEnums(llvm::raw_ostream &amp; OS, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; Bank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runEnums</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="32OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="32OS">OS</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                   <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col3 decl" id="33Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="33Target">Target</dfn>, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="34Bank" title='Bank' data-type='llvm::CodeGenRegBank &amp;' data-ref="34Bank">Bank</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="35Registers" title='Registers' data-type='const std::deque&lt;llvm::CodeGenRegister, std::allocator&lt;llvm::CodeGenRegister&gt; &gt; &amp;' data-ref="35Registers">Registers</dfn> = <a class="local col4 ref" href="#34Bank" title='Bank' data-ref="34Bank">Bank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank12getRegistersEv" title='llvm::CodeGenRegBank::getRegisters' data-ref="_ZN4llvm14CodeGenRegBank12getRegistersEv">getRegisters</a>();</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Register enums are stored as uint16_t in the tables. Make sure we'll fit.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Registers.size() &lt;= 0xffff &amp;&amp; &quot;Too many regs to fit in tables&quot;) ? void (0) : __assert_fail (&quot;Registers.size() &lt;= 0xffff &amp;&amp; \&quot;Too many regs to fit in tables\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 107, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Registers" title='Registers' data-ref="35Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() &lt;= <var>0xffff</var> &amp;&amp; <q>"Too many regs to fit in tables"</q>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="36Namespace" title='Namespace' data-type='llvm::StringRef' data-ref="36Namespace">Namespace</dfn> = <a class="local col5 ref" href="#35Registers" title='Registers' data-ref="35Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5frontEv" title='std::deque::front' data-ref="_ZNKSt5deque5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Namespace"</q>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Target Register Enum Values"</q>, <span class='refarg'><a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a></span>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#ifdef GET_REGINFO_ENUM\n"</q>;</td></tr>
<tr><th id="114">114</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_REGINFO_ENUM\n\n"</q>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace llvm {\n\n"</q>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"class MCRegisterClass;\n"</q></td></tr>
<tr><th id="119">119</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterClass "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#33Target" title='Target' data-ref="33Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>()</td></tr>
<tr><th id="120">120</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses[];\n\n"</q>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (!<a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="123">123</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {\n"</q>;</td></tr>
<tr><th id="124">124</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"enum {\n  NoRegister,\n"</q>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="37Reg" title='Reg' data-type='const llvm::CodeGenRegister &amp;' data-ref="37Reg">Reg</dfn> : <a class="local col5 ref" href="#35Registers" title='Registers' data-ref="35Registers">Registers</a>)</td></tr>
<tr><th id="127">127</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q>;</td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Registers.size() == Registers.back().EnumValue &amp;&amp; &quot;Register enum value mismatch!&quot;) ? void (0) : __assert_fail (&quot;Registers.size() == Registers.back().EnumValue &amp;&amp; \&quot;Register enum value mismatch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 129, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Registers" title='Registers' data-ref="35Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() == <a class="local col5 ref" href="#35Registers" title='Registers' data-ref="35Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4backEv" title='std::deque::back' data-ref="_ZNKSt5deque4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> &amp;&amp;</td></tr>
<tr><th id="129">129</th><td>         <q>"Register enum value mismatch!"</q>);</td></tr>
<tr><th id="130">130</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  NUM_TARGET_REGS \t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#35Registers" title='Registers' data-ref="35Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>()+<var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="131">131</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (!<a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="133">133</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="38RegisterClasses" title='RegisterClasses' data-type='const std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="38RegisterClasses">RegisterClasses</dfn> = <a class="local col4 ref" href="#34Bank" title='Bank' data-ref="34Bank">Bank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (!<a class="local col8 ref" href="#38RegisterClasses" title='RegisterClasses' data-ref="38RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>()) {</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <i>// RegisterClass enums are stored as uint16_t in the tables.</i></td></tr>
<tr><th id="139">139</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegisterClasses.size() &lt;= 0xffff &amp;&amp; &quot;Too many register classes to fit in tables&quot;) ? void (0) : __assert_fail (&quot;RegisterClasses.size() &lt;= 0xffff &amp;&amp; \&quot;Too many register classes to fit in tables\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 140, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#38RegisterClasses" title='RegisterClasses' data-ref="38RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() &lt;= <var>0xffff</var> &amp;&amp;</td></tr>
<tr><th id="140">140</th><td>           <q>"Too many register classes to fit in tables"</q>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n// Register classes\n\n"</q>;</td></tr>
<tr><th id="143">143</th><td>    <b>if</b> (!<a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="144">144</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {\n"</q>;</td></tr>
<tr><th id="145">145</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"enum {\n"</q>;</td></tr>
<tr><th id="146">146</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="39RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="39RC">RC</dfn> : <a class="local col8 ref" href="#38RegisterClasses" title='RegisterClasses' data-ref="38RegisterClasses">RegisterClasses</a>)</td></tr>
<tr><th id="147">147</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#39RC" title='RC' data-ref="39RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClassID"</q></td></tr>
<tr><th id="148">148</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#39RC" title='RC' data-ref="39RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q>;</td></tr>
<tr><th id="149">149</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  };\n"</q>;</td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (!<a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="151">151</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; &amp;<dfn class="local col0 decl" id="40RegAltNameIndices" title='RegAltNameIndices' data-type='const std::vector&lt;Record *&gt; &amp;' data-ref="40RegAltNameIndices">RegAltNameIndices</dfn> = <a class="local col3 ref" href="#33Target" title='Target' data-ref="33Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget20getRegAltNameIndicesEv" title='llvm::CodeGenTarget::getRegAltNameIndices' data-ref="_ZNK4llvm13CodeGenTarget20getRegAltNameIndicesEv">getRegAltNameIndices</a>();</td></tr>
<tr><th id="155">155</th><td>  <i>// If the only definition is the default NoRegAltName, we don't need to</i></td></tr>
<tr><th id="156">156</th><td><i>  // emit anything.</i></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="local col0 ref" href="#40RegAltNameIndices" title='RegAltNameIndices' data-ref="40RegAltNameIndices">RegAltNameIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="158">158</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n// Register alternate name indices\n\n"</q>;</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (!<a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="160">160</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {\n"</q>;</td></tr>
<tr><th id="161">161</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"enum {\n"</q>;</td></tr>
<tr><th id="162">162</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="41i" title='i' data-type='unsigned int' data-ref="41i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="42e" title='e' data-type='unsigned int' data-ref="42e">e</dfn> = <a class="local col0 ref" href="#40RegAltNameIndices" title='RegAltNameIndices' data-ref="40RegAltNameIndices">RegAltNameIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#41i" title='i' data-ref="41i">i</a> != <a class="local col2 ref" href="#42e" title='e' data-ref="42e">e</a>; ++<a class="local col1 ref" href="#41i" title='i' data-ref="41i">i</a>)</td></tr>
<tr><th id="163">163</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#40RegAltNameIndices" title='RegAltNameIndices' data-ref="40RegAltNameIndices">RegAltNameIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#41i" title='i' data-ref="41i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#41i" title='i' data-ref="41i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="164">164</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  NUM_TARGET_REG_ALT_NAMES = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col0 ref" href="#40RegAltNameIndices" title='RegAltNameIndices' data-ref="40RegAltNameIndices">RegAltNameIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="165">165</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (!<a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="167">167</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Namespace" title='Namespace' data-ref="36Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="43SubRegIndices" title='SubRegIndices' data-type='const std::deque&lt;llvm::CodeGenSubRegIndex, std::allocator&lt;llvm::CodeGenSubRegIndex&gt; &gt; &amp;' data-ref="43SubRegIndices">SubRegIndices</dfn> = <a class="local col4 ref" href="#34Bank" title='Bank' data-ref="34Bank">Bank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>();</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (!<a class="local col3 ref" href="#43SubRegIndices" title='SubRegIndices' data-ref="43SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5emptyEv" title='std::deque::empty' data-ref="_ZNKSt5deque5emptyEv">empty</a>()) {</td></tr>
<tr><th id="172">172</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n// Subregister indices\n\n"</q>;</td></tr>
<tr><th id="173">173</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="44Namespace" title='Namespace' data-type='std::string' data-ref="44Namespace">Namespace</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col3 ref" href="#43SubRegIndices" title='SubRegIndices' data-ref="43SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5frontEv" title='std::deque::front' data-ref="_ZNKSt5deque5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv" title='llvm::CodeGenSubRegIndex::getNamespace' data-ref="_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv">getNamespace</a>();</td></tr>
<tr><th id="174">174</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44Namespace" title='Namespace' data-ref="44Namespace">Namespace</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>())</td></tr>
<tr><th id="175">175</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#44Namespace" title='Namespace' data-ref="44Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {\n"</q>;</td></tr>
<tr><th id="176">176</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"enum {\n  NoSubRegister,\n"</q>;</td></tr>
<tr><th id="177">177</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45i" title='i' data-type='unsigned int' data-ref="45i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="178">178</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="46Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="46Idx">Idx</dfn> : <a class="local col3 ref" href="#43SubRegIndices" title='SubRegIndices' data-ref="43SubRegIndices">SubRegIndices</a>)</td></tr>
<tr><th id="179">179</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#46Idx" title='Idx' data-ref="46Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> ++<a class="local col5 ref" href="#45i" title='i' data-ref="45i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="180">180</th><td>    <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  NUM_TARGET_SUBREGS\n};\n"</q>;</td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44Namespace" title='Namespace' data-ref="44Namespace">Namespace</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>())</td></tr>
<tr><th id="182">182</th><td>      <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#44Namespace" title='Namespace' data-ref="44Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace llvm\n\n"</q>;</td></tr>
<tr><th id="186">186</th><td>  <a class="local col2 ref" href="#32OS" title='OS' data-ref="32OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_REGINFO_ENUM\n\n"</q>;</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL8printIntRN4llvm11raw_ostreamEi" title='printInt' data-type='void printInt(llvm::raw_ostream &amp; OS, int Val)' data-ref="_ZL8printIntRN4llvm11raw_ostreamEi">printInt</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="47OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="47OS">OS</dfn>, <em>int</em> <dfn class="local col8 decl" id="48Val" title='Val' data-type='int' data-ref="48Val">Val</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#48Val" title='Val' data-ref="48Val">Val</a>;</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::</td></tr>
<tr><th id="194">194</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegUnitPressure' data-type='void (anonymous namespace)::RegisterInfoEmitter::EmitRegUnitPressure(llvm::raw_ostream &amp; OS, const llvm::CodeGenRegBank &amp; RegBank, const std::string &amp; ClassName)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">EmitRegUnitPressure</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="49OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="49OS">OS</dfn>, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col0 decl" id="50RegBank" title='RegBank' data-type='const llvm::CodeGenRegBank &amp;' data-ref="50RegBank">RegBank</dfn>,</td></tr>
<tr><th id="195">195</th><td>                    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="51ClassName" title='ClassName' data-type='const std::string &amp;' data-ref="51ClassName">ClassName</dfn>) {</td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52NumRCs" title='NumRCs' data-type='unsigned int' data-ref="52NumRCs">NumRCs</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZNK4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>();</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53NumSets" title='NumSets' data-type='unsigned int' data-ref="53NumSets">NumSets</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank21getNumRegPressureSetsEv" title='llvm::CodeGenRegBank::getNumRegPressureSets' data-ref="_ZNK4llvm14CodeGenRegBank21getNumRegPressureSetsEv">getNumRegPressureSets</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Get the weight in units of pressure for this register class.\n"</q></td></tr>
<tr><th id="200">200</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const RegClassWeight &amp;"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q></td></tr>
<tr><th id="201">201</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"getRegClassWeight(const TargetRegisterClass *RC) const {\n"</q></td></tr>
<tr><th id="202">202</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const RegClassWeight RCWeightTable[] = {\n"</q>;</td></tr>
<tr><th id="203">203</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="54RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="54RC">RC</dfn> : <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZNK4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>()) {</td></tr>
<tr><th id="204">204</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="local col5 decl" id="55Regs" title='Regs' data-type='const CodeGenRegister::Vec &amp;' data-ref="55Regs">Regs</dfn> = <a class="local col4 ref" href="#54RC" title='RC' data-ref="54RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>();</td></tr>
<tr><th id="205">205</th><td>    <b>if</b> (<a class="local col5 ref" href="#55Regs" title='Regs' data-ref="55Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() || <a class="local col4 ref" href="#54RC" title='RC' data-ref="54RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a>)</td></tr>
<tr><th id="206">206</th><td>      <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    {0, 0"</q>;</td></tr>
<tr><th id="207">207</th><td>    <b>else</b> {</td></tr>
<tr><th id="208">208</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="56RegUnits" title='RegUnits' data-type='std::vector&lt;unsigned int&gt;' data-ref="56RegUnits">RegUnits</dfn>;</td></tr>
<tr><th id="209">209</th><td>      <a class="local col4 ref" href="#54RC" title='RC' data-ref="54RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE" title='llvm::CodeGenRegisterClass::buildRegUnitSet' data-ref="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE">buildRegUnitSet</a>(<a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>, <span class='refarg'><a class="local col6 ref" href="#56RegUnits" title='RegUnits' data-ref="56RegUnits">RegUnits</a></span>);</td></tr>
<tr><th id="210">210</th><td>      <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    {"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#55Regs" title='Regs' data-ref="55Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>())-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::getWeight' data-ref="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE">getWeight</a>(<a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>)</td></tr>
<tr><th id="211">211</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank19getRegUnitSetWeightERKSt6vectorIjSaIjEE" title='llvm::CodeGenRegBank::getRegUnitSetWeight' data-ref="_ZNK4llvm14CodeGenRegBank19getRegUnitSetWeightERKSt6vectorIjSaIjEE">getRegUnitSetWeight</a>(<a class="local col6 ref" href="#56RegUnits" title='RegUnits' data-ref="56RegUnits">RegUnits</a>);</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"},  \t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#54RC" title='RC' data-ref="54RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q></td></tr>
<tr><th id="216">216</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return RCWeightTable[RC-&gt;getID()];\n"</q></td></tr>
<tr><th id="217">217</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// Reasonable targets (not ARMv7) have unit weight for all units, so don't</i></td></tr>
<tr><th id="220">220</th><td><i>  // bother generating a table.</i></td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57RegUnitsHaveUnitWeight" title='RegUnitsHaveUnitWeight' data-type='bool' data-ref="57RegUnitsHaveUnitWeight">RegUnitsHaveUnitWeight</dfn> = <b>true</b>;</td></tr>
<tr><th id="222">222</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58UnitIdx" title='UnitIdx' data-type='unsigned int' data-ref="58UnitIdx">UnitIdx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="59UnitEnd" title='UnitEnd' data-type='unsigned int' data-ref="59UnitEnd">UnitEnd</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>();</td></tr>
<tr><th id="223">223</th><td>       <a class="local col8 ref" href="#58UnitIdx" title='UnitIdx' data-ref="58UnitIdx">UnitIdx</a> &lt; <a class="local col9 ref" href="#59UnitEnd" title='UnitEnd' data-ref="59UnitEnd">UnitEnd</a>; ++<a class="local col8 ref" href="#58UnitIdx" title='UnitIdx' data-ref="58UnitIdx">UnitIdx</a>) {</td></tr>
<tr><th id="224">224</th><td>    <b>if</b> (<a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="local col8 ref" href="#58UnitIdx" title='UnitIdx' data-ref="58UnitIdx">UnitIdx</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a> &gt; <var>1</var>)</td></tr>
<tr><th id="225">225</th><td>      <a class="local col7 ref" href="#57RegUnitsHaveUnitWeight" title='RegUnitsHaveUnitWeight' data-ref="57RegUnitsHaveUnitWeight">RegUnitsHaveUnitWeight</a> = <b>false</b>;</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Get the weight in units of pressure for this register unit.\n"</q></td></tr>
<tr><th id="228">228</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q></td></tr>
<tr><th id="229">229</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"getRegUnitWeight(unsigned RegUnit) const {\n"</q></td></tr>
<tr><th id="230">230</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  assert(RegUnit &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>()</td></tr>
<tr><th id="231">231</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" &amp;&amp; \"invalid register unit\");\n"</q>;</td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (!<a class="local col7 ref" href="#57RegUnitsHaveUnitWeight" title='RegUnitsHaveUnitWeight' data-ref="57RegUnitsHaveUnitWeight">RegUnitsHaveUnitWeight</a>) {</td></tr>
<tr><th id="233">233</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const uint8_t RUWeightTable[] = {\n    "</q>;</td></tr>
<tr><th id="234">234</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="60UnitIdx" title='UnitIdx' data-type='unsigned int' data-ref="60UnitIdx">UnitIdx</dfn> = <var>0</var>, <dfn class="local col1 decl" id="61UnitEnd" title='UnitEnd' data-type='unsigned int' data-ref="61UnitEnd">UnitEnd</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>();</td></tr>
<tr><th id="235">235</th><td>         <a class="local col0 ref" href="#60UnitIdx" title='UnitIdx' data-ref="60UnitIdx">UnitIdx</a> &lt; <a class="local col1 ref" href="#61UnitEnd" title='UnitEnd' data-ref="61UnitEnd">UnitEnd</a>; ++<a class="local col0 ref" href="#60UnitIdx" title='UnitIdx' data-ref="60UnitIdx">UnitIdx</a>) {</td></tr>
<tr><th id="236">236</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</a> &amp;<dfn class="local col2 decl" id="62RU" title='RU' data-type='const llvm::RegUnit &amp;' data-ref="62RU">RU</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="local col0 ref" href="#60UnitIdx" title='UnitIdx' data-ref="60UnitIdx">UnitIdx</a>);</td></tr>
<tr><th id="237">237</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RU.Weight &lt; 256 &amp;&amp; &quot;RegUnit too heavy&quot;) ? void (0) : __assert_fail (&quot;RU.Weight &lt; 256 &amp;&amp; \&quot;RegUnit too heavy\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 237, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62RU" title='RU' data-ref="62RU">RU</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a> &lt; <var>256</var> &amp;&amp; <q>"RegUnit too heavy"</q>);</td></tr>
<tr><th id="238">238</th><td>      <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#62RU" title='RU' data-ref="62RU">RU</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="239">239</th><td>    }</td></tr>
<tr><th id="240">240</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q></td></tr>
<tr><th id="241">241</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return RUWeightTable[RegUnit];\n"</q>;</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td>  <b>else</b> {</td></tr>
<tr><th id="244">244</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // All register units have unit weight.\n"</q></td></tr>
<tr><th id="245">245</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return 1;\n"</q>;</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="250">250</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// Get the number of dimensions of register pressure.\n"</q></td></tr>
<tr><th id="251">251</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::getNumRegPressureSets() const {\n"</q></td></tr>
<tr><th id="252">252</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#53NumSets" title='NumSets' data-ref="53NumSets">NumSets</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>";\n}\n\n"</q>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// Get the name of this register unit pressure set.\n"</q></td></tr>
<tr><th id="255">255</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const char *"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q></td></tr>
<tr><th id="256">256</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"getRegPressureSetName(unsigned Idx) const {\n"</q></td></tr>
<tr><th id="257">257</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const char *const PressureNameTable[] = {\n"</q>;</td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63MaxRegUnitWeight" title='MaxRegUnitWeight' data-type='unsigned int' data-ref="63MaxRegUnitWeight">MaxRegUnitWeight</dfn> = <var>0</var>;</td></tr>
<tr><th id="259">259</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="64i" title='i' data-type='unsigned int' data-ref="64i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a> &lt; <a class="local col3 ref" href="#53NumSets" title='NumSets' data-ref="53NumSets">NumSets</a>; ++<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a> ) {</td></tr>
<tr><th id="260">260</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="local col5 decl" id="65RegUnits" title='RegUnits' data-type='const llvm::RegUnitSet &amp;' data-ref="65RegUnits">RegUnits</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank11getRegSetAtEj" title='llvm::CodeGenRegBank::getRegSetAt' data-ref="_ZNK4llvm14CodeGenRegBank11getRegSetAtEj">getRegSetAt</a>(<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>);</td></tr>
<tr><th id="261">261</th><td>    <a class="local col3 ref" href="#63MaxRegUnitWeight" title='MaxRegUnitWeight' data-ref="63MaxRegUnitWeight">MaxRegUnitWeight</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col3 ref" href="#63MaxRegUnitWeight" title='MaxRegUnitWeight' data-ref="63MaxRegUnitWeight">MaxRegUnitWeight</a>, <a class="local col5 ref" href="#65RegUnits" title='RegUnits' data-ref="65RegUnits">RegUnits</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Weight" title='llvm::RegUnitSet::Weight' data-ref="llvm::RegUnitSet::Weight">Weight</a>);</td></tr>
<tr><th id="262">262</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    \""</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#65RegUnits" title='RegUnits' data-ref="65RegUnits">RegUnits</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\",\n"</q>;</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q></td></tr>
<tr><th id="265">265</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return PressureNameTable[Idx];\n"</q></td></tr>
<tr><th id="266">266</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// Get the register unit pressure limit for this dimension.\n"</q></td></tr>
<tr><th id="269">269</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// This limit must be adjusted dynamically for reserved registers.\n"</q></td></tr>
<tr><th id="270">270</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q></td></tr>
<tr><th id="271">271</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const "</q></td></tr>
<tr><th id="272">272</th><td>        <q>"{\n"</q></td></tr>
<tr><th id="273">273</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="ref" href="Types.h.html#_ZN4llvm22getMinimalTypeForRangeEmj" title='llvm::getMinimalTypeForRange' data-ref="_ZN4llvm22getMinimalTypeForRangeEmj">getMinimalTypeForRange</a>(<a class="local col3 ref" href="#63MaxRegUnitWeight" title='MaxRegUnitWeight' data-ref="63MaxRegUnitWeight">MaxRegUnitWeight</a>, <var>32</var>)</td></tr>
<tr><th id="274">274</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" PressureLimitTable[] = {\n"</q>;</td></tr>
<tr><th id="275">275</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="66i" title='i' data-type='unsigned int' data-ref="66i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#66i" title='i' data-ref="66i">i</a> &lt; <a class="local col3 ref" href="#53NumSets" title='NumSets' data-ref="53NumSets">NumSets</a>; ++<a class="local col6 ref" href="#66i" title='i' data-ref="66i">i</a> ) {</td></tr>
<tr><th id="276">276</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="local col7 decl" id="67RegUnits" title='RegUnits' data-type='const llvm::RegUnitSet &amp;' data-ref="67RegUnits">RegUnits</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank11getRegSetAtEj" title='llvm::CodeGenRegBank::getRegSetAt' data-ref="_ZNK4llvm14CodeGenRegBank11getRegSetAtEj">getRegSetAt</a>(<a class="local col6 ref" href="#66i" title='i' data-ref="66i">i</a>);</td></tr>
<tr><th id="277">277</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#67RegUnits" title='RegUnits' data-ref="67RegUnits">RegUnits</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Weight" title='llvm::RegUnitSet::Weight' data-ref="llvm::RegUnitSet::Weight">Weight</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",  \t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#66i" title='i' data-ref="66i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q></td></tr>
<tr><th id="278">278</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#67RegUnits" title='RegUnits' data-ref="67RegUnits">RegUnits</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q></td></tr>
<tr><th id="281">281</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return PressureLimitTable[Idx];\n"</q></td></tr>
<tr><th id="282">282</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col8 decl" id="68PSetsSeqs" title='PSetsSeqs' data-type='SequenceToOffsetTable&lt;std::vector&lt;int&gt; &gt;' data-ref="68PSetsSeqs">PSetsSeqs</dfn>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// This table may be larger than NumRCs if some register units needed a list</i></td></tr>
<tr><th id="287">287</th><td><i>  // of unit sets that did not correspond to a register class.</i></td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69NumRCUnitSets" title='NumRCUnitSets' data-type='unsigned int' data-ref="69NumRCUnitSets">NumRCUnitSets</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank30getNumRegClassPressureSetListsEv" title='llvm::CodeGenRegBank::getNumRegClassPressureSetLists' data-ref="_ZNK4llvm14CodeGenRegBank30getNumRegClassPressureSetListsEv">getNumRegClassPressureSetLists</a>();</td></tr>
<tr><th id="289">289</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;&gt; <dfn class="local col0 decl" id="70PSets" title='PSets' data-type='std::vector&lt;std::vector&lt;int&gt; &gt;' data-ref="70PSets">PSets</dfn><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT0_">(</a><a class="local col9 ref" href="#69NumRCUnitSets" title='NumRCUnitSets' data-ref="69NumRCUnitSets">NumRCUnitSets</a>);</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="71i" title='i' data-type='unsigned int' data-ref="71i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="72e" title='e' data-type='unsigned int' data-ref="72e">e</dfn> = <a class="local col9 ref" href="#69NumRCUnitSets" title='NumRCUnitSets' data-ref="69NumRCUnitSets">NumRCUnitSets</a>; <a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a> != <a class="local col2 ref" href="#72e" title='e' data-ref="72e">e</a>; ++<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>) {</td></tr>
<tr><th id="292">292</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="73PSetIDs" title='PSetIDs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="73PSetIDs">PSetIDs</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank19getRCPressureSetIDsEj" title='llvm::CodeGenRegBank::getRCPressureSetIDs' data-ref="_ZNK4llvm14CodeGenRegBank19getRCPressureSetIDsEj">getRCPressureSetIDs</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>);</td></tr>
<tr><th id="293">293</th><td>    <a class="local col0 ref" href="#70PSets" title='PSets' data-ref="70PSets">PSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col3 ref" href="#73PSetIDs" title='PSetIDs' data-ref="73PSetIDs">PSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>());</td></tr>
<tr><th id="294">294</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef{unsignedint}::iterator" title='llvm::ArrayRef&lt;unsigned int&gt;::iterator' data-type='const unsigned int *' data-ref="llvm::ArrayRef{unsignedint}::iterator">iterator</a> <dfn class="local col4 decl" id="74PSetI" title='PSetI' data-type='ArrayRef&lt;unsigned int&gt;::iterator' data-ref="74PSetI">PSetI</dfn> = <a class="local col3 ref" href="#73PSetIDs" title='PSetIDs' data-ref="73PSetIDs">PSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(),</td></tr>
<tr><th id="295">295</th><td>           <dfn class="local col5 decl" id="75PSetE" title='PSetE' data-type='ArrayRef&lt;unsigned int&gt;::iterator' data-ref="75PSetE">PSetE</dfn> = <a class="local col3 ref" href="#73PSetIDs" title='PSetIDs' data-ref="73PSetIDs">PSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(); <a class="local col4 ref" href="#74PSetI" title='PSetI' data-ref="74PSetI">PSetI</a> != <a class="local col5 ref" href="#75PSetE" title='PSetE' data-ref="75PSetE">PSetE</a>; ++<a class="local col4 ref" href="#74PSetI" title='PSetI' data-ref="74PSetI">PSetI</a>) {</td></tr>
<tr><th id="296">296</th><td>      <a class="local col0 ref" href="#70PSets" title='PSets' data-ref="70PSets">PSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj" title='llvm::CodeGenRegBank::getRegPressureSet' data-ref="_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj">getRegPressureSet</a>(*<a class="local col4 ref" href="#74PSetI" title='PSetI' data-ref="74PSetI">PSetI</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Order" title='llvm::RegUnitSet::Order' data-ref="llvm::RegUnitSet::Order">Order</a>);</td></tr>
<tr><th id="297">297</th><td>    }</td></tr>
<tr><th id="298">298</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col0 ref" href="#70PSets" title='PSets' data-ref="70PSets">PSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a></span>);</td></tr>
<tr><th id="299">299</th><td>    <a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col0 ref" href="#70PSets" title='PSets' data-ref="70PSets">PSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>]</a>);</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Table of pressure sets per register class or unit.\n"</q></td></tr>
<tr><th id="305">305</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const int RCSetsTable[] = {\n"</q>;</td></tr>
<tr><th id="306">306</th><td>  <a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a></span>, <a class="tu ref" href="#_ZL8printIntRN4llvm11raw_ostreamEi" title='printInt' data-use='r' data-ref="_ZL8printIntRN4llvm11raw_ostreamEi">printInt</a>, <q>"-1"</q>);</td></tr>
<tr><th id="307">307</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Get the dimensions of register pressure impacted by this "</q></td></tr>
<tr><th id="310">310</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"register class.\n"</q></td></tr>
<tr><th id="311">311</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Returns a -1 terminated array of pressure set IDs\n"</q></td></tr>
<tr><th id="312">312</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const int* "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q></td></tr>
<tr><th id="313">313</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"getRegClassPressureSets(const TargetRegisterClass *RC) const {\n"</q>;</td></tr>
<tr><th id="314">314</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="ref" href="Types.h.html#_ZN4llvm22getMinimalTypeForRangeEmj" title='llvm::getMinimalTypeForRange' data-ref="_ZN4llvm22getMinimalTypeForRangeEmj">getMinimalTypeForRange</a>(<a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4sizeEv" title='llvm::SequenceToOffsetTable::size' data-ref="_ZNK4llvm21SequenceToOffsetTable4sizeEv">size</a>() - <var>1</var>, <var>32</var>)</td></tr>
<tr><th id="315">315</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RCSetStartTable[] = {\n    "</q>;</td></tr>
<tr><th id="316">316</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="76i" title='i' data-type='unsigned int' data-ref="76i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="77e" title='e' data-type='unsigned int' data-ref="77e">e</dfn> = <a class="local col2 ref" href="#52NumRCs" title='NumRCs' data-ref="52NumRCs">NumRCs</a>; <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> != <a class="local col7 ref" href="#77e" title='e' data-ref="77e">e</a>; ++<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>) {</td></tr>
<tr><th id="317">317</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col0 ref" href="#70PSets" title='PSets' data-ref="70PSets">PSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q></td></tr>
<tr><th id="320">320</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];\n"</q></td></tr>
<tr><th id="321">321</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Get the dimensions of register pressure impacted by this "</q></td></tr>
<tr><th id="324">324</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"register unit.\n"</q></td></tr>
<tr><th id="325">325</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/// Returns a -1 terminated array of pressure set IDs\n"</q></td></tr>
<tr><th id="326">326</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const int* "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51ClassName" title='ClassName' data-ref="51ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q></td></tr>
<tr><th id="327">327</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"getRegUnitPressureSets(unsigned RegUnit) const {\n"</q></td></tr>
<tr><th id="328">328</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  assert(RegUnit &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>()</td></tr>
<tr><th id="329">329</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" &amp;&amp; \"invalid register unit\");\n"</q>;</td></tr>
<tr><th id="330">330</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="ref" href="Types.h.html#_ZN4llvm22getMinimalTypeForRangeEmj" title='llvm::getMinimalTypeForRange' data-ref="_ZN4llvm22getMinimalTypeForRangeEmj">getMinimalTypeForRange</a>(<a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4sizeEv" title='llvm::SequenceToOffsetTable::size' data-ref="_ZNK4llvm21SequenceToOffsetTable4sizeEv">size</a>() - <var>1</var>, <var>32</var>)</td></tr>
<tr><th id="331">331</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RUSetStartTable[] = {\n    "</q>;</td></tr>
<tr><th id="332">332</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="78UnitIdx" title='UnitIdx' data-type='unsigned int' data-ref="78UnitIdx">UnitIdx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="79UnitEnd" title='UnitEnd' data-type='unsigned int' data-ref="79UnitEnd">UnitEnd</dfn> = <a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>();</td></tr>
<tr><th id="333">333</th><td>       <a class="local col8 ref" href="#78UnitIdx" title='UnitIdx' data-ref="78UnitIdx">UnitIdx</a> &lt; <a class="local col9 ref" href="#79UnitEnd" title='UnitEnd' data-ref="79UnitEnd">UnitEnd</a>; ++<a class="local col8 ref" href="#78UnitIdx" title='UnitIdx' data-ref="78UnitIdx">UnitIdx</a>) {</td></tr>
<tr><th id="334">334</th><td>    <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#68PSetsSeqs" title='PSetsSeqs' data-ref="68PSetsSeqs">PSetsSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col0 ref" href="#70PSets" title='PSets' data-ref="70PSets">PSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#50RegBank" title='RegBank' data-ref="50RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="local col8 ref" href="#78UnitIdx" title='UnitIdx' data-ref="78UnitIdx">UnitIdx</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::RegClassUnitSetsIdx" title='llvm::RegUnit::RegClassUnitSetsIdx' data-ref="llvm::RegUnit::RegClassUnitSetsIdx">RegClassUnitSetsIdx</a>]</a>)</td></tr>
<tr><th id="335">335</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="336">336</th><td>  }</td></tr>
<tr><th id="337">337</th><td>  <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q></td></tr>
<tr><th id="338">338</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return &amp;RCSetsTable[RUSetStartTable[RegUnit]];\n"</q></td></tr>
<tr><th id="339">339</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><b>using</b> <dfn class="typedef" id="DwarfRegNumsMapPair" title='DwarfRegNumsMapPair' data-type='std::pair&lt;Record *, std::vector&lt;int64_t&gt; &gt;' data-ref="DwarfRegNumsMapPair">DwarfRegNumsMapPair</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;&gt;;</td></tr>
<tr><th id="343">343</th><td><b>using</b> <dfn class="typedef" id="DwarfRegNumsVecTy" title='DwarfRegNumsVecTy' data-type='std::vector&lt;DwarfRegNumsMapPair&gt;' data-ref="DwarfRegNumsVecTy">DwarfRegNumsVecTy</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="#DwarfRegNumsMapPair" title='DwarfRegNumsMapPair' data-type='std::pair&lt;Record *, std::vector&lt;int64_t&gt; &gt;' data-ref="DwarfRegNumsMapPair">DwarfRegNumsMapPair</a>&gt;;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><em>void</em> <dfn class="decl def" id="_Z24finalizeDwarfRegNumsKeysRSt6vectorISt4pairIPN4llvm6RecordES_IlSaIlEEESaIS6_EE" title='finalizeDwarfRegNumsKeys' data-ref="_Z24finalizeDwarfRegNumsKeysRSt6vectorISt4pairIPN4llvm6RecordES_IlSaIlEEESaIS6_EE">finalizeDwarfRegNumsKeys</dfn>(<a class="typedef" href="#DwarfRegNumsVecTy" title='DwarfRegNumsVecTy' data-type='std::vector&lt;DwarfRegNumsMapPair&gt;' data-ref="DwarfRegNumsVecTy">DwarfRegNumsVecTy</a> &amp;<dfn class="local col0 decl" id="80DwarfRegNums" title='DwarfRegNums' data-type='DwarfRegNumsVecTy &amp;' data-ref="80DwarfRegNums">DwarfRegNums</dfn>) {</td></tr>
<tr><th id="346">346</th><td>  <i>// Sort and unique to get a map-like vector. We want the last assignment to</i></td></tr>
<tr><th id="347">347</th><td><i>  // match previous behaviour.</i></td></tr>
<tr><th id="348">348</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11stable_sortT_S_T0_" title='std::stable_sort' data-ref="_ZSt11stable_sortT_S_T0_">stable_sort</a>(<a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="349">349</th><td>                   <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::on_first" title='llvm::on_first' data-ref="llvm::on_first">on_first</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::LessRecordRegister" title='llvm::LessRecordRegister' data-ref="llvm::LessRecordRegister">LessRecordRegister</a>&gt;<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#976" title='llvm::on_first&lt;llvm::LessRecordRegister&gt;::on_first' data-ref="_ZN4llvm8on_firstINS_18LessRecordRegisterEEC1Ev">(</a>));</td></tr>
<tr><th id="350">350</th><td>  <i>// Warn about duplicate assignments.</i></td></tr>
<tr><th id="351">351</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="81LastSeenReg" title='LastSeenReg' data-type='const llvm::Record *' data-ref="81LastSeenReg">LastSeenReg</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="352">352</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="82X" title='X' data-type='const std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &amp;' data-ref="82X">X</dfn> : <a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>) {</td></tr>
<tr><th id="353">353</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="83Reg" title='Reg' data-type='llvm::Record *const &amp;' data-ref="83Reg">Reg</dfn> = <a class="local col2 ref" href="#82X" title='X' data-ref="82X">X</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="354">354</th><td>    <i>// The only way LessRecordRegister can return equal is if they're the same</i></td></tr>
<tr><th id="355">355</th><td><i>    // string. Use simple equality instead.</i></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="local col1 ref" href="#81LastSeenReg" title='LastSeenReg' data-ref="81LastSeenReg">LastSeenReg</a> &amp;&amp; <a class="local col3 ref" href="#83Reg" title='Reg' data-ref="83Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="local col1 ref" href="#81LastSeenReg" title='LastSeenReg' data-ref="81LastSeenReg">LastSeenReg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>())</td></tr>
<tr><th id="357">357</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm12PrintWarningENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintWarning' data-ref="_ZN4llvm12PrintWarningENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintWarning</a>(<a class="local col3 ref" href="#83Reg" title='Reg' data-ref="83Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc">(</a><q>"DWARF numbers for register "</q>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="358">358</th><td>                                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col3 ref" href="#83Reg" title='Reg' data-ref="83Reg">Reg</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="359">359</th><td>                                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"specified multiple times"</q>);</td></tr>
<tr><th id="360">360</th><td>    <a class="local col1 ref" href="#81LastSeenReg" title='LastSeenReg' data-ref="81LastSeenReg">LastSeenReg</a> = <a class="local col3 ref" href="#83Reg" title='Reg' data-ref="83Reg">Reg</a>;</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td>  <em>auto</em> <dfn class="local col4 decl" id="84Last" title='Last' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; *, std::vector&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &gt; &gt; &gt;' data-ref="84Last">Last</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6uniqueT_S_T0_" title='std::unique' data-ref="_ZSt6uniqueT_S_T0_">unique</a>(</td></tr>
<tr><th id="363">363</th><td>      <a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="364">364</th><td>      [](<em>const</em> <a class="typedef" href="#DwarfRegNumsMapPair" title='DwarfRegNumsMapPair' data-type='std::pair&lt;Record *, std::vector&lt;int64_t&gt; &gt;' data-ref="DwarfRegNumsMapPair">DwarfRegNumsMapPair</a> &amp;<dfn class="local col5 decl" id="85A" title='A' data-type='const DwarfRegNumsMapPair &amp;' data-ref="85A">A</dfn>, <em>const</em> <a class="typedef" href="#DwarfRegNumsMapPair" title='DwarfRegNumsMapPair' data-type='std::pair&lt;Record *, std::vector&lt;int64_t&gt; &gt;' data-ref="DwarfRegNumsMapPair">DwarfRegNumsMapPair</a> &amp;<dfn class="local col6 decl" id="86B" title='B' data-type='const DwarfRegNumsMapPair &amp;' data-ref="86B">B</dfn>) {</td></tr>
<tr><th id="365">365</th><td>        <b>return</b> <a class="local col5 ref" href="#85A" title='A' data-ref="85A">A</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="local col6 ref" href="#86B" title='B' data-ref="86B">B</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="366">366</th><td>      });</td></tr>
<tr><th id="367">367</th><td>  <a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col4 ref" href="#84Last" title='Last' data-ref="84Last">Last</a>, <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col0 ref" href="#80DwarfRegNums" title='DwarfRegNums' data-ref="80DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMappingTables' data-type='void (anonymous namespace)::RegisterInfoEmitter::EmitRegMappingTables(llvm::raw_ostream &amp; OS, const std::deque&lt;CodeGenRegister&gt; &amp; Regs, bool isCtor)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMappingTables</dfn>(</td></tr>
<tr><th id="371">371</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="87OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="87OS">OS</dfn>, <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>&gt; &amp;<dfn class="local col8 decl" id="88Regs" title='Regs' data-type='const std::deque&lt;CodeGenRegister&gt; &amp;' data-ref="88Regs">Regs</dfn>, <em>bool</em> <dfn class="local col9 decl" id="89isCtor" title='isCtor' data-type='bool' data-ref="89isCtor">isCtor</dfn>) {</td></tr>
<tr><th id="372">372</th><td>  <i>// Collect all information about dwarf register numbers</i></td></tr>
<tr><th id="373">373</th><td>  <a class="typedef" href="#DwarfRegNumsVecTy" title='DwarfRegNumsVecTy' data-type='std::vector&lt;DwarfRegNumsMapPair&gt;' data-ref="DwarfRegNumsVecTy">DwarfRegNumsVecTy</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="90DwarfRegNums" title='DwarfRegNums' data-type='DwarfRegNumsVecTy' data-ref="90DwarfRegNums">DwarfRegNums</dfn>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i>// First, just pull all provided information to the map</i></td></tr>
<tr><th id="376">376</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91maxLength" title='maxLength' data-type='unsigned int' data-ref="91maxLength">maxLength</dfn> = <var>0</var>;</td></tr>
<tr><th id="377">377</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="92RE" title='RE' data-type='const llvm::CodeGenRegister &amp;' data-ref="92RE">RE</dfn> : <a class="local col8 ref" href="#88Regs" title='Regs' data-ref="88Regs">Regs</a>) {</td></tr>
<tr><th id="378">378</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="93Reg" title='Reg' data-type='llvm::Record *' data-ref="93Reg">Reg</dfn> = <a class="local col2 ref" href="#92RE" title='RE' data-ref="92RE">RE</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>;</td></tr>
<tr><th id="379">379</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <dfn class="local col4 decl" id="94RegNums" title='RegNums' data-type='std::vector&lt;int64_t&gt;' data-ref="94RegNums">RegNums</dfn> = <a class="local col3 ref" href="#93Reg" title='Reg' data-ref="93Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfIntsENS_9StringRefE" title='llvm::Record::getValueAsListOfInts' data-ref="_ZNK4llvm6Record20getValueAsListOfIntsENS_9StringRefE">getValueAsListOfInts</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"DwarfNumbers"</q>);</td></tr>
<tr><th id="380">380</th><td>    <a class="local col1 ref" href="#91maxLength" title='maxLength' data-ref="91maxLength">maxLength</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>((<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>)<a class="local col1 ref" href="#91maxLength" title='maxLength' data-ref="91maxLength">maxLength</a>, <a class="local col4 ref" href="#94RegNums" title='RegNums' data-ref="94RegNums">RegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="381">381</th><td>    <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col3 ref" href="#93Reg" title='Reg' data-ref="93Reg">Reg</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col4 ref" href="#94RegNums" title='RegNums' data-ref="94RegNums">RegNums</a></span>));</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td>  <a class="ref" href="#_Z24finalizeDwarfRegNumsKeysRSt6vectorISt4pairIPN4llvm6RecordES_IlSaIlEEESaIS6_EE" title='finalizeDwarfRegNumsKeys' data-ref="_Z24finalizeDwarfRegNumsKeysRSt6vectorISt4pairIPN4llvm6RecordES_IlSaIlEEESaIS6_EE">finalizeDwarfRegNumsKeys</a>(<span class='refarg'><a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a></span>);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (!<a class="local col1 ref" href="#91maxLength" title='maxLength' data-ref="91maxLength">maxLength</a>)</td></tr>
<tr><th id="386">386</th><td>    <b>return</b>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i>// Now we know maximal length of number list. Append -1's, where needed</i></td></tr>
<tr><th id="389">389</th><td>  <b>for</b> (<a class="typedef" href="#DwarfRegNumsVecTy" title='DwarfRegNumsVecTy' data-type='std::vector&lt;DwarfRegNumsMapPair&gt;' data-ref="DwarfRegNumsVecTy">DwarfRegNumsVecTy</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}},std::allocator{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}}}}::iterator" title='std::vector&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;pair&lt;Record *, vector&lt;long, allocator&lt;long&gt; &gt; &gt;, allocator&lt;pair&lt;Record *, vector&lt;long, allocator&lt;long&gt; &gt; &gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}},std::allocator{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}}}}::iterator">iterator</a> <dfn class="local col5 decl" id="95I" title='I' data-type='DwarfRegNumsVecTy::iterator' data-ref="95I">I</dfn> = <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="390">390</th><td>                                   <dfn class="local col6 decl" id="96E" title='E' data-type='DwarfRegNumsVecTy::iterator' data-ref="96E">E</dfn> = <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>();</td></tr>
<tr><th id="391">391</th><td>       <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col6 ref" href="#96E" title='E' data-ref="96E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>)</td></tr>
<tr><th id="392">392</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="97i" title='i' data-type='unsigned int' data-ref="97i">i</dfn> = <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <dfn class="local col8 decl" id="98e" title='e' data-type='unsigned int' data-ref="98e">e</dfn> = <a class="local col1 ref" href="#91maxLength" title='maxLength' data-ref="91maxLength">maxLength</a>; <a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a> != <a class="local col8 ref" href="#98e" title='e' data-ref="98e">e</a>; ++<a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a>)</td></tr>
<tr><th id="393">393</th><td>      <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(-<var>1</var>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="99Namespace" title='Namespace' data-type='llvm::StringRef' data-ref="99Namespace">Namespace</dfn> = <a class="local col8 ref" href="#88Regs" title='Regs' data-ref="88Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5frontEv" title='std::deque::front' data-ref="_ZNKSt5deque5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Namespace"</q>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Dwarf&lt;-&gt;LLVM register mappings.\n"</q>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i>// Emit reverse information about the dwarf register numbers.</i></td></tr>
<tr><th id="400">400</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100j" title='j' data-type='unsigned int' data-ref="100j">j</dfn> = <var>0</var>; <a class="local col0 ref" href="#100j" title='j' data-ref="100j">j</a> &lt; <var>2</var>; ++<a class="local col0 ref" href="#100j" title='j' data-ref="100j">j</a>) {</td></tr>
<tr><th id="401">401</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101i" title='i' data-type='unsigned int' data-ref="101i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102e" title='e' data-type='unsigned int' data-ref="102e">e</dfn> = <a class="local col1 ref" href="#91maxLength" title='maxLength' data-ref="91maxLength">maxLength</a>; <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> != <a class="local col2 ref" href="#102e" title='e' data-ref="102e">e</a>; ++<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>) {</td></tr>
<tr><th id="402">402</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterInfo::DwarfLLVMRegPair "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a>;</td></tr>
<tr><th id="403">403</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#100j" title='j' data-ref="100j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>);</td></tr>
<tr><th id="404">404</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dwarf2L[]"</q>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>      <b>if</b> (!<a class="local col9 ref" href="#89isCtor" title='isCtor' data-ref="89isCtor">isCtor</a>) {</td></tr>
<tr><th id="407">407</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = {\n"</q>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>        <i>// Store the mapping sorted by the LLVM reg num so lookup can be done</i></td></tr>
<tr><th id="410">410</th><td><i>        // with a binary search.</i></td></tr>
<tr><th id="411">411</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col3 decl" id="103Dwarf2LMap" title='Dwarf2LMap' data-type='std::map&lt;uint64_t, Record *&gt;' data-ref="103Dwarf2LMap">Dwarf2LMap</dfn>;</td></tr>
<tr><th id="412">412</th><td>        <b>for</b> (<a class="typedef" href="#DwarfRegNumsVecTy" title='DwarfRegNumsVecTy' data-type='std::vector&lt;DwarfRegNumsMapPair&gt;' data-ref="DwarfRegNumsVecTy">DwarfRegNumsVecTy</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}},std::allocator{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}}}}::iterator" title='std::vector&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;pair&lt;Record *, vector&lt;long, allocator&lt;long&gt; &gt; &gt;, allocator&lt;pair&lt;Record *, vector&lt;long, allocator&lt;long&gt; &gt; &gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}},std::allocator{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}}}}::iterator">iterator</a></td></tr>
<tr><th id="413">413</th><td>               <dfn class="local col4 decl" id="104I" title='I' data-type='DwarfRegNumsVecTy::iterator' data-ref="104I">I</dfn> = <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col5 decl" id="105E" title='E' data-type='DwarfRegNumsVecTy::iterator' data-ref="105E">E</dfn> = <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#105E" title='E' data-ref="105E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>) {</td></tr>
<tr><th id="414">414</th><td>          <em>int</em> <dfn class="local col6 decl" id="106DwarfRegNo" title='DwarfRegNo' data-type='int' data-ref="106DwarfRegNo">DwarfRegNo</dfn> = <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>]</a>;</td></tr>
<tr><th id="415">415</th><td>          <b>if</b> (<a class="local col6 ref" href="#106DwarfRegNo" title='DwarfRegNo' data-ref="106DwarfRegNo">DwarfRegNo</a> &lt; <var>0</var>)</td></tr>
<tr><th id="416">416</th><td>            <b>continue</b>;</td></tr>
<tr><th id="417">417</th><td>          <a class="local col3 ref" href="#103Dwarf2LMap" title='Dwarf2LMap' data-ref="103Dwarf2LMap">Dwarf2LMap</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col6 ref" href="#106DwarfRegNo" title='DwarfRegNo' data-ref="106DwarfRegNo">DwarfRegNo</a>]</a> = <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="418">418</th><td>        }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>        <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedlong,llvm::Record*,std::less{unsignedlong},std::allocator{std::pair{constunsignedlong,llvm::Record*}}}::iterator" title='std::map&lt;unsigned long, llvm::Record *, std::less&lt;unsigned long&gt;, std::allocator&lt;std::pair&lt;const unsigned long, llvm::Record *&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedlong,llvm::Record*,std::less{unsignedlong},std::allocator{std::pair{constunsignedlong,llvm::Record*}}}::iterator">iterator</a></td></tr>
<tr><th id="421">421</th><td>               <dfn class="local col7 decl" id="107I" title='I' data-type='std::map&lt;uint64_t, Record *&gt;::iterator' data-ref="107I">I</dfn> = <a class="local col3 ref" href="#103Dwarf2LMap" title='Dwarf2LMap' data-ref="103Dwarf2LMap">Dwarf2LMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(), <dfn class="local col8 decl" id="108E" title='E' data-type='std::map&lt;uint64_t, Record *&gt;::iterator' data-ref="108E">E</dfn> = <a class="local col3 ref" href="#103Dwarf2LMap" title='Dwarf2LMap' data-ref="103Dwarf2LMap">Dwarf2LMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col8 ref" href="#108E" title='E' data-ref="108E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>)</td></tr>
<tr><th id="422">422</th><td>          <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned long, llvm::Record *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"U, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned long, llvm::Record *&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="423">423</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="426">426</th><td>      } <b>else</b> {</td></tr>
<tr><th id="427">427</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>";\n"</q>;</td></tr>
<tr><th id="428">428</th><td>      }</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>      <i>// We have to store the size in a const global, it's used in multiple</i></td></tr>
<tr><th id="431">431</th><td><i>      // places.</i></td></tr>
<tr><th id="432">432</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a></td></tr>
<tr><th id="433">433</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#100j" title='j' data-ref="100j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dwarf2LSize"</q>;</td></tr>
<tr><th id="434">434</th><td>      <b>if</b> (!<a class="local col9 ref" href="#89isCtor" title='isCtor' data-ref="89isCtor">isCtor</a>)</td></tr>
<tr><th id="435">435</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = array_lengthof("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a></td></tr>
<tr><th id="436">436</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#100j" title='j' data-ref="100j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a></td></tr>
<tr><th id="437">437</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dwarf2L);\n\n"</q>;</td></tr>
<tr><th id="438">438</th><td>      <b>else</b></td></tr>
<tr><th id="439">439</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>";\n\n"</q>;</td></tr>
<tr><th id="440">440</th><td>    }</td></tr>
<tr><th id="441">441</th><td>  }</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="109RE" title='RE' data-type='const llvm::CodeGenRegister &amp;' data-ref="109RE">RE</dfn> : <a class="local col8 ref" href="#88Regs" title='Regs' data-ref="88Regs">Regs</a>) {</td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col0 decl" id="110Reg" title='Reg' data-type='llvm::Record *' data-ref="110Reg">Reg</dfn> = <a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>;</td></tr>
<tr><th id="445">445</th><td>    <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordVal" title='llvm::RecordVal' data-ref="llvm::RecordVal">RecordVal</a> *<dfn class="local col1 decl" id="111V" title='V' data-type='const llvm::RecordVal *' data-ref="111V">V</dfn> = <a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8getValueENS_9StringRefE" title='llvm::Record::getValue' data-ref="_ZN4llvm6Record8getValueENS_9StringRefE">getValue</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"DwarfAlias"</q>);</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (!<a class="local col1 ref" href="#111V" title='V' data-ref="111V">V</a> || !<a class="local col1 ref" href="#111V" title='V' data-ref="111V">V</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm9RecordVal8getValueEv" title='llvm::RecordVal::getValue' data-ref="_ZNK4llvm9RecordVal8getValueEv">getValue</a>())</td></tr>
<tr><th id="447">447</th><td>      <b>continue</b>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col2 decl" id="112DI" title='DI' data-type='llvm::DefInit *' data-ref="112DI">DI</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col1 ref" href="#111V" title='V' data-ref="111V">V</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm9RecordVal8getValueEv" title='llvm::RecordVal::getValue' data-ref="_ZNK4llvm9RecordVal8getValueEv">getValue</a>());</td></tr>
<tr><th id="450">450</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="113Alias" title='Alias' data-type='llvm::Record *' data-ref="113Alias">Alias</dfn> = <a class="local col2 ref" href="#112DI" title='DI' data-ref="112DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>();</td></tr>
<tr><th id="451">451</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="114AliasIter" title='AliasIter' data-type='const __gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; *, std::vector&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &gt; &gt; &gt; &amp;' data-ref="114AliasIter">AliasIter</dfn> =</td></tr>
<tr><th id="452">452</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col3 ref" href="#113Alias" title='Alias' data-ref="113Alias">Alias</a>,</td></tr>
<tr><th id="453">453</th><td>                         [](<em>const</em> <a class="typedef" href="#DwarfRegNumsMapPair" title='DwarfRegNumsMapPair' data-type='std::pair&lt;Record *, std::vector&lt;int64_t&gt; &gt;' data-ref="DwarfRegNumsMapPair">DwarfRegNumsMapPair</a> &amp;<dfn class="local col5 decl" id="115A" title='A' data-type='const DwarfRegNumsMapPair &amp;' data-ref="115A">A</dfn>, <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col6 decl" id="116B" title='B' data-type='const llvm::Record *' data-ref="116B">B</dfn>) {</td></tr>
<tr><th id="454">454</th><td>                           <b>return</b> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::LessRecordRegister" title='llvm::LessRecordRegister' data-ref="llvm::LessRecordRegister">LessRecordRegister</a><a class="ref" href="../../include/llvm/TableGen/Record.h.html#1769" title='llvm::LessRecordRegister::LessRecordRegister' data-ref="_ZN4llvm18LessRecordRegisterC1Ev">(</a>)<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm18LessRecordRegisterclEPKNS_6RecordES3_" title='llvm::LessRecordRegister::operator()' data-ref="_ZNK4llvm18LessRecordRegisterclEPKNS_6RecordES3_">(<a class="local col5 ref" href="#115A" title='A' data-ref="115A">A</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>, <a class="local col6 ref" href="#116B" title='B' data-ref="116B">B</a>)</a>;</td></tr>
<tr><th id="455">455</th><td>                         });</td></tr>
<tr><th id="456">456</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AliasIter != DwarfRegNums.end() &amp;&amp; AliasIter-&gt;first == Alias &amp;&amp; &quot;Expected Alias to be present in map&quot;) ? void (0) : __assert_fail (&quot;AliasIter != DwarfRegNums.end() &amp;&amp; AliasIter-&gt;first == Alias &amp;&amp; \&quot;Expected Alias to be present in map\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 457, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#114AliasIter" title='AliasIter' data-ref="114AliasIter">AliasIter</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>() &amp;&amp; <a class="local col4 ref" href="#114AliasIter" title='AliasIter' data-ref="114AliasIter">AliasIter</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> == <a class="local col3 ref" href="#113Alias" title='Alias' data-ref="113Alias">Alias</a> &amp;&amp;</td></tr>
<tr><th id="457">457</th><td>           <q>"Expected Alias to be present in map"</q>);</td></tr>
<tr><th id="458">458</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="117RegIter" title='RegIter' data-type='const __gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; *, std::vector&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &gt; &gt; &gt; &amp;' data-ref="117RegIter">RegIter</dfn> =</td></tr>
<tr><th id="459">459</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>,</td></tr>
<tr><th id="460">460</th><td>                         [](<em>const</em> <a class="typedef" href="#DwarfRegNumsMapPair" title='DwarfRegNumsMapPair' data-type='std::pair&lt;Record *, std::vector&lt;int64_t&gt; &gt;' data-ref="DwarfRegNumsMapPair">DwarfRegNumsMapPair</a> &amp;<dfn class="local col8 decl" id="118A" title='A' data-type='const DwarfRegNumsMapPair &amp;' data-ref="118A">A</dfn>, <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="119B" title='B' data-type='const llvm::Record *' data-ref="119B">B</dfn>) {</td></tr>
<tr><th id="461">461</th><td>                           <b>return</b> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::LessRecordRegister" title='llvm::LessRecordRegister' data-ref="llvm::LessRecordRegister">LessRecordRegister</a><a class="ref" href="../../include/llvm/TableGen/Record.h.html#1769" title='llvm::LessRecordRegister::LessRecordRegister' data-ref="_ZN4llvm18LessRecordRegisterC1Ev">(</a>)<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm18LessRecordRegisterclEPKNS_6RecordES3_" title='llvm::LessRecordRegister::operator()' data-ref="_ZNK4llvm18LessRecordRegisterclEPKNS_6RecordES3_">(<a class="local col8 ref" href="#118A" title='A' data-ref="118A">A</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>, <a class="local col9 ref" href="#119B" title='B' data-ref="119B">B</a>)</a>;</td></tr>
<tr><th id="462">462</th><td>                         });</td></tr>
<tr><th id="463">463</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegIter != DwarfRegNums.end() &amp;&amp; RegIter-&gt;first == Reg &amp;&amp; &quot;Expected Reg to be present in map&quot;) ? void (0) : __assert_fail (&quot;RegIter != DwarfRegNums.end() &amp;&amp; RegIter-&gt;first == Reg &amp;&amp; \&quot;Expected Reg to be present in map\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 464, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#117RegIter" title='RegIter' data-ref="117RegIter">RegIter</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>() &amp;&amp; <a class="local col7 ref" href="#117RegIter" title='RegIter' data-ref="117RegIter">RegIter</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> == <a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="464">464</th><td>           <q>"Expected Reg to be present in map"</q>);</td></tr>
<tr><th id="465">465</th><td>    <a class="local col7 ref" href="#117RegIter" title='RegIter' data-ref="117RegIter">RegIter</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="local col4 ref" href="#114AliasIter" title='AliasIter' data-ref="114AliasIter">AliasIter</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <i>// Emit information about the dwarf register numbers.</i></td></tr>
<tr><th id="469">469</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="120j" title='j' data-type='unsigned int' data-ref="120j">j</dfn> = <var>0</var>; <a class="local col0 ref" href="#120j" title='j' data-ref="120j">j</a> &lt; <var>2</var>; ++<a class="local col0 ref" href="#120j" title='j' data-ref="120j">j</a>) {</td></tr>
<tr><th id="470">470</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="121i" title='i' data-type='unsigned int' data-ref="121i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="122e" title='e' data-type='unsigned int' data-ref="122e">e</dfn> = <a class="local col1 ref" href="#91maxLength" title='maxLength' data-ref="91maxLength">maxLength</a>; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> != <a class="local col2 ref" href="#122e" title='e' data-ref="122e">e</a>; ++<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>) {</td></tr>
<tr><th id="471">471</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterInfo::DwarfLLVMRegPair "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a>;</td></tr>
<tr><th id="472">472</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#120j" title='j' data-ref="120j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>);</td></tr>
<tr><th id="473">473</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"L2Dwarf[]"</q>;</td></tr>
<tr><th id="474">474</th><td>      <b>if</b> (!<a class="local col9 ref" href="#89isCtor" title='isCtor' data-ref="89isCtor">isCtor</a>) {</td></tr>
<tr><th id="475">475</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = {\n"</q>;</td></tr>
<tr><th id="476">476</th><td>        <i>// Store the mapping sorted by the Dwarf reg num so lookup can be done</i></td></tr>
<tr><th id="477">477</th><td><i>        // with a binary search.</i></td></tr>
<tr><th id="478">478</th><td>        <b>for</b> (<a class="typedef" href="#DwarfRegNumsVecTy" title='DwarfRegNumsVecTy' data-type='std::vector&lt;DwarfRegNumsMapPair&gt;' data-ref="DwarfRegNumsVecTy">DwarfRegNumsVecTy</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}},std::allocator{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}}}}::iterator" title='std::vector&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt; &gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;pair&lt;Record *, vector&lt;long, allocator&lt;long&gt; &gt; &gt;, allocator&lt;pair&lt;Record *, vector&lt;long, allocator&lt;long&gt; &gt; &gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}},std::allocator{std::pair{llvm::Record*,std::vector{long,std::allocator{long}}}}}::iterator">iterator</a></td></tr>
<tr><th id="479">479</th><td>               <dfn class="local col3 decl" id="123I" title='I' data-type='DwarfRegNumsVecTy::iterator' data-ref="123I">I</dfn> = <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col4 decl" id="124E" title='E' data-type='DwarfRegNumsVecTy::iterator' data-ref="124E">E</dfn> = <a class="local col0 ref" href="#90DwarfRegNums" title='DwarfRegNums' data-ref="90DwarfRegNums">DwarfRegNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#124E" title='E' data-ref="124E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a>) {</td></tr>
<tr><th id="480">480</th><td>          <em>int</em> <dfn class="local col5 decl" id="125RegNo" title='RegNo' data-type='int' data-ref="125RegNo">RegNo</dfn> = <a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>]</a>;</td></tr>
<tr><th id="481">481</th><td>          <b>if</b> (<a class="local col5 ref" href="#125RegNo" title='RegNo' data-ref="125RegNo">RegNo</a> == -<var>1</var>) <i>// -1 is the default value, don't emit a mapping.</i></td></tr>
<tr><th id="482">482</th><td>            <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>          <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, std::vector&lt;long, std::allocator&lt;long&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#125RegNo" title='RegNo' data-ref="125RegNo">RegNo</a></td></tr>
<tr><th id="485">485</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"U },\n"</q>;</td></tr>
<tr><th id="486">486</th><td>        }</td></tr>
<tr><th id="487">487</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="488">488</th><td>      } <b>else</b> {</td></tr>
<tr><th id="489">489</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>";\n"</q>;</td></tr>
<tr><th id="490">490</th><td>      }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>      <i>// We have to store the size in a const global, it's used in multiple</i></td></tr>
<tr><th id="493">493</th><td><i>      // places.</i></td></tr>
<tr><th id="494">494</th><td>      <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a></td></tr>
<tr><th id="495">495</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#120j" title='j' data-ref="120j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"L2DwarfSize"</q>;</td></tr>
<tr><th id="496">496</th><td>      <b>if</b> (!<a class="local col9 ref" href="#89isCtor" title='isCtor' data-ref="89isCtor">isCtor</a>)</td></tr>
<tr><th id="497">497</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = array_lengthof("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#99Namespace" title='Namespace' data-ref="99Namespace">Namespace</a></td></tr>
<tr><th id="498">498</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#120j" title='j' data-ref="120j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"L2Dwarf);\n\n"</q>;</td></tr>
<tr><th id="499">499</th><td>      <b>else</b></td></tr>
<tr><th id="500">500</th><td>        <a class="local col7 ref" href="#87OS" title='OS' data-ref="87OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>";\n\n"</q>;</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMapping' data-type='void (anonymous namespace)::RegisterInfoEmitter::EmitRegMapping(llvm::raw_ostream &amp; OS, const std::deque&lt;CodeGenRegister&gt; &amp; Regs, bool isCtor)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMapping</dfn>(</td></tr>
<tr><th id="506">506</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="126OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="126OS">OS</dfn>, <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>&gt; &amp;<dfn class="local col7 decl" id="127Regs" title='Regs' data-type='const std::deque&lt;CodeGenRegister&gt; &amp;' data-ref="127Regs">Regs</dfn>, <em>bool</em> <dfn class="local col8 decl" id="128isCtor" title='isCtor' data-type='bool' data-ref="128isCtor">isCtor</dfn>) {</td></tr>
<tr><th id="507">507</th><td>  <i>// Emit the initializer so the tables from EmitRegMappingTables get wired up</i></td></tr>
<tr><th id="508">508</th><td><i>  // to the MCRegisterInfo object.</i></td></tr>
<tr><th id="509">509</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129maxLength" title='maxLength' data-type='unsigned int' data-ref="129maxLength">maxLength</dfn> = <var>0</var>;</td></tr>
<tr><th id="510">510</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="130RE" title='RE' data-type='const llvm::CodeGenRegister &amp;' data-ref="130RE">RE</dfn> : <a class="local col7 ref" href="#127Regs" title='Regs' data-ref="127Regs">Regs</a>) {</td></tr>
<tr><th id="511">511</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="131Reg" title='Reg' data-type='llvm::Record *' data-ref="131Reg">Reg</dfn> = <a class="local col0 ref" href="#130RE" title='RE' data-ref="130RE">RE</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>;</td></tr>
<tr><th id="512">512</th><td>    <a class="local col9 ref" href="#129maxLength" title='maxLength' data-ref="129maxLength">maxLength</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>((<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>)<a class="local col9 ref" href="#129maxLength" title='maxLength' data-ref="129maxLength">maxLength</a>,</td></tr>
<tr><th id="513">513</th><td>                         <a class="local col1 ref" href="#131Reg" title='Reg' data-ref="131Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfIntsENS_9StringRefE" title='llvm::Record::getValueAsListOfInts' data-ref="_ZNK4llvm6Record20getValueAsListOfIntsENS_9StringRefE">getValueAsListOfInts</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"DwarfNumbers"</q>).<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <b>if</b> (!<a class="local col9 ref" href="#129maxLength" title='maxLength' data-ref="129maxLength">maxLength</a>)</td></tr>
<tr><th id="517">517</th><td>    <b>return</b>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="132Namespace" title='Namespace' data-type='llvm::StringRef' data-ref="132Namespace">Namespace</dfn> = <a class="local col7 ref" href="#127Regs" title='Regs' data-ref="127Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5frontEv" title='std::deque::front' data-ref="_ZNKSt5deque5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Namespace"</q>);</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <i>// Emit reverse information about the dwarf register numbers.</i></td></tr>
<tr><th id="522">522</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="133j" title='j' data-type='unsigned int' data-ref="133j">j</dfn> = <var>0</var>; <a class="local col3 ref" href="#133j" title='j' data-ref="133j">j</a> &lt; <var>2</var>; ++<a class="local col3 ref" href="#133j" title='j' data-ref="133j">j</a>) {</td></tr>
<tr><th id="523">523</th><td>    <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  switch ("</q>;</td></tr>
<tr><th id="524">524</th><td>    <b>if</b> (<a class="local col3 ref" href="#133j" title='j' data-ref="133j">j</a> == <var>0</var>)</td></tr>
<tr><th id="525">525</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DwarfFlavour"</q>;</td></tr>
<tr><th id="526">526</th><td>    <b>else</b></td></tr>
<tr><th id="527">527</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"EHFlavour"</q>;</td></tr>
<tr><th id="528">528</th><td>    <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") {\n"</q></td></tr>
<tr><th id="529">529</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  default:\n"</q></td></tr>
<tr><th id="530">530</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    llvm_unreachable(\"Unknown DWARF flavour\");\n"</q>;</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="134i" title='i' data-type='unsigned int' data-ref="134i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="135e" title='e' data-type='unsigned int' data-ref="135e">e</dfn> = <a class="local col9 ref" href="#129maxLength" title='maxLength' data-ref="129maxLength">maxLength</a>; <a class="local col4 ref" href="#134i" title='i' data-ref="134i">i</a> != <a class="local col5 ref" href="#135e" title='e' data-ref="135e">e</a>; ++<a class="local col4 ref" href="#134i" title='i' data-ref="134i">i</a>) {</td></tr>
<tr><th id="533">533</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  case "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#134i" title='i' data-ref="134i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="534">534</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>;</td></tr>
<tr><th id="535">535</th><td>      <b>if</b> (!<a class="local col8 ref" href="#128isCtor" title='isCtor' data-ref="128isCtor">isCtor</a>)</td></tr>
<tr><th id="536">536</th><td>        <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RI-&gt;"</q>;</td></tr>
<tr><th id="537">537</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col6 decl" id="136Tmp" title='Tmp' data-type='std::string' data-ref="136Tmp">Tmp</dfn>;</td></tr>
<tr><th id="538">538</th><td>      <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col6 ref" href="#136Tmp" title='Tmp' data-ref="136Tmp">Tmp</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#132Namespace" title='Namespace' data-ref="132Namespace">Namespace</a></td></tr>
<tr><th id="539">539</th><td>                              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col3 ref" href="#133j" title='j' data-ref="133j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#134i" title='i' data-ref="134i">i</a></td></tr>
<tr><th id="540">540</th><td>                              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dwarf2L"</q>;</td></tr>
<tr><th id="541">541</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"mapDwarfRegsToLLVMRegs("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#136Tmp" title='Tmp' data-ref="136Tmp">Tmp</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#136Tmp" title='Tmp' data-ref="136Tmp">Tmp</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Size, "</q>;</td></tr>
<tr><th id="542">542</th><td>      <b>if</b> (<a class="local col3 ref" href="#133j" title='j' data-ref="133j">j</a> == <var>0</var>)</td></tr>
<tr><th id="543">543</th><td>          <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"false"</q>;</td></tr>
<tr><th id="544">544</th><td>        <b>else</b></td></tr>
<tr><th id="545">545</th><td>          <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"true"</q>;</td></tr>
<tr><th id="546">546</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>");\n"</q>;</td></tr>
<tr><th id="547">547</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    break;\n"</q>;</td></tr>
<tr><th id="548">548</th><td>    }</td></tr>
<tr><th id="549">549</th><td>    <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  }\n"</q>;</td></tr>
<tr><th id="550">550</th><td>  }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <i>// Emit information about the dwarf register numbers.</i></td></tr>
<tr><th id="553">553</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137j" title='j' data-type='unsigned int' data-ref="137j">j</dfn> = <var>0</var>; <a class="local col7 ref" href="#137j" title='j' data-ref="137j">j</a> &lt; <var>2</var>; ++<a class="local col7 ref" href="#137j" title='j' data-ref="137j">j</a>) {</td></tr>
<tr><th id="554">554</th><td>    <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  switch ("</q>;</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (<a class="local col7 ref" href="#137j" title='j' data-ref="137j">j</a> == <var>0</var>)</td></tr>
<tr><th id="556">556</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DwarfFlavour"</q>;</td></tr>
<tr><th id="557">557</th><td>    <b>else</b></td></tr>
<tr><th id="558">558</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"EHFlavour"</q>;</td></tr>
<tr><th id="559">559</th><td>    <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") {\n"</q></td></tr>
<tr><th id="560">560</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  default:\n"</q></td></tr>
<tr><th id="561">561</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    llvm_unreachable(\"Unknown DWARF flavour\");\n"</q>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="138i" title='i' data-type='unsigned int' data-ref="138i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="139e" title='e' data-type='unsigned int' data-ref="139e">e</dfn> = <a class="local col9 ref" href="#129maxLength" title='maxLength' data-ref="129maxLength">maxLength</a>; <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a> != <a class="local col9 ref" href="#139e" title='e' data-ref="139e">e</a>; ++<a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a>) {</td></tr>
<tr><th id="564">564</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  case "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="565">565</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>;</td></tr>
<tr><th id="566">566</th><td>      <b>if</b> (!<a class="local col8 ref" href="#128isCtor" title='isCtor' data-ref="128isCtor">isCtor</a>)</td></tr>
<tr><th id="567">567</th><td>        <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RI-&gt;"</q>;</td></tr>
<tr><th id="568">568</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col0 decl" id="140Tmp" title='Tmp' data-type='std::string' data-ref="140Tmp">Tmp</dfn>;</td></tr>
<tr><th id="569">569</th><td>      <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col0 ref" href="#140Tmp" title='Tmp' data-ref="140Tmp">Tmp</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#132Namespace" title='Namespace' data-ref="132Namespace">Namespace</a></td></tr>
<tr><th id="570">570</th><td>                              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col7 ref" href="#137j" title='j' data-ref="137j">j</a> == <var>0</var> ? <q>"DwarfFlavour"</q> : <q>"EHFlavour"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a></td></tr>
<tr><th id="571">571</th><td>                              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"L2Dwarf"</q>;</td></tr>
<tr><th id="572">572</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"mapLLVMRegsToDwarfRegs("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#140Tmp" title='Tmp' data-ref="140Tmp">Tmp</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#140Tmp" title='Tmp' data-ref="140Tmp">Tmp</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Size, "</q>;</td></tr>
<tr><th id="573">573</th><td>      <b>if</b> (<a class="local col7 ref" href="#137j" title='j' data-ref="137j">j</a> == <var>0</var>)</td></tr>
<tr><th id="574">574</th><td>          <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"false"</q>;</td></tr>
<tr><th id="575">575</th><td>        <b>else</b></td></tr>
<tr><th id="576">576</th><td>          <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"true"</q>;</td></tr>
<tr><th id="577">577</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>");\n"</q>;</td></tr>
<tr><th id="578">578</th><td>      <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    break;\n"</q>;</td></tr>
<tr><th id="579">579</th><td>    }</td></tr>
<tr><th id="580">580</th><td>    <a class="local col6 ref" href="#126OS" title='OS' data-ref="126OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  }\n"</q>;</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td>}</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i  data-doc="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">// Print a BitVector as a sequence of hex numbers using a little-endian mapping.</i></td></tr>
<tr><th id="585">585</th><td><i  data-doc="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">// Width is the number of bits per hex number.</i></td></tr>
<tr><th id="586">586</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj" title='printBitVectorAsHex' data-type='void printBitVectorAsHex(llvm::raw_ostream &amp; OS, const llvm::BitVector &amp; Bits, unsigned int Width)' data-ref="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">printBitVectorAsHex</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="141OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="141OS">OS</dfn>,</td></tr>
<tr><th id="587">587</th><td>                                <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="142Bits" title='Bits' data-type='const llvm::BitVector &amp;' data-ref="142Bits">Bits</dfn>,</td></tr>
<tr><th id="588">588</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="143Width" title='Width' data-type='unsigned int' data-ref="143Width">Width</dfn>) {</td></tr>
<tr><th id="589">589</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Width &lt;= 32 &amp;&amp; &quot;Width too large&quot;) ? void (0) : __assert_fail (&quot;Width &lt;= 32 &amp;&amp; \&quot;Width too large\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 589, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#143Width" title='Width' data-ref="143Width">Width</a> &lt;= <var>32</var> &amp;&amp; <q>"Width too large"</q>);</td></tr>
<tr><th id="590">590</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144Digits" title='Digits' data-type='unsigned int' data-ref="144Digits">Digits</dfn> = (<a class="local col3 ref" href="#143Width" title='Width' data-ref="143Width">Width</a> + <var>3</var>) / <var>4</var>;</td></tr>
<tr><th id="591">591</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145i" title='i' data-type='unsigned int' data-ref="145i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="146e" title='e' data-type='unsigned int' data-ref="146e">e</dfn> = <a class="local col2 ref" href="#142Bits" title='Bits' data-ref="142Bits">Bits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>(); <a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> &lt; <a class="local col6 ref" href="#146e" title='e' data-ref="146e">e</a>; <a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> += <a class="local col3 ref" href="#143Width" title='Width' data-ref="143Width">Width</a>) {</td></tr>
<tr><th id="592">592</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="147Value" title='Value' data-type='unsigned int' data-ref="147Value">Value</dfn> = <var>0</var>;</td></tr>
<tr><th id="593">593</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="148j" title='j' data-type='unsigned int' data-ref="148j">j</dfn> = <var>0</var>; <a class="local col8 ref" href="#148j" title='j' data-ref="148j">j</a> != <a class="local col3 ref" href="#143Width" title='Width' data-ref="143Width">Width</a> &amp;&amp; <a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> + <a class="local col8 ref" href="#148j" title='j' data-ref="148j">j</a> != <a class="local col6 ref" href="#146e" title='e' data-ref="146e">e</a>; ++<a class="local col8 ref" href="#148j" title='j' data-ref="148j">j</a>)</td></tr>
<tr><th id="594">594</th><td>      <a class="local col7 ref" href="#147Value" title='Value' data-ref="147Value">Value</a> |= <a class="local col2 ref" href="#142Bits" title='Bits' data-ref="142Bits">Bits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> + <a class="local col8 ref" href="#148j" title='j' data-ref="148j">j</a>) &lt;&lt; <a class="local col8 ref" href="#148j" title='j' data-ref="148j">j</a>;</td></tr>
<tr><th id="595">595</th><td>    <a class="local col1 ref" href="#141OS" title='OS' data-ref="141OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"0x%0*x, "</q>, <a class="local col4 ref" href="#144Digits" title='Digits' data-ref="144Digits">Digits</a>, <a class="local col7 ref" href="#147Value" title='Value' data-ref="147Value">Value</a>);</td></tr>
<tr><th id="596">596</th><td>  }</td></tr>
<tr><th id="597">597</th><td>}</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>// Helper to emit a set of bits into a constant byte array.</i></td></tr>
<tr><th id="600">600</th><td><b>class</b> <dfn class="type def" id="BitVectorEmitter" title='BitVectorEmitter' data-ref="BitVectorEmitter">BitVectorEmitter</dfn> {</td></tr>
<tr><th id="601">601</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="BitVectorEmitter::Values" title='BitVectorEmitter::Values' data-type='llvm::BitVector' data-ref="BitVectorEmitter::Values">Values</dfn>;</td></tr>
<tr><th id="602">602</th><td><b>public</b>:</td></tr>
<tr><th id="603">603</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN16BitVectorEmitter3addEj" title='BitVectorEmitter::add' data-type='void BitVectorEmitter::add(unsigned int v)' data-ref="_ZN16BitVectorEmitter3addEj">add</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="149v" title='v' data-type='unsigned int' data-ref="149v">v</dfn>) {</td></tr>
<tr><th id="604">604</th><td>    <b>if</b> (<a class="local col9 ref" href="#149v" title='v' data-ref="149v">v</a> &gt;= <a class="tu member" href="#BitVectorEmitter::Values" title='BitVectorEmitter::Values' data-use='m' data-ref="BitVectorEmitter::Values">Values</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>())</td></tr>
<tr><th id="605">605</th><td>      <a class="tu member" href="#BitVectorEmitter::Values" title='BitVectorEmitter::Values' data-use='m' data-ref="BitVectorEmitter::Values">Values</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(((<a class="local col9 ref" href="#149v" title='v' data-ref="149v">v</a>/<var>8</var>)+<var>1</var>)*<var>8</var>); <i>// Round up to the next byte.</i></td></tr>
<tr><th id="606">606</th><td>    <a class="tu member" href="#BitVectorEmitter::Values" title='BitVectorEmitter::Values' data-use='m' data-ref="BitVectorEmitter::Values">Values</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#149v" title='v' data-ref="149v">v</a>]</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>true</b>;</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN16BitVectorEmitter5printERN4llvm11raw_ostreamE" title='BitVectorEmitter::print' data-type='void BitVectorEmitter::print(llvm::raw_ostream &amp; OS)' data-ref="_ZN16BitVectorEmitter5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="150OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="150OS">OS</dfn>) {</td></tr>
<tr><th id="610">610</th><td>    <a class="tu ref" href="#_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj" title='printBitVectorAsHex' data-use='c' data-ref="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">printBitVectorAsHex</a>(<span class='refarg'><a class="local col0 ref" href="#150OS" title='OS' data-ref="150OS">OS</a></span>, <a class="tu member" href="#BitVectorEmitter::Values" title='BitVectorEmitter::Values' data-use='r' data-ref="BitVectorEmitter::Values">Values</a>, <var>8</var>);</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td>};</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20printSimpleValueTypeRN4llvm11raw_ostreamENS_3MVT15SimpleValueTypeE" title='printSimpleValueType' data-type='void printSimpleValueType(llvm::raw_ostream &amp; OS, MVT::SimpleValueType VT)' data-ref="_ZL20printSimpleValueTypeRN4llvm11raw_ostreamENS_3MVT15SimpleValueTypeE">printSimpleValueType</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="151OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="151OS">OS</dfn>, <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col2 decl" id="152VT" title='VT' data-type='MVT::SimpleValueType' data-ref="152VT">VT</dfn>) {</td></tr>
<tr><th id="615">615</th><td>  <a class="local col1 ref" href="#151OS" title='OS' data-ref="151OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm11getEnumNameENS_3MVT15SimpleValueTypeE" title='llvm::getEnumName' data-ref="_ZN4llvm11getEnumNameENS_3MVT15SimpleValueTypeE">getEnumName</a>(<a class="local col2 ref" href="#152VT" title='VT' data-ref="152VT">VT</a>);</td></tr>
<tr><th id="616">616</th><td>}</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16printSubRegIndexRN4llvm11raw_ostreamEPKNS_18CodeGenSubRegIndexE" title='printSubRegIndex' data-type='void printSubRegIndex(llvm::raw_ostream &amp; OS, const llvm::CodeGenSubRegIndex * Idx)' data-ref="_ZL16printSubRegIndexRN4llvm11raw_ostreamEPKNS_18CodeGenSubRegIndexE">printSubRegIndex</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="153OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="153OS">OS</dfn>, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col4 decl" id="154Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="154Idx">Idx</dfn>) {</td></tr>
<tr><th id="619">619</th><td>  <a class="local col3 ref" href="#153OS" title='OS' data-ref="153OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#154Idx" title='Idx' data-ref="154Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a>;</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><i>// Differentially encoded register and regunit lists allow for better</i></td></tr>
<tr><th id="623">623</th><td><i>// compression on regular register banks. The sequence is computed from the</i></td></tr>
<tr><th id="624">624</th><td><i>// differential list as:</i></td></tr>
<tr><th id="625">625</th><td><i>//</i></td></tr>
<tr><th id="626">626</th><td><i>//   out[0] = InitVal;</i></td></tr>
<tr><th id="627">627</th><td><i>//   out[n+1] = out[n] + diff[n]; // n = 0, 1, ...</i></td></tr>
<tr><th id="628">628</th><td><i>//</i></td></tr>
<tr><th id="629">629</th><td><i>// The initial value depends on the specific list. The list is terminated by a</i></td></tr>
<tr><th id="630">630</th><td><i>// 0 differential which means we can't encode repeated elements.</i></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><b>typedef</b> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>, <var>4</var>&gt; <dfn class="typedef" id="DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</dfn>;</td></tr>
<tr><th id="633">633</th><td><b>typedef</b> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>, <var>4</var>&gt; <dfn class="typedef" id="MaskVec" title='MaskVec' data-type='SmallVector&lt;llvm::LaneBitmask, 4&gt;' data-ref="MaskVec">MaskVec</dfn>;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><i  data-doc="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjNS_15SparseBitVectorILj128EEE">// Differentially encode a sequence of numbers into V. The starting value and</i></td></tr>
<tr><th id="636">636</th><td><i  data-doc="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjNS_15SparseBitVectorILj128EEE">// terminating 0 are not added to V, so it will have the same size as List.</i></td></tr>
<tr><th id="637">637</th><td><em>static</em></td></tr>
<tr><th id="638">638</th><td><a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a> &amp;<dfn class="tu decl def" id="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjNS_15SparseBitVectorILj128EEE" title='diffEncode' data-type='DiffVec &amp; diffEncode(DiffVec &amp; V, unsigned int InitVal, SparseBitVector&lt;&gt; List)' data-ref="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjNS_15SparseBitVectorILj128EEE">diffEncode</dfn>(<a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a> &amp;<dfn class="local col5 decl" id="155V" title='V' data-type='DiffVec &amp;' data-ref="155V">V</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="156InitVal" title='InitVal' data-type='unsigned int' data-ref="156InitVal">InitVal</dfn>, <a class="type" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="local col7 decl" id="157List" title='List' data-type='SparseBitVector&lt;&gt;' data-ref="157List">List</dfn>) {</td></tr>
<tr><th id="639">639</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.empty() &amp;&amp; &quot;Clear DiffVec before diffEncode.&quot;) ? void (0) : __assert_fail (&quot;V.empty() &amp;&amp; \&quot;Clear DiffVec before diffEncode.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 639, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155V" title='V' data-ref="155V">V</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Clear DiffVec before diffEncode."</q>);</td></tr>
<tr><th id="640">640</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="158Val" title='Val' data-type='uint16_t' data-ref="158Val">Val</dfn> = <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>(<a class="local col6 ref" href="#156InitVal" title='InitVal' data-ref="156InitVal">InitVal</a>);</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <b>for</b> (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="159Cur" title='Cur' data-type='uint16_t' data-ref="159Cur">Cur</dfn> : <a class="local col7 ref" href="#157List" title='List' data-ref="157List">List</a>) {</td></tr>
<tr><th id="643">643</th><td>    <a class="local col5 ref" href="#155V" title='V' data-ref="155V">V</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#159Cur" title='Cur' data-ref="159Cur">Cur</a> - <a class="local col8 ref" href="#158Val" title='Val' data-ref="158Val">Val</a>);</td></tr>
<tr><th id="644">644</th><td>    <a class="local col8 ref" href="#158Val" title='Val' data-ref="158Val">Val</a> = <a class="local col9 ref" href="#159Cur" title='Cur' data-ref="159Cur">Cur</a>;</td></tr>
<tr><th id="645">645</th><td>  }</td></tr>
<tr><th id="646">646</th><td>  <b>return</b> <a class="local col5 ref" href="#155V" title='V' data-ref="155V">V</a>;</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><b>template</b>&lt;<b>typename</b> Iter&gt;</td></tr>
<tr><th id="650">650</th><td><em>static</em></td></tr>
<tr><th id="651">651</th><td><a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a> &amp;<dfn class="tu decl def" id="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjT_S3_" title='diffEncode' data-type='DiffVec &amp; diffEncode(DiffVec &amp; V, unsigned int InitVal, Iter Begin, Iter End)' data-ref="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjT_S3_">diffEncode</dfn>(<a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a> &amp;<dfn class="local col0 decl" id="160V" title='V' data-type='DiffVec &amp;' data-ref="160V">V</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="161InitVal" title='InitVal' data-type='unsigned int' data-ref="161InitVal">InitVal</dfn>, Iter <dfn class="local col2 decl" id="162Begin" title='Begin' data-type='Iter' data-ref="162Begin">Begin</dfn>, Iter <dfn class="local col3 decl" id="163End" title='End' data-type='Iter' data-ref="163End">End</dfn>) {</td></tr>
<tr><th id="652">652</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.empty() &amp;&amp; &quot;Clear DiffVec before diffEncode.&quot;) ? void (0) : __assert_fail (&quot;V.empty() &amp;&amp; \&quot;Clear DiffVec before diffEncode.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 652, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#160V" title='V' data-ref="160V">V</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Clear DiffVec before diffEncode."</q>);</td></tr>
<tr><th id="653">653</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="164Val" title='Val' data-type='uint16_t' data-ref="164Val">Val</dfn> = <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>(<a class="local col1 ref" href="#161InitVal" title='InitVal' data-ref="161InitVal">InitVal</a>);</td></tr>
<tr><th id="654">654</th><td>  <b>for</b> (Iter <dfn class="local col5 decl" id="165I" title='I' data-type='Iter' data-ref="165I">I</dfn> = <a class="local col2 ref" href="#162Begin" title='Begin' data-ref="162Begin">Begin</a>; <a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a> != <a class="local col3 ref" href="#163End" title='End' data-ref="163End">End</a>; ++<a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a>) {</td></tr>
<tr><th id="655">655</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="166Cur" title='Cur' data-type='uint16_t' data-ref="166Cur">Cur</dfn> = (*<a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a>)-&gt;EnumValue;</td></tr>
<tr><th id="656">656</th><td>    <a class="local col0 ref" href="#160V" title='V' data-ref="160V">V</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#166Cur" title='Cur' data-ref="166Cur">Cur</a> - <a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>);</td></tr>
<tr><th id="657">657</th><td>    <a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a> = <a class="local col6 ref" href="#166Cur" title='Cur' data-ref="166Cur">Cur</a>;</td></tr>
<tr><th id="658">658</th><td>  }</td></tr>
<tr><th id="659">659</th><td>  <b>return</b> <a class="local col0 ref" href="#160V" title='V' data-ref="160V">V</a>;</td></tr>
<tr><th id="660">660</th><td>}</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11printDiff16RN4llvm11raw_ostreamEt" title='printDiff16' data-type='void printDiff16(llvm::raw_ostream &amp; OS, uint16_t Val)' data-ref="_ZL11printDiff16RN4llvm11raw_ostreamEt">printDiff16</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="167OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="167OS">OS</dfn>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="168Val" title='Val' data-type='uint16_t' data-ref="168Val">Val</dfn>) {</td></tr>
<tr><th id="663">663</th><td>  <a class="local col7 ref" href="#167OS" title='OS' data-ref="167OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#168Val" title='Val' data-ref="168Val">Val</a>;</td></tr>
<tr><th id="664">664</th><td>}</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE" title='printMask' data-type='void printMask(llvm::raw_ostream &amp; OS, llvm::LaneBitmask Val)' data-ref="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE">printMask</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="169OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="169OS">OS</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="170Val" title='Val' data-type='llvm::LaneBitmask' data-ref="170Val">Val</dfn>) {</td></tr>
<tr><th id="667">667</th><td>  <a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneBitmask(0x"</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#170Val" title='Val' data-ref="170Val">Val</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="668">668</th><td>}</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><i  data-doc="_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE">// Try to combine Idx's compose map into Vec if it is compatible.</i></td></tr>
<tr><th id="671">671</th><td><i  data-doc="_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE">// Return false if it's not possible.</i></td></tr>
<tr><th id="672">672</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE" title='combine' data-type='bool combine(const llvm::CodeGenSubRegIndex * Idx, SmallVectorImpl&lt;llvm::CodeGenSubRegIndex *&gt; &amp; Vec)' data-ref="_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE">combine</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col1 decl" id="171Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="171Idx">Idx</dfn>,</td></tr>
<tr><th id="673">673</th><td>                    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; &amp;<dfn class="local col2 decl" id="172Vec" title='Vec' data-type='SmallVectorImpl&lt;llvm::CodeGenSubRegIndex *&gt; &amp;' data-ref="172Vec">Vec</dfn>) {</td></tr>
<tr><th id="674">674</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a> &amp;<dfn class="local col3 decl" id="173Map" title='Map' data-type='const CodeGenSubRegIndex::CompMap &amp;' data-ref="173Map">Map</dfn> = <a class="local col1 ref" href="#171Idx" title='Idx' data-ref="171Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>();</td></tr>
<tr><th id="675">675</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="174I" title='I' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &amp;' data-ref="174I">I</dfn> : <a class="local col3 ref" href="#173Map" title='Map' data-ref="173Map">Map</a>) {</td></tr>
<tr><th id="676">676</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *&amp;<dfn class="local col5 decl" id="175Entry" title='Entry' data-type='llvm::CodeGenSubRegIndex *&amp;' data-ref="175Entry">Entry</dfn> = <a class="local col2 ref" href="#172Vec" title='Vec' data-ref="172Vec">Vec</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#174I" title='I' data-ref="174I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="677">677</th><td>    <b>if</b> (<a class="local col5 ref" href="#175Entry" title='Entry' data-ref="175Entry">Entry</a> &amp;&amp; <a class="local col5 ref" href="#175Entry" title='Entry' data-ref="175Entry">Entry</a> != <a class="local col4 ref" href="#174I" title='I' data-ref="174I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// All entries are compatible. Make it so.</i></td></tr>
<tr><th id="682">682</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="176I" title='I' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &amp;' data-ref="176I">I</dfn> : <a class="local col3 ref" href="#173Map" title='Map' data-ref="173Map">Map</a>) {</td></tr>
<tr><th id="683">683</th><td>    <em>auto</em> *&amp;<dfn class="local col7 decl" id="177Entry" title='Entry' data-type='llvm::CodeGenSubRegIndex *&amp;' data-ref="177Entry">Entry</dfn> = <a class="local col2 ref" href="#172Vec" title='Vec' data-ref="172Vec">Vec</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#176I" title='I' data-ref="176I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="684">684</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!Entry || Entry == I.second) &amp;&amp; &quot;Expected EnumValue to be unique&quot;) ? void (0) : __assert_fail (&quot;(!Entry || Entry == I.second) &amp;&amp; \&quot;Expected EnumValue to be unique\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 685, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col7 ref" href="#177Entry" title='Entry' data-ref="177Entry">Entry</a> || <a class="local col7 ref" href="#177Entry" title='Entry' data-ref="177Entry">Entry</a> == <a class="local col6 ref" href="#176I" title='I' data-ref="176I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>) &amp;&amp;</td></tr>
<tr><th id="685">685</th><td>           <q>"Expected EnumValue to be unique"</q>);</td></tr>
<tr><th id="686">686</th><td>    <a class="local col7 ref" href="#177Entry" title='Entry' data-ref="177Entry">Entry</a> = <a class="local col6 ref" href="#176I" title='I' data-ref="176I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="687">687</th><td>  }</td></tr>
<tr><th id="688">688</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><em>void</em></td></tr>
<tr><th id="692">692</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter24emitComposeSubRegIndicesERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndices' data-type='void (anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndices(llvm::raw_ostream &amp; OS, llvm::CodeGenRegBank &amp; RegBank, const std::string &amp; ClName)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter24emitComposeSubRegIndicesERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">emitComposeSubRegIndices</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="178OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="178OS">OS</dfn>,</td></tr>
<tr><th id="693">693</th><td>                                              <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col9 decl" id="179RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="179RegBank">RegBank</dfn>,</td></tr>
<tr><th id="694">694</th><td>                                              <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col0 decl" id="180ClName" title='ClName' data-type='const std::string &amp;' data-ref="180ClName">ClName</dfn>) {</td></tr>
<tr><th id="695">695</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="181SubRegIndices" title='SubRegIndices' data-type='const std::deque&lt;llvm::CodeGenSubRegIndex, std::allocator&lt;llvm::CodeGenSubRegIndex&gt; &gt; &amp;' data-ref="181SubRegIndices">SubRegIndices</dfn> = <a class="local col9 ref" href="#179RegBank" title='RegBank' data-ref="179RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>();</td></tr>
<tr><th id="696">696</th><td>  <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#180ClName" title='ClName' data-ref="180ClName">ClName</a></td></tr>
<tr><th id="697">697</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {\n"</q>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <i>// Many sub-register indexes are composition-compatible, meaning that</i></td></tr>
<tr><th id="700">700</th><td><i>  //</i></td></tr>
<tr><th id="701">701</th><td><i>  //   compose(IdxA, IdxB) == compose(IdxA', IdxB)</i></td></tr>
<tr><th id="702">702</th><td><i>  //</i></td></tr>
<tr><th id="703">703</th><td><i>  // for many IdxA, IdxA' pairs. Not all sub-register indexes can be composed.</i></td></tr>
<tr><th id="704">704</th><td><i>  // The illegal entries can be use as wildcards to compress the table further.</i></td></tr>
<tr><th id="705">705</th><td><i></i></td></tr>
<tr><th id="706">706</th><td><i>  // Map each Sub-register index to a compatible table row.</i></td></tr>
<tr><th id="707">707</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="182RowMap" title='RowMap' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="182RowMap">RowMap</dfn>;</td></tr>
<tr><th id="708">708</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>4</var>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="183Rows" title='Rows' data-type='SmallVector&lt;SmallVector&lt;llvm::CodeGenSubRegIndex *, 4&gt;, 4&gt;' data-ref="183Rows">Rows</dfn>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <em>auto</em> <dfn class="local col4 decl" id="184SubRegIndicesSize" title='SubRegIndicesSize' data-type='long' data-ref="184SubRegIndicesSize">SubRegIndicesSize</dfn> =</td></tr>
<tr><th id="711">711</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col1 ref" href="#181SubRegIndices" title='SubRegIndices' data-ref="181SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNKSt5deque5beginEv">begin</a>(), <a class="local col1 ref" href="#181SubRegIndices" title='SubRegIndices' data-ref="181SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque3endEv" title='std::deque::end' data-ref="_ZNKSt5deque3endEv">end</a>());</td></tr>
<tr><th id="712">712</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="185Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="185Idx">Idx</dfn> : <a class="local col1 ref" href="#181SubRegIndices" title='SubRegIndices' data-ref="181SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="713">713</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186Found" title='Found' data-type='unsigned int' data-ref="186Found">Found</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="714">714</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="187r" title='r' data-type='unsigned int' data-ref="187r">r</dfn> = <var>0</var>, <dfn class="local col8 decl" id="188re" title='re' data-type='unsigned int' data-ref="188re">re</dfn> = <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#187r" title='r' data-ref="187r">r</a> != <a class="local col8 ref" href="#188re" title='re' data-ref="188re">re</a>; ++<a class="local col7 ref" href="#187r" title='r' data-ref="187r">r</a>) {</td></tr>
<tr><th id="715">715</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE" title='combine' data-use='c' data-ref="_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE">combine</a>(&amp;<a class="local col5 ref" href="#185Idx" title='Idx' data-ref="185Idx">Idx</a>, <span class='refarg'><a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#187r" title='r' data-ref="187r">r</a>]</a></span>)) {</td></tr>
<tr><th id="716">716</th><td>        <a class="local col6 ref" href="#186Found" title='Found' data-ref="186Found">Found</a> = <a class="local col7 ref" href="#187r" title='r' data-ref="187r">r</a>;</td></tr>
<tr><th id="717">717</th><td>        <b>break</b>;</td></tr>
<tr><th id="718">718</th><td>      }</td></tr>
<tr><th id="719">719</th><td>    }</td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="local col6 ref" href="#186Found" title='Found' data-ref="186Found">Found</a> == ~<var>0u</var>) {</td></tr>
<tr><th id="721">721</th><td>      <a class="local col6 ref" href="#186Found" title='Found' data-ref="186Found">Found</a> = <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="722">722</th><td>      <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#186Found" title='Found' data-ref="186Found">Found</a> + <var>1</var>);</td></tr>
<tr><th id="723">723</th><td>      <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a>);</td></tr>
<tr><th id="724">724</th><td>      <a class="tu ref" href="#_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE" title='combine' data-use='c' data-ref="_ZL7combinePKN4llvm18CodeGenSubRegIndexERNS_15SmallVectorImplIPS0_EE">combine</a>(&amp;<a class="local col5 ref" href="#185Idx" title='Idx' data-ref="185Idx">Idx</a>, <span class='refarg'><a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()</span>);</td></tr>
<tr><th id="725">725</th><td>    }</td></tr>
<tr><th id="726">726</th><td>    <a class="local col2 ref" href="#182RowMap" title='RowMap' data-ref="182RowMap">RowMap</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#186Found" title='Found' data-ref="186Found">Found</a>);</td></tr>
<tr><th id="727">727</th><td>  }</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i>// Output the row map if there is multiple rows.</i></td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (<a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="731">731</th><td>    <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="ref" href="Types.h.html#_ZN4llvm22getMinimalTypeForRangeEmj" title='llvm::getMinimalTypeForRange' data-ref="_ZN4llvm22getMinimalTypeForRangeEmj">getMinimalTypeForRange</a>(<a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>32</var>)</td></tr>
<tr><th id="732">732</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RowMap["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] = {\n    "</q>;</td></tr>
<tr><th id="733">733</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="189i" title='i' data-type='unsigned int' data-ref="189i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="190e" title='e' data-type='unsigned int' data-ref="190e">e</dfn> = <a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a>; <a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a> != <a class="local col0 ref" href="#190e" title='e' data-ref="190e">e</a>; ++<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>)</td></tr>
<tr><th id="734">734</th><td>      <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#182RowMap" title='RowMap' data-ref="182RowMap">RowMap</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>]</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="735">735</th><td>    <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  };\n"</q>;</td></tr>
<tr><th id="736">736</th><td>  }</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// Output the rows.</i></td></tr>
<tr><th id="739">739</th><td>  <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="ref" href="Types.h.html#_ZN4llvm22getMinimalTypeForRangeEmj" title='llvm::getMinimalTypeForRange' data-ref="_ZN4llvm22getMinimalTypeForRangeEmj">getMinimalTypeForRange</a>(<a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a> + <var>1</var>, <var>32</var>)</td></tr>
<tr><th id="740">740</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Rows["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] = {\n"</q>;</td></tr>
<tr><th id="741">741</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="191r" title='r' data-type='unsigned int' data-ref="191r">r</dfn> = <var>0</var>, <dfn class="local col2 decl" id="192re" title='re' data-type='unsigned int' data-ref="192re">re</dfn> = <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#191r" title='r' data-ref="191r">r</a> != <a class="local col2 ref" href="#192re" title='re' data-ref="192re">re</a>; ++<a class="local col1 ref" href="#191r" title='r' data-ref="191r">r</a>) {</td></tr>
<tr><th id="742">742</th><td>    <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    { "</q>;</td></tr>
<tr><th id="743">743</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="193i" title='i' data-type='unsigned int' data-ref="193i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="194e" title='e' data-type='unsigned int' data-ref="194e">e</dfn> = <a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a>; <a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a> != <a class="local col4 ref" href="#194e" title='e' data-ref="194e">e</a>; ++<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>)</td></tr>
<tr><th id="744">744</th><td>      <b>if</b> (<a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#191r" title='r' data-ref="191r">r</a>]</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>]</a>)</td></tr>
<tr><th id="745">745</th><td>        <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#191r" title='r' data-ref="191r">r</a>]</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="746">746</th><td>      <b>else</b></td></tr>
<tr><th id="747">747</th><td>        <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"0, "</q>;</td></tr>
<tr><th id="748">748</th><td>    <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"},\n"</q>;</td></tr>
<tr><th id="749">749</th><td>  }</td></tr>
<tr><th id="750">750</th><td>  <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n\n"</q>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  --IdxA; assert(IdxA &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>");\n"</q></td></tr>
<tr><th id="753">753</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  --IdxB; assert(IdxB &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col4 ref" href="#184SubRegIndicesSize" title='SubRegIndicesSize' data-ref="184SubRegIndicesSize">SubRegIndicesSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>");\n"</q>;</td></tr>
<tr><th id="754">754</th><td>  <b>if</b> (<a class="local col3 ref" href="#183Rows" title='Rows' data-ref="183Rows">Rows</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="755">755</th><td>    <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return Rows[RowMap[IdxA]][IdxB];\n"</q>;</td></tr>
<tr><th id="756">756</th><td>  <b>else</b></td></tr>
<tr><th id="757">757</th><td>    <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return Rows[0][IdxB];\n"</q>;</td></tr>
<tr><th id="758">758</th><td>  <a class="local col8 ref" href="#178OS" title='OS' data-ref="178OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="759">759</th><td>}</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><em>void</em></td></tr>
<tr><th id="762">762</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndexLaneMask' data-type='void (anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndexLaneMask(llvm::raw_ostream &amp; OS, llvm::CodeGenRegBank &amp; RegBank, const std::string &amp; ClName)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">emitComposeSubRegIndexLaneMask</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="195OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="195OS">OS</dfn>,</td></tr>
<tr><th id="763">763</th><td>                                                    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col6 decl" id="196RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="196RegBank">RegBank</dfn>,</td></tr>
<tr><th id="764">764</th><td>                                                    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col7 decl" id="197ClName" title='ClName' data-type='const std::string &amp;' data-ref="197ClName">ClName</dfn>) {</td></tr>
<tr><th id="765">765</th><td>  <i>// See the comments in computeSubRegLaneMasks() for our goal here.</i></td></tr>
<tr><th id="766">766</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="198SubRegIndices" title='SubRegIndices' data-type='const std::deque&lt;llvm::CodeGenSubRegIndex, std::allocator&lt;llvm::CodeGenSubRegIndex&gt; &gt; &amp;' data-ref="198SubRegIndices">SubRegIndices</dfn> = <a class="local col6 ref" href="#196RegBank" title='RegBank' data-ref="196RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>();</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i>// Create a list of Mask+Rotate operations, with equivalent entries merged.</i></td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="199SubReg2SequenceIndexMap" title='SubReg2SequenceIndexMap' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="199SubReg2SequenceIndexMap">SubReg2SequenceIndexMap</dfn>;</td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a>, <var>1</var>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="200Sequences" title='Sequences' data-type='SmallVector&lt;SmallVector&lt;llvm::MaskRolPair, 1&gt;, 4&gt;' data-ref="200Sequences">Sequences</dfn>;</td></tr>
<tr><th id="771">771</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="201Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="201Idx">Idx</dfn> : <a class="local col8 ref" href="#198SubRegIndices" title='SubRegIndices' data-ref="198SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="772">772</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a>, <var>1</var>&gt; &amp;<dfn class="local col2 decl" id="202IdxSequence" title='IdxSequence' data-type='const SmallVector&lt;llvm::MaskRolPair, 1&gt; &amp;' data-ref="202IdxSequence">IdxSequence</dfn></td></tr>
<tr><th id="773">773</th><td>      = <a class="local col1 ref" href="#201Idx" title='Idx' data-ref="201Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform" title='llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform' data-ref="llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform">CompositionLaneMaskTransform</a>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="203Found" title='Found' data-type='unsigned int' data-ref="203Found">Found</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="776">776</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="204SIdx" title='SIdx' data-type='unsigned int' data-ref="204SIdx">SIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="777">777</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="205NextSIdx" title='NextSIdx' data-type='unsigned int' data-ref="205NextSIdx">NextSIdx</dfn>;</td></tr>
<tr><th id="778">778</th><td>    <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="206s" title='s' data-type='size_t' data-ref="206s">s</dfn> = <var>0</var>, <dfn class="local col7 decl" id="207se" title='se' data-type='size_t' data-ref="207se">se</dfn> = <a class="local col0 ref" href="#200Sequences" title='Sequences' data-ref="200Sequences">Sequences</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#206s" title='s' data-ref="206s">s</a> != <a class="local col7 ref" href="#207se" title='se' data-ref="207se">se</a>; ++<a class="local col6 ref" href="#206s" title='s' data-ref="206s">s</a>, <a class="local col4 ref" href="#204SIdx" title='SIdx' data-ref="204SIdx">SIdx</a> = <a class="local col5 ref" href="#205NextSIdx" title='NextSIdx' data-ref="205NextSIdx">NextSIdx</a>) {</td></tr>
<tr><th id="779">779</th><td>      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a>&gt; &amp;<dfn class="local col8 decl" id="208Sequence" title='Sequence' data-type='SmallVectorImpl&lt;llvm::MaskRolPair&gt; &amp;' data-ref="208Sequence">Sequence</dfn> = <a class="local col0 ref" href="#200Sequences" title='Sequences' data-ref="200Sequences">Sequences</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#206s" title='s' data-ref="206s">s</a>]</a>;</td></tr>
<tr><th id="780">780</th><td>      <a class="local col5 ref" href="#205NextSIdx" title='NextSIdx' data-ref="205NextSIdx">NextSIdx</a> = <a class="local col4 ref" href="#204SIdx" title='SIdx' data-ref="204SIdx">SIdx</a> + <a class="local col8 ref" href="#208Sequence" title='Sequence' data-ref="208Sequence">Sequence</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>;</td></tr>
<tr><th id="781">781</th><td>      <b>if</b> (<a class="local col8 ref" href="#208Sequence" title='Sequence' data-ref="208Sequence">Sequence</a> <a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorImpleqERKNS_15SmallVectorImplIT_EE" title='llvm::SmallVectorImpl::operator==' data-ref="_ZNK4llvm15SmallVectorImpleqERKNS_15SmallVectorImplIT_EE">==</a> <a class="local col2 ref" href="#202IdxSequence" title='IdxSequence' data-ref="202IdxSequence">IdxSequence</a>) {</td></tr>
<tr><th id="782">782</th><td>        <a class="local col3 ref" href="#203Found" title='Found' data-ref="203Found">Found</a> = <a class="local col4 ref" href="#204SIdx" title='SIdx' data-ref="204SIdx">SIdx</a>;</td></tr>
<tr><th id="783">783</th><td>        <b>break</b>;</td></tr>
<tr><th id="784">784</th><td>      }</td></tr>
<tr><th id="785">785</th><td>    }</td></tr>
<tr><th id="786">786</th><td>    <b>if</b> (<a class="local col3 ref" href="#203Found" title='Found' data-ref="203Found">Found</a> == ~<var>0u</var>) {</td></tr>
<tr><th id="787">787</th><td>      <a class="local col0 ref" href="#200Sequences" title='Sequences' data-ref="200Sequences">Sequences</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#202IdxSequence" title='IdxSequence' data-ref="202IdxSequence">IdxSequence</a>);</td></tr>
<tr><th id="788">788</th><td>      <a class="local col3 ref" href="#203Found" title='Found' data-ref="203Found">Found</a> = <a class="local col4 ref" href="#204SIdx" title='SIdx' data-ref="204SIdx">SIdx</a>;</td></tr>
<tr><th id="789">789</th><td>    }</td></tr>
<tr><th id="790">790</th><td>    <a class="local col9 ref" href="#199SubReg2SequenceIndexMap" title='SubReg2SequenceIndexMap' data-ref="199SubReg2SequenceIndexMap">SubReg2SequenceIndexMap</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#203Found" title='Found' data-ref="203Found">Found</a>);</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  struct MaskRolOp {\n"</q></td></tr>
<tr><th id="794">794</th><td>        <q>"    LaneBitmask Mask;\n"</q></td></tr>
<tr><th id="795">795</th><td>        <q>"    uint8_t  RotateLeft;\n"</q></td></tr>
<tr><th id="796">796</th><td>        <q>"  };\n"</q></td></tr>
<tr><th id="797">797</th><td>        <q>"  static const MaskRolOp LaneMaskComposeSequences[] = {\n"</q>;</td></tr>
<tr><th id="798">798</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209Idx" title='Idx' data-type='unsigned int' data-ref="209Idx">Idx</dfn> = <var>0</var>;</td></tr>
<tr><th id="799">799</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col0 decl" id="210s" title='s' data-type='size_t' data-ref="210s">s</dfn> = <var>0</var>, <dfn class="local col1 decl" id="211se" title='se' data-type='size_t' data-ref="211se">se</dfn> = <a class="local col0 ref" href="#200Sequences" title='Sequences' data-ref="200Sequences">Sequences</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#210s" title='s' data-ref="210s">s</a> != <a class="local col1 ref" href="#211se" title='se' data-ref="211se">se</a>; ++<a class="local col0 ref" href="#210s" title='s' data-ref="210s">s</a>) {</td></tr>
<tr><th id="800">800</th><td>    <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>;</td></tr>
<tr><th id="801">801</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a>&gt; &amp;<dfn class="local col2 decl" id="212Sequence" title='Sequence' data-type='const SmallVectorImpl&lt;llvm::MaskRolPair&gt; &amp;' data-ref="212Sequence">Sequence</dfn> = <a class="local col0 ref" href="#200Sequences" title='Sequences' data-ref="200Sequences">Sequences</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#210s" title='s' data-ref="210s">s</a>]</a>;</td></tr>
<tr><th id="802">802</th><td>    <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="213p" title='p' data-type='size_t' data-ref="213p">p</dfn> = <var>0</var>, <dfn class="local col4 decl" id="214pe" title='pe' data-type='size_t' data-ref="214pe">pe</dfn> = <a class="local col2 ref" href="#212Sequence" title='Sequence' data-ref="212Sequence">Sequence</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#213p" title='p' data-ref="213p">p</a> != <a class="local col4 ref" href="#214pe" title='pe' data-ref="214pe">pe</a>; ++<a class="local col3 ref" href="#213p" title='p' data-ref="213p">p</a>) {</td></tr>
<tr><th id="803">803</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a> &amp;<dfn class="local col5 decl" id="215P" title='P' data-type='const llvm::MaskRolPair &amp;' data-ref="215P">P</dfn> = <a class="local col2 ref" href="#212Sequence" title='Sequence' data-ref="212Sequence">Sequence</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#213p" title='p' data-ref="213p">p</a>]</a>;</td></tr>
<tr><th id="804">804</th><td>      <a class="tu ref" href="#_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE" title='printMask' data-use='c' data-ref="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE">printMask</a>(<span class='refarg'><a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{ "</q></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#215P" title='P' data-ref="215P">P</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a>);</td></tr>
<tr><th id="805">805</th><td>      <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>", %2u }, "</q>, <a class="local col5 ref" href="#215P" title='P' data-ref="215P">P</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</a>);</td></tr>
<tr><th id="806">806</th><td>    }</td></tr>
<tr><th id="807">807</th><td>    <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{ LaneBitmask::getNone(), 0 }"</q>;</td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="local col0 ref" href="#210s" title='s' data-ref="210s">s</a>+<var>1</var> != <a class="local col1 ref" href="#211se" title='se' data-ref="211se">se</a>)</td></tr>
<tr><th id="809">809</th><td>      <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="810">810</th><td>    <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // Sequence "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#209Idx" title='Idx' data-ref="209Idx">Idx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="811">811</th><td>    <a class="local col9 ref" href="#209Idx" title='Idx' data-ref="209Idx">Idx</a> += <a class="local col2 ref" href="#212Sequence" title='Sequence' data-ref="212Sequence">Sequence</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>;</td></tr>
<tr><th id="812">812</th><td>  }</td></tr>
<tr><th id="813">813</th><td>  <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q></td></tr>
<tr><th id="814">814</th><td>        <q>"  static const MaskRolOp *const CompositeSequences[] = {\n"</q>;</td></tr>
<tr><th id="815">815</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="216i" title='i' data-type='size_t' data-ref="216i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="217e" title='e' data-type='size_t' data-ref="217e">e</dfn> = <a class="local col8 ref" href="#198SubRegIndices" title='SubRegIndices' data-ref="198SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>(); <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a> != <a class="local col7 ref" href="#217e" title='e' data-ref="217e">e</a>; ++<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>) {</td></tr>
<tr><th id="816">816</th><td>    <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>;</td></tr>
<tr><th id="817">817</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="218Idx" title='Idx' data-type='unsigned int' data-ref="218Idx">Idx</dfn> = <a class="local col9 ref" href="#199SubReg2SequenceIndexMap" title='SubReg2SequenceIndexMap' data-ref="199SubReg2SequenceIndexMap">SubReg2SequenceIndexMap</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>]</a>;</td></tr>
<tr><th id="818">818</th><td>    <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"&amp;LaneMaskComposeSequences[%u]"</q>, <a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>);</td></tr>
<tr><th id="819">819</th><td>    <b>if</b> (<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>+<var>1</var> != <a class="local col7 ref" href="#217e" title='e' data-ref="217e">e</a>)</td></tr>
<tr><th id="820">820</th><td>      <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="821">821</th><td>    <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" // to "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#198SubRegIndices" title='SubRegIndices' data-ref="198SubRegIndices">SubRegIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5dequeixEm" title='std::deque::operator[]' data-ref="_ZNKSt5dequeixEm">[<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td>  <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n\n"</q>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneBitmask "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#197ClName" title='ClName' data-ref="197ClName">ClName</a></td></tr>
<tr><th id="826">826</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask)"</q></td></tr>
<tr><th id="827">827</th><td>        <q>" const {\n"</q></td></tr>
<tr><th id="828">828</th><td>        <q>"  --IdxA; assert(IdxA &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col8 ref" href="#198SubRegIndices" title='SubRegIndices' data-ref="198SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>()</td></tr>
<tr><th id="829">829</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" &amp;&amp; \"Subregister index out of bounds\");\n"</q></td></tr>
<tr><th id="830">830</th><td>        <q>"  LaneBitmask Result;\n"</q></td></tr>
<tr><th id="831">831</th><td>        <q>"  for (const MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {\n"</q></td></tr>
<tr><th id="832">832</th><td>        <q>"    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();\n"</q></td></tr>
<tr><th id="833">833</th><td>        <q>"    if (unsigned S = Ops-&gt;RotateLeft)\n"</q></td></tr>
<tr><th id="834">834</th><td>        <q>"      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));\n"</q></td></tr>
<tr><th id="835">835</th><td>        <q>"    else\n"</q></td></tr>
<tr><th id="836">836</th><td>        <q>"      Result |= LaneBitmask(M);\n"</q></td></tr>
<tr><th id="837">837</th><td>        <q>"  }\n"</q></td></tr>
<tr><th id="838">838</th><td>        <q>"  return Result;\n"</q></td></tr>
<tr><th id="839">839</th><td>        <q>"}\n\n"</q>;</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <a class="local col5 ref" href="#195OS" title='OS' data-ref="195OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneBitmask "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#197ClName" title='ClName' data-ref="197ClName">ClName</a></td></tr>
<tr><th id="842">842</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::reverseComposeSubRegIndexLaneMaskImpl(unsigned IdxA, "</q></td></tr>
<tr><th id="843">843</th><td>        <q>" LaneBitmask LaneMask) const {\n"</q></td></tr>
<tr><th id="844">844</th><td>        <q>"  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);\n"</q></td></tr>
<tr><th id="845">845</th><td>        <q>"  --IdxA; assert(IdxA &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col8 ref" href="#198SubRegIndices" title='SubRegIndices' data-ref="198SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>()</td></tr>
<tr><th id="846">846</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" &amp;&amp; \"Subregister index out of bounds\");\n"</q></td></tr>
<tr><th id="847">847</th><td>        <q>"  LaneBitmask Result;\n"</q></td></tr>
<tr><th id="848">848</th><td>        <q>"  for (const MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {\n"</q></td></tr>
<tr><th id="849">849</th><td>        <q>"    LaneBitmask::Type M = LaneMask.getAsInteger();\n"</q></td></tr>
<tr><th id="850">850</th><td>        <q>"    if (unsigned S = Ops-&gt;RotateLeft)\n"</q></td></tr>
<tr><th id="851">851</th><td>        <q>"      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));\n"</q></td></tr>
<tr><th id="852">852</th><td>        <q>"    else\n"</q></td></tr>
<tr><th id="853">853</th><td>        <q>"      Result |= LaneBitmask(M);\n"</q></td></tr>
<tr><th id="854">854</th><td>        <q>"  }\n"</q></td></tr>
<tr><th id="855">855</th><td>        <q>"  return Result;\n"</q></td></tr>
<tr><th id="856">856</th><td>        <q>"}\n\n"</q>;</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">//</i></td></tr>
<tr><th id="860">860</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runMCDesc - Print out MC register descriptions.</i></td></tr>
<tr><th id="861">861</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">//</i></td></tr>
<tr><th id="862">862</th><td><em>void</em></td></tr>
<tr><th id="863">863</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runMCDesc' data-type='void (anonymous namespace)::RegisterInfoEmitter::runMCDesc(llvm::raw_ostream &amp; OS, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; RegBank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runMCDesc</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="219OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="219OS">OS</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col0 decl" id="220Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="220Target">Target</dfn>,</td></tr>
<tr><th id="864">864</th><td>                               <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col1 decl" id="221RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="221RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="865">865</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MC Register Information"</q>, <span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>);</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#ifdef GET_REGINFO_MC_DESC\n"</q>;</td></tr>
<tr><th id="868">868</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_REGINFO_MC_DESC\n\n"</q>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="222Regs" title='Regs' data-type='const std::deque&lt;llvm::CodeGenRegister, std::allocator&lt;llvm::CodeGenRegister&gt; &gt; &amp;' data-ref="222Regs">Regs</dfn> = <a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank12getRegistersEv" title='llvm::CodeGenRegBank::getRegisters' data-ref="_ZN4llvm14CodeGenRegBank12getRegistersEv">getRegisters</a>();</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="223SubRegIndices" title='SubRegIndices' data-type='const std::deque&lt;llvm::CodeGenSubRegIndex, std::allocator&lt;llvm::CodeGenSubRegIndex&gt; &gt; &amp;' data-ref="223SubRegIndices">SubRegIndices</dfn> = <a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>();</td></tr>
<tr><th id="873">873</th><td>  <i>// The lists of sub-registers and super-registers go in the same array.  That</i></td></tr>
<tr><th id="874">874</th><td><i>  // allows us to share suffixes.</i></td></tr>
<tr><th id="875">875</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col4 typedef" id="224RegVec" title='RegVec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="224RegVec">RegVec</dfn>;</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <i>// Differentially encoded lists.</i></td></tr>
<tr><th id="878">878</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a>&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col5 decl" id="225DiffSeqs" title='DiffSeqs' data-type='SequenceToOffsetTable&lt;DiffVec&gt;' data-ref="225DiffSeqs">DiffSeqs</dfn>;</td></tr>
<tr><th id="879">879</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a>, <var>4</var>&gt; <dfn class="local col6 decl" id="226SubRegLists" title='SubRegLists' data-type='SmallVector&lt;DiffVec, 4&gt;' data-ref="226SubRegLists">SubRegLists</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="880">880</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a>, <var>4</var>&gt; <dfn class="local col7 decl" id="227SuperRegLists" title='SuperRegLists' data-type='SmallVector&lt;DiffVec, 4&gt;' data-ref="227SuperRegLists">SuperRegLists</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="881">881</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#DiffVec" title='DiffVec' data-type='SmallVector&lt;uint16_t, 4&gt;' data-ref="DiffVec">DiffVec</a>, <var>4</var>&gt; <dfn class="local col8 decl" id="228RegUnitLists" title='RegUnitLists' data-type='SmallVector&lt;DiffVec, 4&gt;' data-ref="228RegUnitLists">RegUnitLists</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="882">882</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <dfn class="local col9 decl" id="229RegUnitInitScale" title='RegUnitInitScale' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="229RegUnitInitScale">RegUnitInitScale</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <i>// List of lane masks accompanying register unit sequences.</i></td></tr>
<tr><th id="885">885</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<a class="typedef" href="#MaskVec" title='MaskVec' data-type='SmallVector&lt;llvm::LaneBitmask, 4&gt;' data-ref="MaskVec">MaskVec</a>&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col0 decl" id="230LaneMaskSeqs" title='LaneMaskSeqs' data-type='SequenceToOffsetTable&lt;MaskVec&gt;' data-ref="230LaneMaskSeqs">LaneMaskSeqs</dfn>;</td></tr>
<tr><th id="886">886</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#MaskVec" title='MaskVec' data-type='SmallVector&lt;llvm::LaneBitmask, 4&gt;' data-ref="MaskVec">MaskVec</a>, <var>4</var>&gt; <dfn class="local col1 decl" id="231RegUnitLaneMasks" title='RegUnitLaneMasks' data-type='SmallVector&lt;MaskVec, 4&gt;' data-ref="231RegUnitLaneMasks">RegUnitLaneMasks</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <i>// Keep track of sub-register names as well. These are not differentially</i></td></tr>
<tr><th id="889">889</th><td><i>  // encoded.</i></td></tr>
<tr><th id="890">890</th><td>  <b>typedef</b> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>4</var>&gt; <dfn class="local col2 typedef" id="232SubRegIdxVec" title='SubRegIdxVec' data-type='SmallVector&lt;const llvm::CodeGenSubRegIndex *, 4&gt;' data-ref="232SubRegIdxVec">SubRegIdxVec</dfn>;</td></tr>
<tr><th id="891">891</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<a class="local col2 typedef" href="#232SubRegIdxVec" title='SubRegIdxVec' data-type='SmallVector&lt;const llvm::CodeGenSubRegIndex *, 4&gt;' data-ref="232SubRegIdxVec">SubRegIdxVec</a>, <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col3 decl" id="233SubRegIdxSeqs" title='SubRegIdxSeqs' data-type='SequenceToOffsetTable&lt;SubRegIdxVec, deref&lt;llvm::less&gt; &gt;' data-ref="233SubRegIdxSeqs">SubRegIdxSeqs</dfn>;</td></tr>
<tr><th id="892">892</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col2 typedef" href="#232SubRegIdxVec" title='SubRegIdxVec' data-type='SmallVector&lt;const llvm::CodeGenSubRegIndex *, 4&gt;' data-ref="232SubRegIdxVec">SubRegIdxVec</a>, <var>4</var>&gt; <dfn class="local col4 decl" id="234SubRegIdxLists" title='SubRegIdxLists' data-type='SmallVector&lt;SubRegIdxVec, 4&gt;' data-ref="234SubRegIdxLists">SubRegIdxLists</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col5 decl" id="235RegStrings" title='RegStrings' data-type='SequenceToOffsetTable&lt;std::string&gt;' data-ref="235RegStrings">RegStrings</dfn>;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <i>// Precompute register lists for the SequenceToOffsetTable.</i></td></tr>
<tr><th id="897">897</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="236i" title='i' data-type='unsigned int' data-ref="236i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="898">898</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="237I" title='I' data-type='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;' data-ref="237I">I</dfn> = <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNKSt5deque5beginEv">begin</a>(), <dfn class="local col8 decl" id="238E" title='E' data-type='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;' data-ref="238E">E</dfn> = <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque3endEv" title='std::deque::end' data-ref="_ZNKSt5deque3endEv">end</a>(); <a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_" title='std::operator!=' data-ref="_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_">!=</a> <a class="local col8 ref" href="#238E" title='E' data-ref="238E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorppEv" title='std::_Deque_iterator::operator++' data-ref="_ZNSt15_Deque_iteratorppEv">++</a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>, ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>) {</td></tr>
<tr><th id="899">899</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="239Reg" title='Reg' data-type='const llvm::CodeGenRegister &amp;' data-ref="239Reg">Reg</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>;</td></tr>
<tr><th id="900">900</th><td>    <a class="local col5 ref" href="#235RegStrings" title='RegStrings' data-ref="235RegStrings">RegStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>());</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>    <i>// Compute the ordered sub-register list.</i></td></tr>
<tr><th id="903">903</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col0 decl" id="240SR" title='SR' data-type='SetVector&lt;const llvm::CodeGenRegister *&gt;' data-ref="240SR">SR</dfn>;</td></tr>
<tr><th id="904">904</th><td>    <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::addSubRegsPreOrder' data-ref="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE">addSubRegsPreOrder</a>(<span class='refarg'><a class="local col0 ref" href="#240SR" title='SR' data-ref="240SR">SR</a></span>, <span class='refarg'><a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a></span>);</td></tr>
<tr><th id="905">905</th><td>    <a class="tu ref" href="#_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjT_S3_" title='diffEncode' data-use='c' data-ref="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjT_S3_">diffEncode</a>(<span class='refarg'><a class="local col6 ref" href="#226SubRegLists" title='SubRegLists' data-ref="226SubRegLists">SubRegLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a></span>, <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>, <a class="local col0 ref" href="#240SR" title='SR' data-ref="240SR">SR</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col0 ref" href="#240SR" title='SR' data-ref="240SR">SR</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="906">906</th><td>    <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col6 ref" href="#226SubRegLists" title='SubRegLists' data-ref="226SubRegLists">SubRegLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>);</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <i>// Compute the corresponding sub-register indexes.</i></td></tr>
<tr><th id="909">909</th><td>    <a class="local col2 typedef" href="#232SubRegIdxVec" title='SubRegIdxVec' data-type='SmallVector&lt;const llvm::CodeGenSubRegIndex *, 4&gt;' data-ref="232SubRegIdxVec">SubRegIdxVec</a> &amp;<dfn class="local col1 decl" id="241SRIs" title='SRIs' data-type='SubRegIdxVec &amp;' data-ref="241SRIs">SRIs</dfn> = <a class="local col4 ref" href="#234SubRegIdxLists" title='SubRegIdxLists' data-ref="234SubRegIdxLists">SubRegIdxLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>;</td></tr>
<tr><th id="910">910</th><td>    <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col2 decl" id="242S" title='S' data-type='const llvm::CodeGenRegister *' data-ref="242S">S</dfn> : <a class="local col0 ref" href="#240SR" title='SR' data-ref="240SR">SR</a>)</td></tr>
<tr><th id="911">911</th><td>      <a class="local col1 ref" href="#241SRIs" title='SRIs' data-ref="241SRIs">SRIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col2 ref" href="#242S" title='S' data-ref="242S">S</a>));</td></tr>
<tr><th id="912">912</th><td>    <a class="local col3 ref" href="#233SubRegIdxSeqs" title='SubRegIdxSeqs' data-ref="233SubRegIdxSeqs">SubRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col1 ref" href="#241SRIs" title='SRIs' data-ref="241SRIs">SRIs</a>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>    <i>// Super-registers are already computed.</i></td></tr>
<tr><th id="915">915</th><td>    <em>const</em> <a class="local col4 typedef" href="#224RegVec" title='RegVec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="224RegVec">RegVec</a> &amp;<dfn class="local col3 decl" id="243SuperRegList" title='SuperRegList' data-type='const RegVec &amp;' data-ref="243SuperRegList">SuperRegList</dfn> = <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister12getSuperRegsEv" title='llvm::CodeGenRegister::getSuperRegs' data-ref="_ZNK4llvm15CodeGenRegister12getSuperRegsEv">getSuperRegs</a>();</td></tr>
<tr><th id="916">916</th><td>    <a class="tu ref" href="#_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjT_S3_" title='diffEncode' data-use='c' data-ref="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjT_S3_">diffEncode</a>(<span class='refarg'><a class="local col7 ref" href="#227SuperRegLists" title='SuperRegLists' data-ref="227SuperRegLists">SuperRegLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a></span>, <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>, <a class="local col3 ref" href="#243SuperRegList" title='SuperRegList' data-ref="243SuperRegList">SuperRegList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="917">917</th><td>               <a class="local col3 ref" href="#243SuperRegList" title='SuperRegList' data-ref="243SuperRegList">SuperRegList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>());</td></tr>
<tr><th id="918">918</th><td>    <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col7 ref" href="#227SuperRegLists" title='SuperRegLists' data-ref="227SuperRegLists">SuperRegLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>);</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>    <i>// Differentially encode the register unit list, seeded by register number.</i></td></tr>
<tr><th id="921">921</th><td><i>    // First compute a scale factor that allows more diff-lists to be reused:</i></td></tr>
<tr><th id="922">922</th><td><i>    //</i></td></tr>
<tr><th id="923">923</th><td><i>    //   D0 -&gt; (S0, S1)</i></td></tr>
<tr><th id="924">924</th><td><i>    //   D1 -&gt; (S2, S3)</i></td></tr>
<tr><th id="925">925</th><td><i>    //</i></td></tr>
<tr><th id="926">926</th><td><i>    // A scale factor of 2 allows D0 and D1 to share a diff-list. The initial</i></td></tr>
<tr><th id="927">927</th><td><i>    // value for the differential decoder is the register number multiplied by</i></td></tr>
<tr><th id="928">928</th><td><i>    // the scale.</i></td></tr>
<tr><th id="929">929</th><td><i>    //</i></td></tr>
<tr><th id="930">930</th><td><i>    // Check the neighboring registers for arithmetic progressions.</i></td></tr>
<tr><th id="931">931</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="244ScaleA" title='ScaleA' data-type='unsigned int' data-ref="244ScaleA">ScaleA</dfn> = ~<var>0u</var>, <dfn class="local col5 decl" id="245ScaleB" title='ScaleB' data-type='unsigned int' data-ref="245ScaleB">ScaleB</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="932">932</th><td>    <a class="type" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="local col6 decl" id="246RUs" title='RUs' data-type='SparseBitVector&lt;&gt;' data-ref="246RUs">RUs</dfn> = <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv" title='llvm::CodeGenRegister::getNativeRegUnits' data-ref="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv">getNativeRegUnits</a>();</td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (<a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_" title='std::operator!=' data-ref="_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_">!=</a> <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNKSt5deque5beginEv">begin</a>() &amp;&amp;</td></tr>
<tr><th id="934">934</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#108" title='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;::_Deque_iterator' data-ref="_ZNSt15_Deque_iteratorIN4llvm15CodeGenRegisterERKS1_PS2_EC1ERKS5_"></a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorptEv" title='std::_Deque_iterator::operator-&gt;' data-ref="_ZNKSt15_Deque_iteratorptEv">-&gt;</a><a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv" title='llvm::CodeGenRegister::getNativeRegUnits' data-ref="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv">getNativeRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>() == <a class="local col6 ref" href="#246RUs" title='RUs' data-ref="246RUs">RUs</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>())</td></tr>
<tr><th id="935">935</th><td>      <a class="local col5 ref" href="#245ScaleB" title='ScaleB' data-ref="245ScaleB">ScaleB</a> = <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><a class="local col6 ref" href="#246RUs" title='RUs' data-ref="246RUs">RUs</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>() - <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#108" title='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;::_Deque_iterator' data-ref="_ZNSt15_Deque_iteratorIN4llvm15CodeGenRegisterERKS1_PS2_EC1ERKS5_"></a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorptEv" title='std::_Deque_iterator::operator-&gt;' data-ref="_ZNKSt15_Deque_iteratorptEv">-&gt;</a><a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv" title='llvm::CodeGenRegister::getNativeRegUnits' data-ref="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv">getNativeRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>();</td></tr>
<tr><th id="936">936</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#108" title='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;::_Deque_iterator' data-ref="_ZNSt15_Deque_iteratorIN4llvm15CodeGenRegisterERKS1_PS2_EC1ERKS5_"></a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>) <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_" title='std::operator!=' data-ref="_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_">!=</a> <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque3endEv" title='std::deque::end' data-ref="_ZNKSt5deque3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="937">937</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#108" title='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;::_Deque_iterator' data-ref="_ZNSt15_Deque_iteratorIN4llvm15CodeGenRegisterERKS1_PS2_EC1ERKS5_"></a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorptEv" title='std::_Deque_iterator::operator-&gt;' data-ref="_ZNKSt15_Deque_iteratorptEv">-&gt;</a><a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv" title='llvm::CodeGenRegister::getNativeRegUnits' data-ref="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv">getNativeRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>() == <a class="local col6 ref" href="#246RUs" title='RUs' data-ref="246RUs">RUs</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>())</td></tr>
<tr><th id="938">938</th><td>      <a class="local col4 ref" href="#244ScaleA" title='ScaleA' data-ref="244ScaleA">ScaleA</a> = <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#108" title='std::_Deque_iterator&lt;llvm::CodeGenRegister, const llvm::CodeGenRegister &amp;, const llvm::CodeGenRegister *&gt;::_Deque_iterator' data-ref="_ZNSt15_Deque_iteratorIN4llvm15CodeGenRegisterERKS1_PS2_EC1ERKS5_"></a><a class="local col7 ref" href="#237I" title='I' data-ref="237I">I</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorptEv" title='std::_Deque_iterator::operator-&gt;' data-ref="_ZNKSt15_Deque_iteratorptEv">-&gt;</a><a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv" title='llvm::CodeGenRegister::getNativeRegUnits' data-ref="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv">getNativeRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>() - <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><a class="local col6 ref" href="#246RUs" title='RUs' data-ref="246RUs">RUs</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>();</td></tr>
<tr><th id="939">939</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="247Scale" title='Scale' data-type='unsigned int' data-ref="247Scale">Scale</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#245ScaleB" title='ScaleB' data-ref="245ScaleB">ScaleB</a>, <a class="local col4 ref" href="#244ScaleA" title='ScaleA' data-ref="244ScaleA">ScaleA</a>);</td></tr>
<tr><th id="940">940</th><td>    <i>// Default the scale to 0 if it can't be encoded in 4 bits.</i></td></tr>
<tr><th id="941">941</th><td>    <b>if</b> (<a class="local col7 ref" href="#247Scale" title='Scale' data-ref="247Scale">Scale</a> &gt;= <var>16</var>)</td></tr>
<tr><th id="942">942</th><td>      <a class="local col7 ref" href="#247Scale" title='Scale' data-ref="247Scale">Scale</a> = <var>0</var>;</td></tr>
<tr><th id="943">943</th><td>    <a class="local col9 ref" href="#229RegUnitInitScale" title='RegUnitInitScale' data-ref="229RegUnitInitScale">RegUnitInitScale</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> = <a class="local col7 ref" href="#247Scale" title='Scale' data-ref="247Scale">Scale</a>;</td></tr>
<tr><th id="944">944</th><td>    <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="tu ref" href="#_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjNS_15SparseBitVectorILj128EEE" title='diffEncode' data-use='c' data-ref="_ZL10diffEncodeRN4llvm11SmallVectorItLj4EEEjNS_15SparseBitVectorILj128EEE">diffEncode</a>(<span class='refarg'><a class="local col8 ref" href="#228RegUnitLists" title='RegUnitLists' data-ref="228RegUnitLists">RegUnitLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a></span>, <a class="local col7 ref" href="#247Scale" title='Scale' data-ref="247Scale">Scale</a> * <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>, <a class="ref fake" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectorC1ERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::SparseBitVector&lt;ElementSize&gt;' data-ref="_ZN4llvm15SparseBitVectorC1ERKNS_15SparseBitVectorIXT_EEE"></a><a class="local col6 ref" href="#246RUs" title='RUs' data-ref="246RUs">RUs</a>));</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="248RUMasks" title='RUMasks' data-type='const llvm::ArrayRef&lt;llvm::LaneBitmask&gt; &amp;' data-ref="248RUMasks">RUMasks</dfn> = <a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv" title='llvm::CodeGenRegister::getRegUnitLaneMasks' data-ref="_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv">getRegUnitLaneMasks</a>();</td></tr>
<tr><th id="947">947</th><td>    <a class="typedef" href="#MaskVec" title='MaskVec' data-type='SmallVector&lt;llvm::LaneBitmask, 4&gt;' data-ref="MaskVec">MaskVec</a> &amp;<dfn class="local col9 decl" id="249LaneMaskVec" title='LaneMaskVec' data-type='MaskVec &amp;' data-ref="249LaneMaskVec">LaneMaskVec</dfn> = <a class="local col1 ref" href="#231RegUnitLaneMasks" title='RegUnitLaneMasks' data-ref="231RegUnitLaneMasks">RegUnitLaneMasks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>;</td></tr>
<tr><th id="948">948</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LaneMaskVec.empty()) ? void (0) : __assert_fail (&quot;LaneMaskVec.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 948, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#249LaneMaskVec" title='LaneMaskVec' data-ref="249LaneMaskVec">LaneMaskVec</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="949">949</th><td>    <a class="local col9 ref" href="#249LaneMaskVec" title='LaneMaskVec' data-ref="249LaneMaskVec">LaneMaskVec</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_">insert</a>(<a class="local col9 ref" href="#249LaneMaskVec" title='LaneMaskVec' data-ref="249LaneMaskVec">LaneMaskVec</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col8 ref" href="#248RUMasks" title='RUMasks' data-ref="248RUMasks">RUMasks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col8 ref" href="#248RUMasks" title='RUMasks' data-ref="248RUMasks">RUMasks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="950">950</th><td>    <i>// Terminator mask should not be used inside of the list.</i></td></tr>
<tr><th id="951">951</th><td><u>#<span data-ppcond="951">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="952">952</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="250M" title='M' data-type='llvm::LaneBitmask' data-ref="250M">M</dfn> : <a class="local col9 ref" href="#249LaneMaskVec" title='LaneMaskVec' data-ref="249LaneMaskVec">LaneMaskVec</a>) {</td></tr>
<tr><th id="953">953</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!M.all() &amp;&amp; &quot;terminator mask should not be part of the list&quot;) ? void (0) : __assert_fail (&quot;!M.all() &amp;&amp; \&quot;terminator mask should not be part of the list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 953, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#250M" title='M' data-ref="250M">M</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3allEv" title='llvm::LaneBitmask::all' data-ref="_ZNK4llvm11LaneBitmask3allEv">all</a>() &amp;&amp; <q>"terminator mask should not be part of the list"</q>);</td></tr>
<tr><th id="954">954</th><td>    }</td></tr>
<tr><th id="955">955</th><td><u>#<span data-ppcond="951">endif</span></u></td></tr>
<tr><th id="956">956</th><td>    <a class="local col0 ref" href="#230LaneMaskSeqs" title='LaneMaskSeqs' data-ref="230LaneMaskSeqs">LaneMaskSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col9 ref" href="#249LaneMaskVec" title='LaneMaskVec' data-ref="249LaneMaskVec">LaneMaskVec</a>);</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <i>// Compute the final layout of the sequence table.</i></td></tr>
<tr><th id="960">960</th><td>  <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="961">961</th><td>  <a class="local col0 ref" href="#230LaneMaskSeqs" title='LaneMaskSeqs' data-ref="230LaneMaskSeqs">LaneMaskSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="962">962</th><td>  <a class="local col3 ref" href="#233SubRegIdxSeqs" title='SubRegIdxSeqs' data-ref="233SubRegIdxSeqs">SubRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace llvm {\n\n"</q>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="251TargetName" title='TargetName' data-type='const std::string &amp;' data-ref="251TargetName">TargetName</dfn> = <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col0 ref" href="#220Target" title='Target' data-ref="220Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>();</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <i>// Emit the shared table of differential lists.</i></td></tr>
<tr><th id="969">969</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCPhysReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDiffLists[] = {\n"</q>;</td></tr>
<tr><th id="970">970</th><td>  <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="tu ref" href="#_ZL11printDiff16RN4llvm11raw_ostreamEt" title='printDiff16' data-use='r' data-ref="_ZL11printDiff16RN4llvm11raw_ostreamEt">printDiff16</a>);</td></tr>
<tr><th id="971">971</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// Emit the shared table of regunit lane mask sequences.</i></td></tr>
<tr><th id="974">974</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const LaneBitmask "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneMaskLists[] = {\n"</q>;</td></tr>
<tr><th id="975">975</th><td>  <a class="local col0 ref" href="#230LaneMaskSeqs" title='LaneMaskSeqs' data-ref="230LaneMaskSeqs">LaneMaskSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="tu ref" href="#_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE" title='printMask' data-use='r' data-ref="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE">printMask</a>, <q>"LaneBitmask::getAll()"</q>);</td></tr>
<tr><th id="976">976</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <i>// Emit the table of sub-register indexes.</i></td></tr>
<tr><th id="979">979</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const uint16_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxLists[] = {\n"</q>;</td></tr>
<tr><th id="980">980</th><td>  <a class="local col3 ref" href="#233SubRegIdxSeqs" title='SubRegIdxSeqs' data-ref="233SubRegIdxSeqs">SubRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="tu ref" href="#_ZL16printSubRegIndexRN4llvm11raw_ostreamEPKNS_18CodeGenSubRegIndexE" title='printSubRegIndex' data-use='r' data-ref="_ZL16printSubRegIndexRN4llvm11raw_ostreamEPKNS_18CodeGenSubRegIndexE">printSubRegIndex</a>);</td></tr>
<tr><th id="981">981</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <i>// Emit the table of sub-register index sizes.</i></td></tr>
<tr><th id="984">984</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterInfo::SubRegCoveredBits "</q></td></tr>
<tr><th id="985">985</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxRanges[] = {\n"</q>;</td></tr>
<tr><th id="986">986</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)-<var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)-<var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="987">987</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="252Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="252Idx">Idx</dfn> : <a class="local col3 ref" href="#223SubRegIndices" title='SubRegIndices' data-ref="223SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="988">988</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#252Idx" title='Idx' data-ref="252Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#252Idx" title='Idx' data-ref="252Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\t// "</q></td></tr>
<tr><th id="989">989</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#252Idx" title='Idx' data-ref="252Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="990">990</th><td>  }</td></tr>
<tr><th id="991">991</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>  <i>// Emit the string table.</i></td></tr>
<tr><th id="994">994</th><td>  <a class="local col5 ref" href="#235RegStrings" title='RegStrings' data-ref="235RegStrings">RegStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="995">995</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const char "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegStrings[] = {\n"</q>;</td></tr>
<tr><th id="996">996</th><td>  <a class="local col5 ref" href="#235RegStrings" title='RegStrings' data-ref="235RegStrings">RegStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvmL9printCharERNS_11raw_ostreamEc" title='llvm::printChar' data-ref="_ZN4llvmL9printCharERNS_11raw_ostreamEc">printChar</a>);</td></tr>
<tr><th id="997">997</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterDesc "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a></td></tr>
<tr><th id="1000">1000</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDesc[] = { // Descriptors\n"</q>;</td></tr>
<tr><th id="1001">1001</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#235RegStrings" title='RegStrings' data-ref="235RegStrings">RegStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>""</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", 0, 0, 0, 0, 0 },\n"</q>;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <i>// Emit the register descriptors now.</i></td></tr>
<tr><th id="1004">1004</th><td>  <a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> = <var>0</var>;</td></tr>
<tr><th id="1005">1005</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="253Reg" title='Reg' data-type='const llvm::CodeGenRegister &amp;' data-ref="253Reg">Reg</dfn> : <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>) {</td></tr>
<tr><th id="1006">1006</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#235RegStrings" title='RegStrings' data-ref="235RegStrings">RegStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col3 ref" href="#253Reg" title='Reg' data-ref="253Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1007">1007</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col6 ref" href="#226SubRegLists" title='SubRegLists' data-ref="226SubRegLists">SubRegLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col7 ref" href="#227SuperRegLists" title='SuperRegLists' data-ref="227SuperRegLists">SuperRegLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>)</td></tr>
<tr><th id="1008">1008</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#233SubRegIdxSeqs" title='SubRegIdxSeqs' data-ref="233SubRegIdxSeqs">SubRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col4 ref" href="#234SubRegIdxLists" title='SubRegIdxLists' data-ref="234SubRegIdxLists">SubRegIdxLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1009">1009</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="local col5 ref" href="#225DiffSeqs" title='DiffSeqs' data-ref="225DiffSeqs">DiffSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col8 ref" href="#228RegUnitLists" title='RegUnitLists' data-ref="228RegUnitLists">RegUnitLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>) * <var>16</var> + <a class="local col9 ref" href="#229RegUnitInitScale" title='RegUnitInitScale' data-ref="229RegUnitInitScale">RegUnitInitScale</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1010">1010</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#230LaneMaskSeqs" title='LaneMaskSeqs' data-ref="230LaneMaskSeqs">LaneMaskSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col1 ref" href="#231RegUnitLaneMasks" title='RegUnitLaneMasks' data-ref="231RegUnitLaneMasks">RegUnitLaneMasks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="1011">1011</th><td>    ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>;</td></tr>
<tr><th id="1012">1012</th><td>  }</td></tr>
<tr><th id="1013">1013</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;      <i>// End of register descriptors...</i></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <i>// Emit the table of register unit roots. Each regunit has one or two root</i></td></tr>
<tr><th id="1016">1016</th><td><i>  // registers.</i></td></tr>
<tr><th id="1017">1017</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCPhysReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegUnitRoots[][2] = {\n"</q>;</td></tr>
<tr><th id="1018">1018</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="254i" title='i' data-type='unsigned int' data-ref="254i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="255e" title='e' data-type='unsigned int' data-ref="255e">e</dfn> = <a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>(); <a class="local col4 ref" href="#254i" title='i' data-ref="254i">i</a> != <a class="local col5 ref" href="#255e" title='e' data-ref="255e">e</a>; ++<a class="local col4 ref" href="#254i" title='i' data-ref="254i">i</a>) {</td></tr>
<tr><th id="1019">1019</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col6 decl" id="256Roots" title='Roots' data-type='ArrayRef&lt;const llvm::CodeGenRegister *&gt;' data-ref="256Roots">Roots</dfn> = <a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="local col4 ref" href="#254i" title='i' data-ref="254i">i</a>).<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm7RegUnit8getRootsEv" title='llvm::RegUnit::getRoots' data-ref="_ZNK4llvm7RegUnit8getRootsEv">getRoots</a>();</td></tr>
<tr><th id="1020">1020</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Roots.empty() &amp;&amp; &quot;All regunits must have a root register.&quot;) ? void (0) : __assert_fail (&quot;!Roots.empty() &amp;&amp; \&quot;All regunits must have a root register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 1020, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#256Roots" title='Roots' data-ref="256Roots">Roots</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <q>"All regunits must have a root register."</q>);</td></tr>
<tr><th id="1021">1021</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Roots.size() &lt;= 2 &amp;&amp; &quot;More than two roots not supported yet.&quot;) ? void (0) : __assert_fail (&quot;Roots.size() &lt;= 2 &amp;&amp; \&quot;More than two roots not supported yet.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 1021, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#256Roots" title='Roots' data-ref="256Roots">Roots</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>2</var> &amp;&amp; <q>"More than two roots not supported yet."</q>);</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col6 ref" href="#256Roots" title='Roots' data-ref="256Roots">Roots</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>);</td></tr>
<tr><th id="1023">1023</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="257r" title='r' data-type='unsigned int' data-ref="257r">r</dfn> = <var>1</var>; <a class="local col7 ref" href="#257r" title='r' data-ref="257r">r</a> != <a class="local col6 ref" href="#256Roots" title='Roots' data-ref="256Roots">Roots</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col7 ref" href="#257r" title='r' data-ref="257r">r</a>)</td></tr>
<tr><th id="1024">1024</th><td>      <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col6 ref" href="#256Roots" title='Roots' data-ref="256Roots">Roots</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#257r" title='r' data-ref="257r">r</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>);</td></tr>
<tr><th id="1025">1025</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="1026">1026</th><td>  }</td></tr>
<tr><th id="1027">1027</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="258RegisterClasses" title='RegisterClasses' data-type='const std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="258RegisterClasses">RegisterClasses</dfn> = <a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <i>// Loop over all of the register classes... emitting each one.</i></td></tr>
<tr><th id="1032">1032</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace {     // Register classes...\n"</q>;</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col9 decl" id="259RegClassStrings" title='RegClassStrings' data-type='SequenceToOffsetTable&lt;std::string&gt;' data-ref="259RegClassStrings">RegClassStrings</dfn>;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <i>// Emit the register enum value arrays for each RegisterClass</i></td></tr>
<tr><th id="1037">1037</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="260RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="260RC">RC</dfn> : <a class="local col8 ref" href="#258RegisterClasses" title='RegisterClasses' data-ref="258RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1038">1038</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col1 decl" id="261Order" title='Order' data-type='ArrayRef&lt;llvm::Record *&gt;' data-ref="261Order">Order</dfn> = <a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass8getOrderEj" title='llvm::CodeGenRegisterClass::getOrder' data-ref="_ZNK4llvm20CodeGenRegisterClass8getOrderEj">getOrder</a>();</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>    <i>// Give the register class a legal C name if it's anonymous.</i></td></tr>
<tr><th id="1041">1041</th><td>    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col2 decl" id="262Name" title='Name' data-type='const std::string &amp;' data-ref="262Name">Name</dfn> = <a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>    <a class="local col9 ref" href="#259RegClassStrings" title='RegClassStrings' data-ref="259RegClassStrings">RegClassStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col2 ref" href="#262Name" title='Name' data-ref="262Name">Name</a>);</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <i>// Emit the register list now.</i></td></tr>
<tr><th id="1046">1046</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#262Name" title='Name' data-ref="262Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Register Class...\n"</q></td></tr>
<tr><th id="1047">1047</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const MCPhysReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#262Name" title='Name' data-ref="262Name">Name</a></td></tr>
<tr><th id="1048">1048</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[] = {\n    "</q>;</td></tr>
<tr><th id="1049">1049</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="263Reg" title='Reg' data-type='llvm::Record *' data-ref="263Reg">Reg</dfn> : <a class="local col1 ref" href="#261Order" title='Order' data-ref="261Order">Order</a>) {</td></tr>
<tr><th id="1050">1050</th><td>      <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col3 ref" href="#263Reg" title='Reg' data-ref="263Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="1051">1051</th><td>    }</td></tr>
<tr><th id="1052">1052</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  };\n\n"</q>;</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#262Name" title='Name' data-ref="262Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Bit set.\n"</q></td></tr>
<tr><th id="1055">1055</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const uint8_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#262Name" title='Name' data-ref="262Name">Name</a></td></tr>
<tr><th id="1056">1056</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bits[] = {\n    "</q>;</td></tr>
<tr><th id="1057">1057</th><td>    <a class="type" href="#BitVectorEmitter" title='BitVectorEmitter' data-ref="BitVectorEmitter">BitVectorEmitter</a> <a class="tu ref fake" href="#600" title='BitVectorEmitter::BitVectorEmitter' data-use='c' data-ref="_ZN16BitVectorEmitterC1Ev"></a><dfn class="local col4 decl" id="264BVE" title='BVE' data-type='BitVectorEmitter' data-ref="264BVE">BVE</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="265Reg" title='Reg' data-type='llvm::Record *' data-ref="265Reg">Reg</dfn> : <a class="local col1 ref" href="#261Order" title='Order' data-ref="261Order">Order</a>) {</td></tr>
<tr><th id="1059">1059</th><td>      <a class="local col4 ref" href="#264BVE" title='BVE' data-ref="264BVE">BVE</a>.<a class="tu ref" href="#_ZN16BitVectorEmitter3addEj" title='BitVectorEmitter::add' data-use='c' data-ref="_ZN16BitVectorEmitter3addEj">add</a>(<a class="local col0 ref" href="#220Target" title='Target' data-ref="220Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget10getRegBankEv" title='llvm::CodeGenTarget::getRegBank' data-ref="_ZNK4llvm13CodeGenTarget10getRegBankEv">getRegBank</a>().<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1060">1060</th><td>    }</td></tr>
<tr><th id="1061">1061</th><td>    <a class="local col4 ref" href="#264BVE" title='BVE' data-ref="264BVE">BVE</a>.<a class="tu ref" href="#_ZN16BitVectorEmitter5printERN4llvm11raw_ostreamE" title='BitVectorEmitter::print' data-use='c' data-ref="_ZN16BitVectorEmitter5printERN4llvm11raw_ostreamE">print</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>);</td></tr>
<tr><th id="1062">1062</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  };\n\n"</q>;</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end anonymous namespace\n\n"</q>;</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <a class="local col9 ref" href="#259RegClassStrings" title='RegClassStrings' data-ref="259RegClassStrings">RegClassStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="1068">1068</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const char "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClassStrings[] = {\n"</q>;</td></tr>
<tr><th id="1069">1069</th><td>  <a class="local col9 ref" href="#259RegClassStrings" title='RegClassStrings' data-ref="259RegClassStrings">RegClassStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvmL9printCharERNS_11raw_ostreamEc" title='llvm::printChar' data-ref="_ZN4llvmL9printCharERNS_11raw_ostreamEc">printChar</a>);</td></tr>
<tr><th id="1070">1070</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterClass "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a></td></tr>
<tr><th id="1073">1073</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses[] = {\n"</q>;</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="266RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="266RC">RC</dfn> : <a class="local col8 ref" href="#258RegisterClasses" title='RegisterClasses' data-ref="258RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1076">1076</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isInt&lt;8&gt;(RC.CopyCost) &amp;&amp; &quot;Copy cost too large.&quot;) ? void (0) : __assert_fail (&quot;isInt&lt;8&gt;(RC.CopyCost) &amp;&amp; \&quot;Copy cost too large.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 1076, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</a>) &amp;&amp; <q>"Copy cost too large."</q>);</td></tr>
<tr><th id="1077">1077</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bits, "</q></td></tr>
<tr><th id="1078">1078</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#259RegClassStrings" title='RegClassStrings' data-ref="259RegClassStrings">RegClassStrings</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1079">1079</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass8getOrderEj" title='llvm::CodeGenRegisterClass::getOrder' data-ref="_ZNK4llvm20CodeGenRegisterClass8getOrderEj">getOrder</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", sizeof("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bits), "</q></td></tr>
<tr><th id="1080">1080</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv" title='llvm::CodeGenRegisterClass::getQualifiedName' data-ref="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"RegClassID"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1081">1081</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1082">1082</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> ( <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a> ? <q>"true"</q> : <q>"false"</q> ) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="1083">1083</th><td>  }</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMappingTables' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMappingTables</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>, <b>false</b>);</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>  <i>// Emit Reg encoding table</i></td></tr>
<tr><th id="1090">1090</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const uint16_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a>;</td></tr>
<tr><th id="1091">1091</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegEncodingTable[] = {\n"</q>;</td></tr>
<tr><th id="1092">1092</th><td>  <i>// Add entry for NoRegister</i></td></tr>
<tr><th id="1093">1093</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  0,\n"</q>;</td></tr>
<tr><th id="1094">1094</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="267RE" title='RE' data-type='const llvm::CodeGenRegister &amp;' data-ref="267RE">RE</dfn> : <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>) {</td></tr>
<tr><th id="1095">1095</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="268Reg" title='Reg' data-type='llvm::Record *' data-ref="268Reg">Reg</dfn> = <a class="local col7 ref" href="#267RE" title='RE' data-ref="267RE">RE</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>;</td></tr>
<tr><th id="1096">1096</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitsInit" title='llvm::BitsInit' data-ref="llvm::BitsInit">BitsInit</a> *<dfn class="local col9 decl" id="269BI" title='BI' data-type='llvm::BitsInit *' data-ref="269BI">BI</dfn> = <a class="local col8 ref" href="#268Reg" title='Reg' data-ref="268Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE" title='llvm::Record::getValueAsBitsInit' data-ref="_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE">getValueAsBitsInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"HWEncoding"</q>);</td></tr>
<tr><th id="1097">1097</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="270Value" title='Value' data-type='uint64_t' data-ref="270Value">Value</dfn> = <var>0</var>;</td></tr>
<tr><th id="1098">1098</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="271b" title='b' data-type='unsigned int' data-ref="271b">b</dfn> = <var>0</var>, <dfn class="local col2 decl" id="272be" title='be' data-type='unsigned int' data-ref="272be">be</dfn> = <a class="local col9 ref" href="#269BI" title='BI' data-ref="269BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8BitsInit10getNumBitsEv" title='llvm::BitsInit::getNumBits' data-ref="_ZNK4llvm8BitsInit10getNumBitsEv">getNumBits</a>(); <a class="local col1 ref" href="#271b" title='b' data-ref="271b">b</a> != <a class="local col2 ref" href="#272be" title='be' data-ref="272be">be</a>; ++<a class="local col1 ref" href="#271b" title='b' data-ref="271b">b</a>) {</td></tr>
<tr><th id="1099">1099</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitInit" title='llvm::BitInit' data-ref="llvm::BitInit">BitInit</a> *<dfn class="local col3 decl" id="273B" title='B' data-type='llvm::BitInit *' data-ref="273B"><a class="local col3 ref" href="#273B" title='B' data-ref="273B">B</a></dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitInit" title='llvm::BitInit' data-ref="llvm::BitInit">BitInit</a>&gt;(<a class="local col9 ref" href="#269BI" title='BI' data-ref="269BI">BI</a>-&gt;<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8BitsInit6getBitEj" title='llvm::BitsInit::getBit' data-ref="_ZNK4llvm8BitsInit6getBitEj">getBit</a>(<a class="local col1 ref" href="#271b" title='b' data-ref="271b">b</a>)))</td></tr>
<tr><th id="1100">1100</th><td>        <a class="local col0 ref" href="#270Value" title='Value' data-ref="270Value">Value</a> |= (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col3 ref" href="#273B" title='B' data-ref="273B">B</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7BitInit8getValueEv" title='llvm::BitInit::getValue' data-ref="_ZNK4llvm7BitInit8getValueEv">getValue</a>() &lt;&lt; <a class="local col1 ref" href="#271b" title='b' data-ref="271b">b</a>;</td></tr>
<tr><th id="1101">1101</th><td>    }</td></tr>
<tr><th id="1102">1102</th><td>    <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col0 ref" href="#270Value" title='Value' data-ref="270Value">Value</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q>;</td></tr>
<tr><th id="1103">1103</th><td>  }</td></tr>
<tr><th id="1104">1104</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;       <i>// End of HW encoding table</i></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <i>// MCRegisterInfo initialization routine.</i></td></tr>
<tr><th id="1107">1107</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static inline void Init"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a></td></tr>
<tr><th id="1108">1108</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterInfo(MCRegisterInfo *RI, unsigned RA, "</q></td></tr>
<tr><th id="1109">1109</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unsigned DwarfFlavour = 0, unsigned EHFlavour = 0, unsigned PC = 0) "</q></td></tr>
<tr><th id="1110">1110</th><td>        <q>"{\n"</q></td></tr>
<tr><th id="1111">1111</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  RI-&gt;InitMCRegisterInfo("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDesc, "</q></td></tr>
<tr><th id="1112">1112</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() + <var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", RA, PC, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses, "</q></td></tr>
<tr><th id="1113">1113</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col8 ref" href="#258RegisterClasses" title='RegisterClasses' data-ref="258RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegUnitRoots, "</q></td></tr>
<tr><th id="1114">1114</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#221RegBank" title='RegBank' data-ref="221RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDiffLists, "</q></td></tr>
<tr><th id="1115">1115</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneMaskLists, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegStrings, "</q></td></tr>
<tr><th id="1116">1116</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClassStrings, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxLists, "</q></td></tr>
<tr><th id="1117">1117</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> (<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col3 ref" href="#223SubRegIndices" title='SubRegIndices' data-ref="223SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNKSt5deque5beginEv">begin</a>(), <a class="local col3 ref" href="#223SubRegIndices" title='SubRegIndices' data-ref="223SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque3endEv" title='std::deque::end' data-ref="_ZNKSt5deque3endEv">end</a>()) + <var>1</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q></td></tr>
<tr><th id="1118">1118</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxRanges, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#251TargetName" title='TargetName' data-ref="251TargetName">TargetName</a></td></tr>
<tr><th id="1119">1119</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegEncodingTable);\n\n"</q>;</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMapping</a>(<span class='refarg'><a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a></span>, <a class="local col2 ref" href="#222Regs" title='Regs' data-ref="222Regs">Regs</a>, <b>false</b>);</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace llvm\n\n"</q>;</td></tr>
<tr><th id="1126">1126</th><td>  <a class="local col9 ref" href="#219OS" title='OS' data-ref="219OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_REGINFO_MC_DESC\n\n"</q>;</td></tr>
<tr><th id="1127">1127</th><td>}</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><em>void</em></td></tr>
<tr><th id="1130">1130</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runTargetHeader' data-type='void (anonymous namespace)::RegisterInfoEmitter::runTargetHeader(llvm::raw_ostream &amp; OS, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; RegBank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runTargetHeader</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="274OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="274OS">OS</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col5 decl" id="275Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="275Target">Target</dfn>,</td></tr>
<tr><th id="1131">1131</th><td>                                     <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col6 decl" id="276RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="276RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="1132">1132</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register Information Header Fragment"</q>, <span class='refarg'><a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a></span>);</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#ifdef GET_REGINFO_HEADER\n"</q>;</td></tr>
<tr><th id="1135">1135</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_REGINFO_HEADER\n\n"</q>;</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col7 decl" id="277TargetName" title='TargetName' data-type='const std::string &amp;' data-ref="277TargetName">TargetName</dfn> = <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col5 ref" href="#275Target" title='Target' data-ref="275Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>();</td></tr>
<tr><th id="1138">1138</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col8 decl" id="278ClassName" title='ClassName' data-type='std::string' data-ref="278ClassName">ClassName</dfn> = <a class="local col7 ref" href="#277TargetName" title='TargetName' data-ref="277TargetName">TargetName</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"GenRegisterInfo"</q>;</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#include \"llvm/CodeGen/TargetRegisterInfo.h\"\n\n"</q>;</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace llvm {\n\n"</q>;</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"class "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#277TargetName" title='TargetName' data-ref="277TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FrameLowering;\n\n"</q>;</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"struct "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#278ClassName" title='ClassName' data-ref="278ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : public TargetRegisterInfo {\n"</q></td></tr>
<tr><th id="1147">1147</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  explicit "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#278ClassName" title='ClassName' data-ref="278ClassName">ClassName</a></td></tr>
<tr><th id="1148">1148</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(unsigned RA, unsigned D = 0, unsigned E = 0,\n"</q></td></tr>
<tr><th id="1149">1149</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"      unsigned PC = 0, unsigned HwMode = 0);\n"</q>;</td></tr>
<tr><th id="1150">1150</th><td>  <b>if</b> (!<a class="local col6 ref" href="#276RegBank" title='RegBank' data-ref="276RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5emptyEv" title='std::deque::empty' data-ref="_ZNKSt5deque5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1151">1151</th><td>    <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  unsigned composeSubRegIndicesImpl"</q></td></tr>
<tr><th id="1152">1152</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(unsigned, unsigned) const override;\n"</q></td></tr>
<tr><th id="1153">1153</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  LaneBitmask composeSubRegIndexLaneMaskImpl"</q></td></tr>
<tr><th id="1154">1154</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(unsigned, LaneBitmask) const override;\n"</q></td></tr>
<tr><th id="1155">1155</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl"</q></td></tr>
<tr><th id="1156">1156</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(unsigned, LaneBitmask) const override;\n"</q></td></tr>
<tr><th id="1157">1157</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const TargetRegisterClass *getSubClassWithSubReg"</q></td></tr>
<tr><th id="1158">1158</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(const TargetRegisterClass*, unsigned) const override;\n"</q>;</td></tr>
<tr><th id="1159">1159</th><td>  }</td></tr>
<tr><th id="1160">1160</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const RegClassWeight &amp;getRegClassWeight("</q></td></tr>
<tr><th id="1161">1161</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const TargetRegisterClass *RC) const override;\n"</q></td></tr>
<tr><th id="1162">1162</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  unsigned getRegUnitWeight(unsigned RegUnit) const override;\n"</q></td></tr>
<tr><th id="1163">1163</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  unsigned getNumRegPressureSets() const override;\n"</q></td></tr>
<tr><th id="1164">1164</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const char *getRegPressureSetName(unsigned Idx) const override;\n"</q></td></tr>
<tr><th id="1165">1165</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned "</q></td></tr>
<tr><th id="1166">1166</th><td>        <q>"Idx) const override;\n"</q></td></tr>
<tr><th id="1167">1167</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const int *getRegClassPressureSets("</q></td></tr>
<tr><th id="1168">1168</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const TargetRegisterClass *RC) const override;\n"</q></td></tr>
<tr><th id="1169">1169</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const int *getRegUnitPressureSets("</q></td></tr>
<tr><th id="1170">1170</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unsigned RegUnit) const override;\n"</q></td></tr>
<tr><th id="1171">1171</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  ArrayRef&lt;const char *&gt; getRegMaskNames() const override;\n"</q></td></tr>
<tr><th id="1172">1172</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  ArrayRef&lt;const uint32_t *&gt; getRegMasks() const override;\n"</q></td></tr>
<tr><th id="1173">1173</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  /// Devirtualized TargetFrameLowering.\n"</q></td></tr>
<tr><th id="1174">1174</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#277TargetName" title='TargetName' data-ref="277TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FrameLowering *getFrameLowering(\n"</q></td></tr>
<tr><th id="1175">1175</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"      const MachineFunction &amp;MF);\n"</q></td></tr>
<tr><th id="1176">1176</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="279RegisterClasses" title='RegisterClasses' data-type='const std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="279RegisterClasses">RegisterClasses</dfn> = <a class="local col6 ref" href="#276RegBank" title='RegBank' data-ref="276RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>  <b>if</b> (!<a class="local col9 ref" href="#279RegisterClasses" title='RegisterClasses' data-ref="279RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1181">1181</th><td>    <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#279RegisterClasses" title='RegisterClasses' data-ref="279RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5frontEv" title='std::__cxx11::list::front' data-ref="_ZNKSt7__cxx114list5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a></td></tr>
<tr><th id="1182">1182</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" { // Register classes\n"</q>;</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="280RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="280RC">RC</dfn> : <a class="local col9 ref" href="#279RegisterClasses" title='RegisterClasses' data-ref="279RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1185">1185</th><td>      <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="281Name" title='Name' data-type='const std::string &amp;' data-ref="281Name">Name</dfn> = <a class="local col0 ref" href="#280RC" title='RC' data-ref="280RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>      <i>// Output the extern for the instance.</i></td></tr>
<tr><th id="1188">1188</th><td>      <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  extern const TargetRegisterClass "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#281Name" title='Name' data-ref="281Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClass;\n"</q>;</td></tr>
<tr><th id="1189">1189</th><td>    }</td></tr>
<tr><th id="1190">1190</th><td>    <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#279RegisterClasses" title='RegisterClasses' data-ref="279RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5frontEv" title='std::__cxx11::list::front' data-ref="_ZNKSt7__cxx114list5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="1191">1191</th><td>  }</td></tr>
<tr><th id="1192">1192</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace llvm\n\n"</q>;</td></tr>
<tr><th id="1193">1193</th><td>  <a class="local col4 ref" href="#274OS" title='OS' data-ref="274OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_REGINFO_HEADER\n\n"</q>;</td></tr>
<tr><th id="1194">1194</th><td>}</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">//</i></td></tr>
<tr><th id="1197">1197</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">// runTargetDesc - Output the target register and register file descriptions.</i></td></tr>
<tr><th id="1198">1198</th><td><i  data-doc="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">//</i></td></tr>
<tr><th id="1199">1199</th><td><em>void</em></td></tr>
<tr><th id="1200">1200</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runTargetDesc' data-type='void (anonymous namespace)::RegisterInfoEmitter::runTargetDesc(llvm::raw_ostream &amp; OS, llvm::CodeGenTarget &amp; Target, llvm::CodeGenRegBank &amp; RegBank)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runTargetDesc</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="282OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="282OS">OS</dfn>, <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> &amp;<dfn class="local col3 decl" id="283Target" title='Target' data-type='llvm::CodeGenTarget &amp;' data-ref="283Target">Target</dfn>,</td></tr>
<tr><th id="1201">1201</th><td>                                   <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="284RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="284RegBank">RegBank</dfn>){</td></tr>
<tr><th id="1202">1202</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Target Register and Register Classes Information"</q>, <span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>);</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#ifdef GET_REGINFO_TARGET_DESC\n"</q>;</td></tr>
<tr><th id="1205">1205</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_REGINFO_TARGET_DESC\n\n"</q>;</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace llvm {\n\n"</q>;</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <i>// Get access to MCRegisterClass data.</i></td></tr>
<tr><th id="1210">1210</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterClass "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#283Target" title='Target' data-ref="283Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>()</td></tr>
<tr><th id="1211">1211</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses[];\n"</q>;</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <i>// Start out by emitting each of the register classes.</i></td></tr>
<tr><th id="1214">1214</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="285RegisterClasses" title='RegisterClasses' data-type='const std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="285RegisterClasses">RegisterClasses</dfn> = <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="1215">1215</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="286SubRegIndices" title='SubRegIndices' data-type='const std::deque&lt;llvm::CodeGenSubRegIndex, std::allocator&lt;llvm::CodeGenSubRegIndex&gt; &gt; &amp;' data-ref="286SubRegIndices">SubRegIndices</dfn> = <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>();</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <i>// Collect all registers belonging to any allocatable class.</i></td></tr>
<tr><th id="1218">1218</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col7 decl" id="287AllocatableRegs" title='AllocatableRegs' data-type='std::set&lt;Record *&gt;' data-ref="287AllocatableRegs">AllocatableRegs</dfn>;</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td>  <i>// Collect allocatable registers.</i></td></tr>
<tr><th id="1221">1221</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="288RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="288RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1222">1222</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col9 decl" id="289Order" title='Order' data-type='ArrayRef&lt;llvm::Record *&gt;' data-ref="289Order">Order</dfn> = <a class="local col8 ref" href="#288RC" title='RC' data-ref="288RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass8getOrderEj" title='llvm::CodeGenRegisterClass::getOrder' data-ref="_ZNK4llvm20CodeGenRegisterClass8getOrderEj">getOrder</a>();</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>    <b>if</b> (<a class="local col8 ref" href="#288RC" title='RC' data-ref="288RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a>)</td></tr>
<tr><th id="1225">1225</th><td>      <a class="local col7 ref" href="#287AllocatableRegs" title='AllocatableRegs' data-ref="287AllocatableRegs">AllocatableRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertET_S0_" title='std::set::insert' data-ref="_ZNSt3set6insertET_S0_">insert</a>(<a class="local col9 ref" href="#289Order" title='Order' data-ref="289Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col9 ref" href="#289Order" title='Order' data-ref="289Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="1226">1226</th><td>  }</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <em>const</em> <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a> &amp;<dfn class="local col0 decl" id="290CGH" title='CGH' data-type='const llvm::CodeGenHwModes &amp;' data-ref="290CGH">CGH</dfn> = <a class="local col3 ref" href="#283Target" title='Target' data-ref="283Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget10getHwModesEv" title='llvm::CodeGenTarget::getHwModes' data-ref="_ZNK4llvm13CodeGenTarget10getHwModesEv">getHwModes</a>();</td></tr>
<tr><th id="1229">1229</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291NumModes" title='NumModes' data-type='unsigned int' data-ref="291NumModes">NumModes</dfn> = <a class="local col0 ref" href="#290CGH" title='CGH' data-ref="290CGH">CGH</a>.<a class="ref" href="CodeGenHwModes.h.html#_ZNK4llvm14CodeGenHwModes13getNumModeIdsEv" title='llvm::CodeGenHwModes::getNumModeIds' data-ref="_ZNK4llvm14CodeGenHwModes13getNumModeIdsEv">getNumModeIds</a>();</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>  <i>// Build a shared array of value types.</i></td></tr>
<tr><th id="1232">1232</th><td>  <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>&gt;&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col2 decl" id="292VTSeqs" title='VTSeqs' data-type='SequenceToOffsetTable&lt;std::vector&lt;MVT::SimpleValueType&gt; &gt;' data-ref="292VTSeqs">VTSeqs</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="293M" title='M' data-type='unsigned int' data-ref="293M">M</dfn> = <var>0</var>; <a class="local col3 ref" href="#293M" title='M' data-ref="293M">M</a> &lt; <a class="local col1 ref" href="#291NumModes" title='NumModes' data-ref="291NumModes">NumModes</a>; ++<a class="local col3 ref" href="#293M" title='M' data-ref="293M">M</a>) {</td></tr>
<tr><th id="1234">1234</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="294RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="294RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1235">1235</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="295S" title='S' data-type='std::vector&lt;MVT::SimpleValueType&gt;' data-ref="295S">S</dfn>;</td></tr>
<tr><th id="1236">1236</th><td>      <b>for</b> (<em>const</em> <a class="type" href="InfoByHwMode.h.html#llvm::ValueTypeByHwMode" title='llvm::ValueTypeByHwMode' data-ref="llvm::ValueTypeByHwMode">ValueTypeByHwMode</a> &amp;<dfn class="local col6 decl" id="296VVT" title='VVT' data-type='const llvm::ValueTypeByHwMode &amp;' data-ref="296VVT">VVT</dfn> : <a class="local col4 ref" href="#294RC" title='RC' data-ref="294RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>)</td></tr>
<tr><th id="1237">1237</th><td>        <a class="local col5 ref" href="#295S" title='S' data-ref="295S">S</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#296VVT" title='VVT' data-ref="296VVT">VVT</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="local col3 ref" href="#293M" title='M' data-ref="293M">M</a>).<a class="ref" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>);</td></tr>
<tr><th id="1238">1238</th><td>      <a class="local col2 ref" href="#292VTSeqs" title='VTSeqs' data-ref="292VTSeqs">VTSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col5 ref" href="#295S" title='S' data-ref="295S">S</a>);</td></tr>
<tr><th id="1239">1239</th><td>    }</td></tr>
<tr><th id="1240">1240</th><td>  }</td></tr>
<tr><th id="1241">1241</th><td>  <a class="local col2 ref" href="#292VTSeqs" title='VTSeqs' data-ref="292VTSeqs">VTSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="1242">1242</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic const MVT::SimpleValueType VTLists[] = {\n"</q>;</td></tr>
<tr><th id="1243">1243</th><td>  <a class="local col2 ref" href="#292VTSeqs" title='VTSeqs' data-ref="292VTSeqs">VTSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="tu ref" href="#_ZL20printSimpleValueTypeRN4llvm11raw_ostreamENS_3MVT15SimpleValueTypeE" title='printSimpleValueType' data-use='r' data-ref="_ZL20printSimpleValueTypeRN4llvm11raw_ostreamENS_3MVT15SimpleValueTypeE">printSimpleValueType</a>, <q>"MVT::Other"</q>);</td></tr>
<tr><th id="1244">1244</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <i>// Emit SubRegIndex names, skipping 0.</i></td></tr>
<tr><th id="1247">1247</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic const char *const SubRegIndexNameTable[] = { \""</q>;</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="297Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="297Idx">Idx</dfn> : <a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1250">1250</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#297Idx" title='Idx' data-ref="297Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>();</td></tr>
<tr><th id="1251">1251</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\", \""</q>;</td></tr>
<tr><th id="1252">1252</th><td>  }</td></tr>
<tr><th id="1253">1253</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\" };\n\n"</q>;</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>  <i>// Emit SubRegIndex lane masks, including 0.</i></td></tr>
<tr><th id="1256">1256</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic const LaneBitmask SubRegIndexLaneMaskTable[] = {\n  "</q></td></tr>
<tr><th id="1257">1257</th><td>        <q>"LaneBitmask::getAll(),\n"</q>;</td></tr>
<tr><th id="1258">1258</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="298Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="298Idx">Idx</dfn> : <a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1259">1259</th><td>    <a class="tu ref" href="#_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE" title='printMask' data-use='c' data-ref="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE">printMask</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#298Idx" title='Idx' data-ref="298Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1260">1260</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", // "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#298Idx" title='Idx' data-ref="298Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1261">1261</th><td>  }</td></tr>
<tr><th id="1262">1262</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" };\n\n"</q>;</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <i>// Now that all of the structs have been emitted, emit the instances.</i></td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (!<a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1268">1268</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic const TargetRegisterInfo::RegClassInfo RegClassInfos[]"</q></td></tr>
<tr><th id="1269">1269</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = {\n"</q>;</td></tr>
<tr><th id="1270">1270</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="299M" title='M' data-type='unsigned int' data-ref="299M">M</dfn> = <var>0</var>; <a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a> &lt; <a class="local col1 ref" href="#291NumModes" title='NumModes' data-ref="291NumModes">NumModes</a>; ++<a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a>) {</td></tr>
<tr><th id="1271">1271</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="300EV" title='EV' data-type='unsigned int' data-ref="300EV">EV</dfn> = <var>0</var>;</td></tr>
<tr><th id="1272">1272</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // Mode = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ("</q>;</td></tr>
<tr><th id="1273">1273</th><td>      <b>if</b> (<a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a> == <var>0</var>)</td></tr>
<tr><th id="1274">1274</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Default"</q>;</td></tr>
<tr><th id="1275">1275</th><td>      <b>else</b></td></tr>
<tr><th id="1276">1276</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#290CGH" title='CGH' data-ref="290CGH">CGH</a>.<a class="ref" href="CodeGenHwModes.h.html#_ZNK4llvm14CodeGenHwModes7getModeEj" title='llvm::CodeGenHwModes::getMode' data-ref="_ZNK4llvm14CodeGenHwModes7getModeEj">getMode</a>(<a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a>).<a class="ref" href="CodeGenHwModes.h.html#llvm::HwMode::Name" title='llvm::HwMode::Name' data-ref="llvm::HwMode::Name">Name</a>;</td></tr>
<tr><th id="1277">1277</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>;</td></tr>
<tr><th id="1278">1278</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="301RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="301RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1279">1279</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC.EnumValue == EV++ &amp;&amp; &quot;Unexpected order of register classes&quot;) ? void (0) : __assert_fail (&quot;RC.EnumValue == EV++ &amp;&amp; \&quot;Unexpected order of register classes\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 1279, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#301RC" title='RC' data-ref="301RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a> == <a class="local col0 ref" href="#300EV" title='EV' data-ref="300EV">EV</a>++ &amp;&amp; <q>"Unexpected order of register classes"</q>);</td></tr>
<tr><th id="1280">1280</th><td>        (<em>void</em>)<a class="local col0 ref" href="#300EV" title='EV' data-ref="300EV">EV</a>;</td></tr>
<tr><th id="1281">1281</th><td>        <em>const</em> <a class="type" href="InfoByHwMode.h.html#llvm::RegSizeInfo" title='llvm::RegSizeInfo' data-ref="llvm::RegSizeInfo">RegSizeInfo</a> &amp;<dfn class="local col2 decl" id="302RI" title='RI' data-type='const llvm::RegSizeInfo &amp;' data-ref="302RI">RI</dfn> = <a class="local col1 ref" href="#301RC" title='RC' data-ref="301RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a>);</td></tr>
<tr><th id="1282">1282</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#302RI" title='RI' data-ref="302RI">RI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::RegSize" title='llvm::RegSizeInfo::RegSize' data-ref="llvm::RegSizeInfo::RegSize">RegSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#302RI" title='RI' data-ref="302RI">RI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillSize" title='llvm::RegSizeInfo::SpillSize' data-ref="llvm::RegSizeInfo::SpillSize">SpillSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1283">1283</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#302RI" title='RI' data-ref="302RI">RI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillAlignment" title='llvm::RegSizeInfo::SpillAlignment' data-ref="llvm::RegSizeInfo::SpillAlignment">SpillAlignment</a>;</td></tr>
<tr><th id="1284">1284</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="303VTs" title='VTs' data-type='std::vector&lt;MVT::SimpleValueType&gt;' data-ref="303VTs">VTs</dfn>;</td></tr>
<tr><th id="1285">1285</th><td>        <b>for</b> (<em>const</em> <a class="type" href="InfoByHwMode.h.html#llvm::ValueTypeByHwMode" title='llvm::ValueTypeByHwMode' data-ref="llvm::ValueTypeByHwMode">ValueTypeByHwMode</a> &amp;<dfn class="local col4 decl" id="304VVT" title='VVT' data-type='const llvm::ValueTypeByHwMode &amp;' data-ref="304VVT">VVT</dfn> : <a class="local col1 ref" href="#301RC" title='RC' data-ref="301RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>)</td></tr>
<tr><th id="1286">1286</th><td>          <a class="local col3 ref" href="#303VTs" title='VTs' data-ref="303VTs">VTs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#304VVT" title='VVT' data-ref="304VVT">VVT</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="local col9 ref" href="#299M" title='M' data-ref="299M">M</a>).<a class="ref" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>);</td></tr>
<tr><th id="1287">1287</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", VTLists+"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#292VTSeqs" title='VTSeqs' data-ref="292VTSeqs">VTSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col3 ref" href="#303VTs" title='VTs' data-ref="303VTs">VTs</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },    // "</q></td></tr>
<tr><th id="1288">1288</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#301RC" title='RC' data-ref="301RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1289">1289</th><td>      }</td></tr>
<tr><th id="1290">1290</th><td>    }</td></tr>
<tr><th id="1291">1291</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic const TargetRegisterClass *const "</q></td></tr>
<tr><th id="1295">1295</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NullRegClasses[] = { nullptr };\n\n"</q>;</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>    <i>// Emit register class bit mask tables. The first bit mask emitted for a</i></td></tr>
<tr><th id="1298">1298</th><td><i>    // register class, RC, is the set of sub-classes, including RC itself.</i></td></tr>
<tr><th id="1299">1299</th><td><i>    //</i></td></tr>
<tr><th id="1300">1300</th><td><i>    // If RC has super-registers, also create a list of subreg indices and bit</i></td></tr>
<tr><th id="1301">1301</th><td><i>    // masks, (Idx, Mask). The bit mask has a bit for every superreg regclass,</i></td></tr>
<tr><th id="1302">1302</th><td><i>    // SuperRC, that satisfies:</i></td></tr>
<tr><th id="1303">1303</th><td><i>    //</i></td></tr>
<tr><th id="1304">1304</th><td><i>    //   For all SuperReg in SuperRC: SuperReg:Idx in RC</i></td></tr>
<tr><th id="1305">1305</th><td><i>    //</i></td></tr>
<tr><th id="1306">1306</th><td><i>    // The 0-terminated list of subreg indices starts at:</i></td></tr>
<tr><th id="1307">1307</th><td><i>    //</i></td></tr>
<tr><th id="1308">1308</th><td><i>    //   RC-&gt;getSuperRegIndices() = SuperRegIdxSeqs + ...</i></td></tr>
<tr><th id="1309">1309</th><td><i>    //</i></td></tr>
<tr><th id="1310">1310</th><td><i>    // The corresponding bitmasks follow the sub-class mask in memory. Each</i></td></tr>
<tr><th id="1311">1311</th><td><i>    // mask has RCMaskWords uint32_t entries.</i></td></tr>
<tr><th id="1312">1312</th><td><i>    //</i></td></tr>
<tr><th id="1313">1313</th><td><i>    // Every bit mask present in the list has at least one bit set.</i></td></tr>
<tr><th id="1314">1314</th><td><i></i></td></tr>
<tr><th id="1315">1315</th><td><i>    // Compress the sub-reg index lists.</i></td></tr>
<tr><th id="1316">1316</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; <dfn class="local col5 typedef" id="305IdxList" title='IdxList' data-type='std::vector&lt;const CodeGenSubRegIndex *&gt;' data-ref="305IdxList">IdxList</dfn>;</td></tr>
<tr><th id="1317">1317</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col5 typedef" href="#305IdxList" title='IdxList' data-type='std::vector&lt;const CodeGenSubRegIndex *&gt;' data-ref="305IdxList">IdxList</a>, <var>8</var>&gt; <dfn class="local col6 decl" id="306SuperRegIdxLists" title='SuperRegIdxLists' data-type='SmallVector&lt;IdxList, 8&gt;' data-ref="306SuperRegIdxLists">SuperRegIdxLists</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="1318">1318</th><td>    <a class="type" href="SequenceToOffsetTable.h.html#llvm::SequenceToOffsetTable" title='llvm::SequenceToOffsetTable' data-ref="llvm::SequenceToOffsetTable">SequenceToOffsetTable</a>&lt;<a class="local col5 typedef" href="#305IdxList" title='IdxList' data-type='std::vector&lt;const CodeGenSubRegIndex *&gt;' data-ref="305IdxList">IdxList</a>, <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;&gt; <a class="ref fake" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTableC1Ev" title='llvm::SequenceToOffsetTable::SequenceToOffsetTable&lt;SeqT, Less&gt;' data-ref="_ZN4llvm21SequenceToOffsetTableC1Ev"></a><dfn class="local col7 decl" id="307SuperRegIdxSeqs" title='SuperRegIdxSeqs' data-type='SequenceToOffsetTable&lt;IdxList, deref&lt;llvm::less&gt; &gt;' data-ref="307SuperRegIdxSeqs">SuperRegIdxSeqs</dfn>;</td></tr>
<tr><th id="1319">1319</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col8 decl" id="308MaskBV" title='MaskBV' data-type='llvm::BitVector' data-ref="308MaskBV">MaskBV</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="309RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="309RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1322">1322</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const uint32_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#309RC" title='RC' data-ref="309RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()</td></tr>
<tr><th id="1323">1323</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubClassMask[] = {\n  "</q>;</td></tr>
<tr><th id="1324">1324</th><td>      <a class="tu ref" href="#_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj" title='printBitVectorAsHex' data-use='c' data-ref="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">printBitVectorAsHex</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="local col9 ref" href="#309RC" title='RC' data-ref="309RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv" title='llvm::CodeGenRegisterClass::getSubClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv">getSubClasses</a>(), <var>32</var>);</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>      <i>// Emit super-reg class masks for any relevant SubRegIndices that can</i></td></tr>
<tr><th id="1327">1327</th><td><i>      // project into RC.</i></td></tr>
<tr><th id="1328">1328</th><td>      <a class="local col5 typedef" href="#305IdxList" title='IdxList' data-type='std::vector&lt;const CodeGenSubRegIndex *&gt;' data-ref="305IdxList">IdxList</a> &amp;<dfn class="local col0 decl" id="310SRIList" title='SRIList' data-type='IdxList &amp;' data-ref="310SRIList">SRIList</dfn> = <a class="local col6 ref" href="#306SuperRegIdxLists" title='SuperRegIdxLists' data-ref="306SuperRegIdxLists">SuperRegIdxLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309RC" title='RC' data-ref="309RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>]</a>;</td></tr>
<tr><th id="1329">1329</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="311Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="311Idx">Idx</dfn> : <a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1330">1330</th><td>        <a class="local col8 ref" href="#308MaskBV" title='MaskBV' data-ref="308MaskBV">MaskBV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="1331">1331</th><td>        <a class="local col9 ref" href="#309RC" title='RC' data-ref="309RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE" title='llvm::CodeGenRegisterClass::getSuperRegClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE">getSuperRegClasses</a>(&amp;<a class="local col1 ref" href="#311Idx" title='Idx' data-ref="311Idx">Idx</a>, <span class='refarg'><a class="local col8 ref" href="#308MaskBV" title='MaskBV' data-ref="308MaskBV">MaskBV</a></span>);</td></tr>
<tr><th id="1332">1332</th><td>        <b>if</b> (<a class="local col8 ref" href="#308MaskBV" title='MaskBV' data-ref="308MaskBV">MaskBV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>())</td></tr>
<tr><th id="1333">1333</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1334">1334</th><td>        <a class="local col0 ref" href="#310SRIList" title='SRIList' data-ref="310SRIList">SRIList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col1 ref" href="#311Idx" title='Idx' data-ref="311Idx">Idx</a>);</td></tr>
<tr><th id="1335">1335</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  "</q>;</td></tr>
<tr><th id="1336">1336</th><td>        <a class="tu ref" href="#_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj" title='printBitVectorAsHex' data-use='c' data-ref="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">printBitVectorAsHex</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="local col8 ref" href="#308MaskBV" title='MaskBV' data-ref="308MaskBV">MaskBV</a>, <var>32</var>);</td></tr>
<tr><th id="1337">1337</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#311Idx" title='Idx' data-ref="311Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>();</td></tr>
<tr><th id="1338">1338</th><td>      }</td></tr>
<tr><th id="1339">1339</th><td>      <a class="local col7 ref" href="#307SuperRegIdxSeqs" title='SuperRegIdxSeqs' data-ref="307SuperRegIdxSeqs">SuperRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable3addERKT_" title='llvm::SequenceToOffsetTable::add' data-ref="_ZN4llvm21SequenceToOffsetTable3addERKT_">add</a>(<a class="local col0 ref" href="#310SRIList" title='SRIList' data-ref="310SRIList">SRIList</a>);</td></tr>
<tr><th id="1340">1340</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n};\n\n"</q>;</td></tr>
<tr><th id="1341">1341</th><td>    }</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const uint16_t SuperRegIdxSeqs[] = {\n"</q>;</td></tr>
<tr><th id="1344">1344</th><td>    <a class="local col7 ref" href="#307SuperRegIdxSeqs" title='SuperRegIdxSeqs' data-ref="307SuperRegIdxSeqs">SuperRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZN4llvm21SequenceToOffsetTable6layoutEv" title='llvm::SequenceToOffsetTable::layout' data-ref="_ZN4llvm21SequenceToOffsetTable6layoutEv">layout</a>();</td></tr>
<tr><th id="1345">1345</th><td>    <a class="local col7 ref" href="#307SuperRegIdxSeqs" title='SuperRegIdxSeqs' data-ref="307SuperRegIdxSeqs">SuperRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc" title='llvm::SequenceToOffsetTable::emit' data-ref="_ZNK4llvm21SequenceToOffsetTable4emitERNS_11raw_ostreamEPFvS2_NT_10value_typeEEPKc">emit</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="tu ref" href="#_ZL16printSubRegIndexRN4llvm11raw_ostreamEPKNS_18CodeGenSubRegIndexE" title='printSubRegIndex' data-use='r' data-ref="_ZL16printSubRegIndexRN4llvm11raw_ostreamEPKNS_18CodeGenSubRegIndexE">printSubRegIndex</a>);</td></tr>
<tr><th id="1346">1346</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>    <i>// Emit NULL terminated super-class lists.</i></td></tr>
<tr><th id="1349">1349</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="312RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="312RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1350">1350</th><td>      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*&gt; <dfn class="local col3 decl" id="313Supers" title='Supers' data-type='ArrayRef&lt;llvm::CodeGenRegisterClass *&gt;' data-ref="313Supers">Supers</dfn> = <a class="local col2 ref" href="#312RC" title='RC' data-ref="312RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv" title='llvm::CodeGenRegisterClass::getSuperClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv">getSuperClasses</a>();</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>      <i>// Skip classes without supers.  We can reuse NullRegClasses.</i></td></tr>
<tr><th id="1353">1353</th><td>      <b>if</b> (<a class="local col3 ref" href="#313Supers" title='Supers' data-ref="313Supers">Supers</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1354">1354</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const TargetRegisterClass *const "</q></td></tr>
<tr><th id="1357">1357</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#312RC" title='RC' data-ref="312RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Superclasses[] = {\n"</q>;</td></tr>
<tr><th id="1358">1358</th><td>      <b>for</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="314Super" title='Super' data-type='const llvm::CodeGenRegisterClass *' data-ref="314Super">Super</dfn> : <a class="local col3 ref" href="#313Supers" title='Supers' data-ref="313Supers">Supers</a>)</td></tr>
<tr><th id="1359">1359</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  &amp;"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#314Super" title='Super' data-ref="314Super">Super</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv" title='llvm::CodeGenRegisterClass::getQualifiedName' data-ref="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClass,\n"</q>;</td></tr>
<tr><th id="1360">1360</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  nullptr\n};\n\n"</q>;</td></tr>
<tr><th id="1361">1361</th><td>    }</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>    <i>// Emit methods.</i></td></tr>
<tr><th id="1364">1364</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="315RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="315RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1365">1365</th><td>      <b>if</b> (!<a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1366">1366</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic inline unsigned "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()</td></tr>
<tr><th id="1367">1367</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AltOrderSelect(const MachineFunction &amp;MF) {"</q></td></tr>
<tr><th id="1368">1368</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q></td></tr>
<tr><th id="1369">1369</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static ArrayRef&lt;MCPhysReg&gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()</td></tr>
<tr><th id="1370">1370</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GetRawAllocationOrder(const MachineFunction &amp;MF) {\n"</q>;</td></tr>
<tr><th id="1371">1371</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="316oi" title='oi' data-type='unsigned int' data-ref="316oi">oi</dfn> = <var>1</var> , <dfn class="local col7 decl" id="317oe" title='oe' data-type='unsigned int' data-ref="317oe">oe</dfn> = <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv" title='llvm::CodeGenRegisterClass::getNumOrders' data-ref="_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv">getNumOrders</a>(); <a class="local col6 ref" href="#316oi" title='oi' data-ref="316oi">oi</a> != <a class="local col7 ref" href="#317oe" title='oe' data-ref="317oe">oe</a>; ++<a class="local col6 ref" href="#316oi" title='oi' data-ref="316oi">oi</a>) {</td></tr>
<tr><th id="1372">1372</th><td>          <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col8 decl" id="318Elems" title='Elems' data-type='ArrayRef&lt;llvm::Record *&gt;' data-ref="318Elems">Elems</dfn> = <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass8getOrderEj" title='llvm::CodeGenRegisterClass::getOrder' data-ref="_ZNK4llvm20CodeGenRegisterClass8getOrderEj">getOrder</a>(<a class="local col6 ref" href="#316oi" title='oi' data-ref="316oi">oi</a>);</td></tr>
<tr><th id="1373">1373</th><td>          <b>if</b> (!<a class="local col8 ref" href="#318Elems" title='Elems' data-ref="318Elems">Elems</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1374">1374</th><td>            <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const MCPhysReg AltOrder"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#316oi" title='oi' data-ref="316oi">oi</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[] = {"</q>;</td></tr>
<tr><th id="1375">1375</th><td>            <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="319elem" title='elem' data-type='unsigned int' data-ref="319elem">elem</dfn> = <var>0</var>; <a class="local col9 ref" href="#319elem" title='elem' data-ref="319elem">elem</a> != <a class="local col8 ref" href="#318Elems" title='Elems' data-ref="318Elems">Elems</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col9 ref" href="#319elem" title='elem' data-ref="319elem">elem</a>)</td></tr>
<tr><th id="1376">1376</th><td>              <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col9 ref" href="#319elem" title='elem' data-ref="319elem">elem</a> ? <q>", "</q> : <q>" "</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>(<a class="local col8 ref" href="#318Elems" title='Elems' data-ref="318Elems">Elems</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#319elem" title='elem' data-ref="319elem">elem</a>]</a>);</td></tr>
<tr><th id="1377">1377</th><td>            <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" };\n"</q>;</td></tr>
<tr><th id="1378">1378</th><td>          }</td></tr>
<tr><th id="1379">1379</th><td>        }</td></tr>
<tr><th id="1380">1380</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const MCRegisterClass &amp;MCR = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#283Target" title='Target' data-ref="283Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>()</td></tr>
<tr><th id="1381">1381</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv" title='llvm::CodeGenRegisterClass::getQualifiedName' data-ref="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"RegClassID];\n"</q></td></tr>
<tr><th id="1382">1382</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const ArrayRef&lt;MCPhysReg&gt; Order[] = {\n"</q></td></tr>
<tr><th id="1383">1383</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    makeArrayRef(MCR.begin(), MCR.getNumRegs()"</q>;</td></tr>
<tr><th id="1384">1384</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="320oi" title='oi' data-type='unsigned int' data-ref="320oi">oi</dfn> = <var>1</var>, <dfn class="local col1 decl" id="321oe" title='oe' data-type='unsigned int' data-ref="321oe">oe</dfn> = <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv" title='llvm::CodeGenRegisterClass::getNumOrders' data-ref="_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv">getNumOrders</a>(); <a class="local col0 ref" href="#320oi" title='oi' data-ref="320oi">oi</a> != <a class="local col1 ref" href="#321oe" title='oe' data-ref="321oe">oe</a>; ++<a class="local col0 ref" href="#320oi" title='oi' data-ref="320oi">oi</a>)</td></tr>
<tr><th id="1385">1385</th><td>          <b>if</b> (<a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass8getOrderEj" title='llvm::CodeGenRegisterClass::getOrder' data-ref="_ZNK4llvm20CodeGenRegisterClass8getOrderEj">getOrder</a>(<a class="local col0 ref" href="#320oi" title='oi' data-ref="320oi">oi</a>).<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1386">1386</th><td>            <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"),\n    ArrayRef&lt;MCPhysReg&gt;("</q>;</td></tr>
<tr><th id="1387">1387</th><td>          <b>else</b></td></tr>
<tr><th id="1388">1388</th><td>            <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"),\n    makeArrayRef(AltOrder"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#320oi" title='oi' data-ref="320oi">oi</a>;</td></tr>
<tr><th id="1389">1389</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n  };\n  const unsigned Select = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()</td></tr>
<tr><th id="1390">1390</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AltOrderSelect(MF);\n  assert(Select &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#315RC" title='RC' data-ref="315RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv" title='llvm::CodeGenRegisterClass::getNumOrders' data-ref="_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv">getNumOrders</a>()</td></tr>
<tr><th id="1391">1391</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>");\n  return Order[Select];\n}\n"</q>;</td></tr>
<tr><th id="1392">1392</th><td>      }</td></tr>
<tr><th id="1393">1393</th><td>    }</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>    <i>// Now emit the actual value-initialized register class instances.</i></td></tr>
<tr><th id="1396">1396</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nnamespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5frontEv" title='std::__cxx11::list::front' data-ref="_ZNKSt7__cxx114list5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a></td></tr>
<tr><th id="1397">1397</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {   // Register class instances\n"</q>;</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="322RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="322RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1400">1400</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  extern const TargetRegisterClass "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()</td></tr>
<tr><th id="1401">1401</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClass = {\n    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'&amp;'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#283Target" title='Target' data-ref="283Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>()</td></tr>
<tr><th id="1402">1402</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClassID],\n    "</q></td></tr>
<tr><th id="1403">1403</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubClassMask,\n    SuperRegIdxSeqs + "</q></td></tr>
<tr><th id="1404">1404</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#307SuperRegIdxSeqs" title='SuperRegIdxSeqs' data-ref="307SuperRegIdxSeqs">SuperRegIdxSeqs</a>.<a class="ref" href="SequenceToOffsetTable.h.html#_ZNK4llvm21SequenceToOffsetTable3getERKT_" title='llvm::SequenceToOffsetTable::get' data-ref="_ZNK4llvm21SequenceToOffsetTable3getERKT_">get</a>(<a class="local col6 ref" href="#306SuperRegIdxLists" title='SuperRegIdxLists' data-ref="306SuperRegIdxLists">SuperRegIdxLists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n    "</q>;</td></tr>
<tr><th id="1405">1405</th><td>      <a class="tu ref" href="#_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE" title='printMask' data-use='c' data-ref="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE">printMask</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::LaneMask" title='llvm::CodeGenRegisterClass::LaneMask' data-ref="llvm::CodeGenRegisterClass::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1406">1406</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<em>unsigned</em>)<a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AllocationPriority" title='llvm::CodeGenRegisterClass::AllocationPriority' data-ref="llvm::CodeGenRegisterClass::AllocationPriority">AllocationPriority</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n    "</q></td></tr>
<tr><th id="1407">1407</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::HasDisjunctSubRegs" title='llvm::CodeGenRegisterClass::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</a>?<q>"true"</q>:<q>"false"</q>)</td></tr>
<tr><th id="1408">1408</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", /* HasDisjunctSubRegs */\n    "</q></td></tr>
<tr><th id="1409">1409</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CoveredBySubRegs" title='llvm::CodeGenRegisterClass::CoveredBySubRegs' data-ref="llvm::CodeGenRegisterClass::CoveredBySubRegs">CoveredBySubRegs</a>?<q>"true"</q>:<q>"false"</q>)</td></tr>
<tr><th id="1410">1410</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", /* CoveredBySubRegs */\n    "</q>;</td></tr>
<tr><th id="1411">1411</th><td>      <b>if</b> (<a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv" title='llvm::CodeGenRegisterClass::getSuperClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv">getSuperClasses</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1412">1412</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NullRegClasses,\n    "</q>;</td></tr>
<tr><th id="1413">1413</th><td>      <b>else</b></td></tr>
<tr><th id="1414">1414</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Superclasses,\n    "</q>;</td></tr>
<tr><th id="1415">1415</th><td>      <b>if</b> (<a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1416">1416</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"nullptr\n"</q>;</td></tr>
<tr><th id="1417">1417</th><td>      <b>else</b></td></tr>
<tr><th id="1418">1418</th><td>        <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#322RC" title='RC' data-ref="322RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GetRawAllocationOrder\n"</q>;</td></tr>
<tr><th id="1419">1419</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n\n"</q>;</td></tr>
<tr><th id="1420">1420</th><td>    }</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5frontEv" title='std::__cxx11::list::front' data-ref="_ZNKSt7__cxx114list5frontEv">front</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1423">1423</th><td>  }</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nnamespace {\n"</q>;</td></tr>
<tr><th id="1426">1426</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  const TargetRegisterClass* const RegisterClasses[] = {\n"</q>;</td></tr>
<tr><th id="1427">1427</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="323RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="323RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>)</td></tr>
<tr><th id="1428">1428</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    &amp;"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col3 ref" href="#323RC" title='RC' data-ref="323RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv" title='llvm::CodeGenRegisterClass::getQualifiedName' data-ref="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClass,\n"</q>;</td></tr>
<tr><th id="1429">1429</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q>;</td></tr>
<tr><th id="1430">1430</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end anonymous namespace\n"</q>;</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <i>// Emit extra information about registers.</i></td></tr>
<tr><th id="1433">1433</th><td>  <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col4 decl" id="324TargetName" title='TargetName' data-type='const std::string &amp;' data-ref="324TargetName">TargetName</dfn> = <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col3 ref" href="#283Target" title='Target' data-ref="283Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>();</td></tr>
<tr><th id="1434">1434</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nstatic const TargetRegisterInfoDesc "</q></td></tr>
<tr><th id="1435">1435</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegInfoDesc[] = { // Extra Descriptors\n"</q>;</td></tr>
<tr><th id="1436">1436</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { 0, false },\n"</q>;</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="325Regs" title='Regs' data-type='const std::deque&lt;llvm::CodeGenRegister, std::allocator&lt;llvm::CodeGenRegister&gt; &gt; &amp;' data-ref="325Regs">Regs</dfn> = <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank12getRegistersEv" title='llvm::CodeGenRegBank::getRegisters' data-ref="_ZN4llvm14CodeGenRegBank12getRegistersEv">getRegisters</a>();</td></tr>
<tr><th id="1439">1439</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="326Reg" title='Reg' data-type='const llvm::CodeGenRegister &amp;' data-ref="326Reg">Reg</dfn> : <a class="local col5 ref" href="#325Regs" title='Regs' data-ref="325Regs">Regs</a>) {</td></tr>
<tr><th id="1440">1440</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { "</q>;</td></tr>
<tr><th id="1441">1441</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#326Reg" title='Reg' data-ref="326Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CostPerUse" title='llvm::CodeGenRegister::CostPerUse' data-ref="llvm::CodeGenRegister::CostPerUse">CostPerUse</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1442">1442</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> ( <a class="local col7 ref" href="#287AllocatableRegs" title='AllocatableRegs' data-ref="287AllocatableRegs">AllocatableRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col6 ref" href="#326Reg" title='Reg' data-ref="326Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>) != <var>0</var> ? <q>"true"</q> : <q>"false"</q> )</td></tr>
<tr><th id="1443">1443</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="1444">1444</th><td>  }</td></tr>
<tr><th id="1445">1445</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;      <i>// End of register descriptors...</i></td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col7 decl" id="327ClassName" title='ClassName' data-type='std::string' data-ref="327ClassName">ClassName</dfn> = <a class="local col3 ref" href="#283Target" title='Target' data-ref="283Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"GenRegisterInfo"</q>;</td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td>  <em>auto</em> <dfn class="local col8 decl" id="328SubRegIndicesSize" title='SubRegIndicesSize' data-type='long' data-ref="328SubRegIndicesSize">SubRegIndicesSize</dfn> =</td></tr>
<tr><th id="1451">1451</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNKSt5deque5beginEv">begin</a>(), <a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque3endEv" title='std::deque::end' data-ref="_ZNKSt5deque3endEv">end</a>());</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>  <b>if</b> (!<a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5emptyEv" title='std::deque::empty' data-ref="_ZNKSt5deque5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1454">1454</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter24emitComposeSubRegIndicesERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndices' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter24emitComposeSubRegIndicesERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">emitComposeSubRegIndices</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <span class='refarg'><a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a></span>, <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a>);</td></tr>
<tr><th id="1455">1455</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::emitComposeSubRegIndexLaneMask' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">emitComposeSubRegIndexLaneMask</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <span class='refarg'><a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a></span>, <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a>);</td></tr>
<tr><th id="1456">1456</th><td>  }</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <i>// Emit getSubClassWithSubReg.</i></td></tr>
<tr><th id="1459">1459</th><td>  <b>if</b> (!<a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5emptyEv" title='std::deque::empty' data-ref="_ZNKSt5deque5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1460">1460</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const TargetRegisterClass *"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a></td></tr>
<tr><th id="1461">1461</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx)"</q></td></tr>
<tr><th id="1462">1462</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" const {\n"</q>;</td></tr>
<tr><th id="1463">1463</th><td>    <i>// Use the smallest type that can hold a regclass ID with room for a</i></td></tr>
<tr><th id="1464">1464</th><td><i>    // sentinel.</i></td></tr>
<tr><th id="1465">1465</th><td>    <b>if</b> (<a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() &lt; <a class="macro" href="../../../../include/stdint.h.html#137" title="(255)" data-ref="_M/UINT8_MAX">UINT8_MAX</a>)</td></tr>
<tr><th id="1466">1466</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const uint8_t Table["</q>;</td></tr>
<tr><th id="1467">1467</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() &lt; <a class="macro" href="../../../../include/stdint.h.html#138" title="(65535)" data-ref="_M/UINT16_MAX">UINT16_MAX</a>)</td></tr>
<tr><th id="1468">1468</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const uint16_t Table["</q>;</td></tr>
<tr><th id="1469">1469</th><td>    <b>else</b></td></tr>
<tr><th id="1470">1470</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Too many register classes."</q>);</td></tr>
<tr><th id="1471">1471</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col8 ref" href="#328SubRegIndicesSize" title='SubRegIndicesSize' data-ref="328SubRegIndicesSize">SubRegIndicesSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] = {\n"</q>;</td></tr>
<tr><th id="1472">1472</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="329RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="329RC">RC</dfn> : <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>) {</td></tr>
<tr><th id="1473">1473</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    {\t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#329RC" title='RC' data-ref="329RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1474">1474</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="330Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="330Idx">Idx</dfn> : <a class="local col6 ref" href="#286SubRegIndices" title='SubRegIndices' data-ref="286SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1475">1475</th><td>        <b>if</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col1 decl" id="331SRC" title='SRC' data-type='llvm::CodeGenRegisterClass *' data-ref="331SRC"><a class="local col1 ref" href="#331SRC" title='SRC' data-ref="331SRC">SRC</a></dfn> = <a class="local col9 ref" href="#329RC" title='RC' data-ref="329RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getSubClassWithSubReg' data-ref="_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE">getSubClassWithSubReg</a>(&amp;<a class="local col0 ref" href="#330Idx" title='Idx' data-ref="330Idx">Idx</a>))</td></tr>
<tr><th id="1476">1476</th><td>          <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"      "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#331SRC" title='SRC' data-ref="331SRC">SRC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a> + <var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#330Idx" title='Idx' data-ref="330Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>()</td></tr>
<tr><th id="1477">1477</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#331SRC" title='SRC' data-ref="331SRC">SRC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1478">1478</th><td>        <b>else</b></td></tr>
<tr><th id="1479">1479</th><td>          <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"      0,\t// "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col0 ref" href="#330Idx" title='Idx' data-ref="330Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1480">1480</th><td>      }</td></tr>
<tr><th id="1481">1481</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    },\n"</q>;</td></tr>
<tr><th id="1482">1482</th><td>    }</td></tr>
<tr><th id="1483">1483</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n  assert(RC &amp;&amp; \"Missing regclass\");\n"</q></td></tr>
<tr><th id="1484">1484</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  if (!Idx) return RC;\n  --Idx;\n"</q></td></tr>
<tr><th id="1485">1485</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  assert(Idx &lt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col8 ref" href="#328SubRegIndicesSize" title='SubRegIndicesSize' data-ref="328SubRegIndicesSize">SubRegIndicesSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" &amp;&amp; \"Bad subreg\");\n"</q></td></tr>
<tr><th id="1486">1486</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  unsigned TV = Table[RC-&gt;getID()][Idx];\n"</q></td></tr>
<tr><th id="1487">1487</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return TV ? getRegClass(TV - 1) : nullptr;\n}\n\n"</q>;</td></tr>
<tr><th id="1488">1488</th><td>  }</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegUnitPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">EmitRegUnitPressure</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>, <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a>);</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>  <i>// Emit the constructor of the class...</i></td></tr>
<tr><th id="1493">1493</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterDesc "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDesc[];\n"</q>;</td></tr>
<tr><th id="1494">1494</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCPhysReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDiffLists[];\n"</q>;</td></tr>
<tr><th id="1495">1495</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const LaneBitmask "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneMaskLists[];\n"</q>;</td></tr>
<tr><th id="1496">1496</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const char "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegStrings[];\n"</q>;</td></tr>
<tr><th id="1497">1497</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const char "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClassStrings[];\n"</q>;</td></tr>
<tr><th id="1498">1498</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCPhysReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegUnitRoots[][2];\n"</q>;</td></tr>
<tr><th id="1499">1499</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const uint16_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxLists[];\n"</q>;</td></tr>
<tr><th id="1500">1500</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const MCRegisterInfo::SubRegCoveredBits "</q></td></tr>
<tr><th id="1501">1501</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxRanges[];\n"</q>;</td></tr>
<tr><th id="1502">1502</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"extern const uint16_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegEncodingTable[];\n"</q>;</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMappingTables' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMappingTables</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="local col5 ref" href="#325Regs" title='Regs' data-ref="325Regs">Regs</a>, <b>true</b>);</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::\n"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a></td></tr>
<tr><th id="1507">1507</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(unsigned RA, unsigned DwarfFlavour, unsigned EHFlavour,\n"</q></td></tr>
<tr><th id="1508">1508</th><td>        <q>"      unsigned PC, unsigned HwMode)\n"</q></td></tr>
<tr><th id="1509">1509</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  : TargetRegisterInfo("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegInfoDesc"</q></td></tr>
<tr><th id="1510">1510</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", RegisterClasses, RegisterClasses+"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q></td></tr>
<tr><th id="1511">1511</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"             SubRegIndexNameTable, SubRegIndexLaneMaskTable,\n"</q></td></tr>
<tr><th id="1512">1512</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"             "</q>;</td></tr>
<tr><th id="1513">1513</th><td>  <a class="tu ref" href="#_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE" title='printMask' data-use='c' data-ref="_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE">printMask</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::CoveringLanes" title='llvm::CodeGenRegBank::CoveringLanes' data-ref="llvm::CodeGenRegBank::CoveringLanes">CoveringLanes</a>);</td></tr>
<tr><th id="1514">1514</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", RegClassInfos, HwMode) {\n"</q></td></tr>
<tr><th id="1515">1515</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  InitMCRegisterInfo("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDesc, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#325Regs" title='Regs' data-ref="325Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() + <var>1</var></td></tr>
<tr><th id="1516">1516</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", RA, PC,\n                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a></td></tr>
<tr><th id="1517">1517</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCRegisterClasses, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#285RegisterClasses" title='RegisterClasses' data-ref="285RegisterClasses">RegisterClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q></td></tr>
<tr><th id="1518">1518</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegUnitRoots,\n"</q></td></tr>
<tr><th id="1519">1519</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q></td></tr>
<tr><th id="1520">1520</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDiffLists,\n"</q></td></tr>
<tr><th id="1521">1521</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LaneMaskLists,\n"</q></td></tr>
<tr><th id="1522">1522</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegStrings,\n"</q></td></tr>
<tr><th id="1523">1523</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegClassStrings,\n"</q></td></tr>
<tr><th id="1524">1524</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxLists,\n"</q></td></tr>
<tr><th id="1525">1525</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col8 ref" href="#328SubRegIndicesSize" title='SubRegIndicesSize' data-ref="328SubRegIndicesSize">SubRegIndicesSize</a> + <var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q></td></tr>
<tr><th id="1526">1526</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIdxRanges,\n"</q></td></tr>
<tr><th id="1527">1527</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                     "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegEncodingTable);\n\n"</q>;</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb" title='(anonymous namespace)::RegisterInfoEmitter::EmitRegMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb">EmitRegMapping</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="local col5 ref" href="#325Regs" title='Regs' data-ref="325Regs">Regs</a>, <b>true</b>);</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <i>// Emit CalleeSavedRegs information.</i></td></tr>
<tr><th id="1534">1534</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col2 decl" id="332CSRSets" title='CSRSets' data-type='std::vector&lt;Record *&gt;' data-ref="332CSRSets">CSRSets</dfn> =</td></tr>
<tr><th id="1535">1535</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Records" title='(anonymous namespace)::RegisterInfoEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CalleeSavedRegs"</q>);</td></tr>
<tr><th id="1536">1536</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="333i" title='i' data-type='unsigned int' data-ref="333i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="334e" title='e' data-type='unsigned int' data-ref="334e">e</dfn> = <a class="local col2 ref" href="#332CSRSets" title='CSRSets' data-ref="332CSRSets">CSRSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#333i" title='i' data-ref="333i">i</a> != <a class="local col4 ref" href="#334e" title='e' data-ref="334e">e</a>; ++<a class="local col3 ref" href="#333i" title='i' data-ref="333i">i</a>) {</td></tr>
<tr><th id="1537">1537</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="335CSRSet" title='CSRSet' data-type='llvm::Record *' data-ref="335CSRSet">CSRSet</dfn> = <a class="local col2 ref" href="#332CSRSets" title='CSRSets' data-ref="332CSRSets">CSRSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#333i" title='i' data-ref="333i">i</a>]</a>;</td></tr>
<tr><th id="1538">1538</th><td>    <em>const</em> <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="typedef" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::RecVec" title='llvm::SetTheory::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::SetTheory::RecVec">RecVec</a> *<dfn class="local col6 decl" id="336Regs" title='Regs' data-type='const SetTheory::RecVec *' data-ref="336Regs">Regs</dfn> = <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank7getSetsEv" title='llvm::CodeGenRegBank::getSets' data-ref="_ZN4llvm14CodeGenRegBank7getSetsEv">getSets</a>().<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory6expandEPNS_6RecordE" title='llvm::SetTheory::expand' data-ref="_ZN4llvm9SetTheory6expandEPNS_6RecordE">expand</a>(<a class="local col5 ref" href="#335CSRSet" title='CSRSet' data-ref="335CSRSet">CSRSet</a>);</td></tr>
<tr><th id="1539">1539</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Regs &amp;&amp; &quot;Cannot expand CalleeSavedRegs instance&quot;) ? void (0) : __assert_fail (&quot;Regs &amp;&amp; \&quot;Cannot expand CalleeSavedRegs instance\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp&quot;, 1539, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#336Regs" title='Regs' data-ref="336Regs">Regs</a> &amp;&amp; <q>"Cannot expand CalleeSavedRegs instance"</q>);</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>    <i>// Emit the *_SaveList list of callee-saved registers.</i></td></tr>
<tr><th id="1542">1542</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const MCPhysReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#335CSRSet" title='CSRSet' data-ref="335CSRSet">CSRSet</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>()</td></tr>
<tr><th id="1543">1543</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"_SaveList[] = { "</q>;</td></tr>
<tr><th id="1544">1544</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="337r" title='r' data-type='unsigned int' data-ref="337r">r</dfn> = <var>0</var>, <dfn class="local col8 decl" id="338re" title='re' data-type='unsigned int' data-ref="338re">re</dfn> = <a class="local col6 ref" href="#336Regs" title='Regs' data-ref="336Regs">Regs</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#337r" title='r' data-ref="337r">r</a> != <a class="local col8 ref" href="#338re" title='re' data-ref="338re">re</a>; ++<a class="local col7 ref" href="#337r" title='r' data-ref="337r">r</a>)</td></tr>
<tr><th id="1545">1545</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="ref" href="CodeGenTarget.h.html#_ZN4llvm16getQualifiedNameEPKNS_6RecordE" title='llvm::getQualifiedName' data-ref="_ZN4llvm16getQualifiedNameEPKNS_6RecordE">getQualifiedName</a>((*<a class="local col6 ref" href="#336Regs" title='Regs' data-ref="336Regs">Regs</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#337r" title='r' data-ref="337r">r</a>]</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="1546">1546</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"0 };\n"</q>;</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>    <i>// Emit the *_RegMask bit mask of call-preserved registers.</i></td></tr>
<tr><th id="1549">1549</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col9 decl" id="339Covered" title='Covered' data-type='llvm::BitVector' data-ref="339Covered">Covered</dfn> = <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE" title='llvm::CodeGenRegBank::computeCoveredRegisters' data-ref="_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE">computeCoveredRegisters</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a>*<a class="local col6 ref" href="#336Regs" title='Regs' data-ref="336Regs">Regs</a>);</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>    <i>// Check for an optional OtherPreserved set.</i></td></tr>
<tr><th id="1552">1552</th><td><i>    // Add those registers to RegMask, but not to SaveList.</i></td></tr>
<tr><th id="1553">1553</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col0 decl" id="340OPDag" title='OPDag' data-type='llvm::DagInit *' data-ref="340OPDag"><a class="local col0 ref" href="#340OPDag" title='OPDag' data-ref="340OPDag">OPDag</a></dfn> =</td></tr>
<tr><th id="1554">1554</th><td>        <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a>&gt;(<a class="local col5 ref" href="#335CSRSet" title='CSRSet' data-ref="335CSRSet">CSRSet</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12getValueInitENS_9StringRefE" title='llvm::Record::getValueInit' data-ref="_ZNK4llvm6Record12getValueInitENS_9StringRefE">getValueInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OtherPreserved"</q>))) {</td></tr>
<tr><th id="1555">1555</th><td>      <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="typedef" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::RecSet" title='llvm::SetTheory::RecSet' data-type='SmallSetVector&lt;llvm::Record *, 16&gt;' data-ref="llvm::SetTheory::RecSet">RecSet</a> <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col1 decl" id="341OPSet" title='OPSet' data-type='SetTheory::RecSet' data-ref="341OPSet">OPSet</dfn>;</td></tr>
<tr><th id="1556">1556</th><td>      <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank7getSetsEv" title='llvm::CodeGenRegBank::getSets' data-ref="_ZN4llvm14CodeGenRegBank7getSetsEv">getSets</a>().<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory8evaluateEPNS_4InitERNS_14SmallSetVectorIPNS_6RecordELj16EEENS_8ArrayRefINS_5SMLocEEE" title='llvm::SetTheory::evaluate' data-ref="_ZN4llvm9SetTheory8evaluateEPNS_4InitERNS_14SmallSetVectorIPNS_6RecordELj16EEENS_8ArrayRefINS_5SMLocEEE">evaluate</a>(<a class="local col0 ref" href="#340OPDag" title='OPDag' data-ref="340OPDag">OPDag</a>, <span class='refarg'><a class="local col1 ref" href="#341OPSet" title='OPSet' data-ref="341OPSet">OPSet</a></span>, <a class="local col5 ref" href="#335CSRSet" title='CSRSet' data-ref="335CSRSet">CSRSet</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>());</td></tr>
<tr><th id="1557">1557</th><td>      <a class="local col9 ref" href="#339Covered" title='Covered' data-ref="339Covered">Covered</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col4 ref" href="#284RegBank" title='RegBank' data-ref="284RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE" title='llvm::CodeGenRegBank::computeCoveredRegisters' data-ref="_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE">computeCoveredRegisters</a>(</td></tr>
<tr><th id="1558">1558</th><td>        <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt;<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1EPKT_S3_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1EPKT_S3_">(</a><a class="local col1 ref" href="#341OPSet" title='OPSet' data-ref="341OPSet">OPSet</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col1 ref" href="#341OPSet" title='OPSet' data-ref="341OPSet">OPSet</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>()));</td></tr>
<tr><th id="1559">1559</th><td>    }</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const uint32_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#335CSRSet" title='CSRSet' data-ref="335CSRSet">CSRSet</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>()</td></tr>
<tr><th id="1562">1562</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"_RegMask[] = { "</q>;</td></tr>
<tr><th id="1563">1563</th><td>    <a class="tu ref" href="#_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj" title='printBitVectorAsHex' data-use='c' data-ref="_ZL19printBitVectorAsHexRN4llvm11raw_ostreamERKNS_9BitVectorEj">printBitVectorAsHex</a>(<span class='refarg'><a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a></span>, <a class="local col9 ref" href="#339Covered" title='Covered' data-ref="339Covered">Covered</a>, <var>32</var>);</td></tr>
<tr><th id="1564">1564</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="1565">1565</th><td>  }</td></tr>
<tr><th id="1566">1566</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ArrayRef&lt;const uint32_t *&gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a></td></tr>
<tr><th id="1569">1569</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::getRegMasks() const {\n"</q>;</td></tr>
<tr><th id="1570">1570</th><td>  <b>if</b> (!<a class="local col2 ref" href="#332CSRSets" title='CSRSets' data-ref="332CSRSets">CSRSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1571">1571</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const uint32_t *const Masks[] = {\n"</q>;</td></tr>
<tr><th id="1572">1572</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="342CSRSet" title='CSRSet' data-type='llvm::Record *' data-ref="342CSRSet">CSRSet</dfn> : <a class="local col2 ref" href="#332CSRSets" title='CSRSets' data-ref="332CSRSets">CSRSets</a>)</td></tr>
<tr><th id="1573">1573</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#342CSRSet" title='CSRSet' data-ref="342CSRSet">CSRSet</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"_RegMask,\n"</q>;</td></tr>
<tr><th id="1574">1574</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q>;</td></tr>
<tr><th id="1575">1575</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return makeArrayRef(Masks);\n"</q>;</td></tr>
<tr><th id="1576">1576</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1577">1577</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return None;\n"</q>;</td></tr>
<tr><th id="1578">1578</th><td>  }</td></tr>
<tr><th id="1579">1579</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ArrayRef&lt;const char *&gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#327ClassName" title='ClassName' data-ref="327ClassName">ClassName</a></td></tr>
<tr><th id="1582">1582</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::getRegMaskNames() const {\n"</q>;</td></tr>
<tr><th id="1583">1583</th><td>  <b>if</b> (!<a class="local col2 ref" href="#332CSRSets" title='CSRSets' data-ref="332CSRSets">CSRSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1584">1584</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static const char *const Names[] = {\n"</q>;</td></tr>
<tr><th id="1585">1585</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="343CSRSet" title='CSRSet' data-type='llvm::Record *' data-ref="343CSRSet">CSRSet</dfn> : <a class="local col2 ref" href="#332CSRSets" title='CSRSets' data-ref="332CSRSets">CSRSets</a>)</td></tr>
<tr><th id="1586">1586</th><td>      <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'"'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#343CSRSet" title='CSRSet' data-ref="343CSRSet">CSRSet</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'"'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q>;</td></tr>
<tr><th id="1587">1587</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  };\n"</q>;</td></tr>
<tr><th id="1588">1588</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return makeArrayRef(Names);\n"</q>;</td></tr>
<tr><th id="1589">1589</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1590">1590</th><td>    <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return None;\n"</q>;</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FrameLowering *\n"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a></td></tr>
<tr><th id="1595">1595</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GenRegisterInfo::getFrameLowering(const MachineFunction &amp;MF) {\n"</q></td></tr>
<tr><th id="1596">1596</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return static_cast&lt;const "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#324TargetName" title='TargetName' data-ref="324TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FrameLowering *&gt;(\n"</q></td></tr>
<tr><th id="1597">1597</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"      MF.getSubtarget().getFrameLowering());\n"</q></td></tr>
<tr><th id="1598">1598</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace llvm\n\n"</q>;</td></tr>
<tr><th id="1601">1601</th><td>  <a class="local col2 ref" href="#282OS" title='OS' data-ref="282OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_REGINFO_TARGET_DESC\n\n"</q>;</td></tr>
<tr><th id="1602">1602</th><td>}</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterInfoEmitter::run' data-type='void (anonymous namespace)::RegisterInfoEmitter::run(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE">run</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="344OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="344OS">OS</dfn>) {</td></tr>
<tr><th id="1605">1605</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col5 decl" id="345RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="345RegBank">RegBank</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget10getRegBankEv" title='llvm::CodeGenTarget::getRegBank' data-ref="_ZNK4llvm13CodeGenTarget10getRegBankEv">getRegBank</a>();</td></tr>
<tr><th id="1606">1606</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runEnums' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runEnums</a>(<span class='refarg'><a class="local col4 ref" href="#344OS" title='OS' data-ref="344OS">OS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='a' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a></span>, <span class='refarg'><a class="local col5 ref" href="#345RegBank" title='RegBank' data-ref="345RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1607">1607</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runMCDesc' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runMCDesc</a>(<span class='refarg'><a class="local col4 ref" href="#344OS" title='OS' data-ref="344OS">OS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='a' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a></span>, <span class='refarg'><a class="local col5 ref" href="#345RegBank" title='RegBank' data-ref="345RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1608">1608</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runTargetHeader' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runTargetHeader</a>(<span class='refarg'><a class="local col4 ref" href="#344OS" title='OS' data-ref="344OS">OS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='a' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a></span>, <span class='refarg'><a class="local col5 ref" href="#345RegBank" title='RegBank' data-ref="345RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1609">1609</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE" title='(anonymous namespace)::RegisterInfoEmitter::runTargetDesc' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE">runTargetDesc</a>(<span class='refarg'><a class="local col4 ref" href="#344OS" title='OS' data-ref="344OS">OS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='a' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a></span>, <span class='refarg'><a class="local col5 ref" href="#345RegBank" title='RegBank' data-ref="345RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#RegisterInfoDebug" title='RegisterInfoDebug' data-use='m' data-ref="RegisterInfoDebug">RegisterInfoDebug</a>)</td></tr>
<tr><th id="1612">1612</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterInfoEmitter::debugDump' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE">debugDump</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>);</td></tr>
<tr><th id="1613">1613</th><td>}</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterInfoEmitter::debugDump' data-type='void (anonymous namespace)::RegisterInfoEmitter::debugDump(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE">debugDump</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="346OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="346OS">OS</dfn>) {</td></tr>
<tr><th id="1616">1616</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col7 decl" id="347RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="347RegBank">RegBank</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget10getRegBankEv" title='llvm::CodeGenTarget::getRegBank' data-ref="_ZNK4llvm13CodeGenTarget10getRegBankEv">getRegBank</a>();</td></tr>
<tr><th id="1617">1617</th><td>  <em>const</em> <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a> &amp;<dfn class="local col8 decl" id="348CGH" title='CGH' data-type='const llvm::CodeGenHwModes &amp;' data-ref="348CGH">CGH</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterInfoEmitter::Target" title='(anonymous namespace)::RegisterInfoEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RegisterInfoEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget10getHwModesEv" title='llvm::CodeGenTarget::getHwModes' data-ref="_ZNK4llvm13CodeGenTarget10getHwModesEv">getHwModes</a>();</td></tr>
<tr><th id="1618">1618</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="349NumModes" title='NumModes' data-type='unsigned int' data-ref="349NumModes">NumModes</dfn> = <a class="local col8 ref" href="#348CGH" title='CGH' data-ref="348CGH">CGH</a>.<a class="ref" href="CodeGenHwModes.h.html#_ZNK4llvm14CodeGenHwModes13getNumModeIdsEv" title='llvm::CodeGenHwModes::getNumModeIds' data-ref="_ZNK4llvm14CodeGenHwModes13getNumModeIdsEv">getNumModeIds</a>();</td></tr>
<tr><th id="1619">1619</th><td>  <em>auto</em> <dfn class="local col0 decl" id="350getModeName" title='getModeName' data-type='(lambda at /root/cheri/llvm-project/llvm/utils/TableGen/RegisterInfoEmitter.cpp:1619:22)' data-ref="350getModeName">getModeName</dfn> = [CGH] (<em>unsigned</em> <dfn class="local col1 decl" id="351M" title='M' data-type='unsigned int' data-ref="351M">M</dfn>) -&gt; <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> {</td></tr>
<tr><th id="1620">1620</th><td>    <b>if</b> (<a class="local col1 ref" href="#351M" title='M' data-ref="351M">M</a> == <var>0</var>)</td></tr>
<tr><th id="1621">1621</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Default"</q>;</td></tr>
<tr><th id="1622">1622</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#348CGH" title='CGH' data-ref="348CGH">CGH</a>.<a class="ref" href="CodeGenHwModes.h.html#_ZNK4llvm14CodeGenHwModes7getModeEj" title='llvm::CodeGenHwModes::getMode' data-ref="_ZNK4llvm14CodeGenHwModes7getModeEj">getMode</a>(<a class="local col1 ref" href="#351M" title='M' data-ref="351M">M</a>).<a class="ref" href="CodeGenHwModes.h.html#llvm::HwMode::Name" title='llvm::HwMode::Name' data-ref="llvm::HwMode::Name">Name</a>;</td></tr>
<tr><th id="1623">1623</th><td>  };</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col2 decl" id="352RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="352RC">RC</dfn> : <a class="local col7 ref" href="#347RegBank" title='RegBank' data-ref="347RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>()) {</td></tr>
<tr><th id="1626">1626</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegisterClass "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="1627">1627</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSpillSize: {"</q>;</td></tr>
<tr><th id="1628">1628</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="353M" title='M' data-type='unsigned int' data-ref="353M">M</dfn> = <var>0</var>; <a class="local col3 ref" href="#353M" title='M' data-ref="353M">M</a> != <a class="local col9 ref" href="#349NumModes" title='NumModes' data-ref="349NumModes">NumModes</a>; ++<a class="local col3 ref" href="#353M" title='M' data-ref="353M">M</a>)</td></tr>
<tr><th id="1629">1629</th><td>      <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#350getModeName" title='getModeName' data-ref="350getModeName">getModeName</a>(<a class="local col3 ref" href="#353M" title='M' data-ref="353M">M</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="local col3 ref" href="#353M" title='M' data-ref="353M">M</a>).<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillSize" title='llvm::RegSizeInfo::SpillSize' data-ref="llvm::RegSizeInfo::SpillSize">SpillSize</a>;</td></tr>
<tr><th id="1630">1630</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n\tSpillAlignment: {"</q>;</td></tr>
<tr><th id="1631">1631</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="354M" title='M' data-type='unsigned int' data-ref="354M">M</dfn> = <var>0</var>; <a class="local col4 ref" href="#354M" title='M' data-ref="354M">M</a> != <a class="local col9 ref" href="#349NumModes" title='NumModes' data-ref="349NumModes">NumModes</a>; ++<a class="local col4 ref" href="#354M" title='M' data-ref="354M">M</a>)</td></tr>
<tr><th id="1632">1632</th><td>      <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#350getModeName" title='getModeName' data-ref="350getModeName">getModeName</a>(<a class="local col4 ref" href="#354M" title='M' data-ref="354M">M</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="local col4 ref" href="#354M" title='M' data-ref="354M">M</a>).<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillAlignment" title='llvm::RegSizeInfo::SpillAlignment' data-ref="llvm::RegSizeInfo::SpillAlignment">SpillAlignment</a>;</td></tr>
<tr><th id="1633">1633</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n\tNumRegs: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1634">1634</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tLaneMask: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::LaneMask" title='llvm::CodeGenRegisterClass::LaneMask' data-ref="llvm::CodeGenRegisterClass::LaneMask">LaneMask</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1635">1635</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tHasDisjunctSubRegs: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::HasDisjunctSubRegs" title='llvm::CodeGenRegisterClass::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1636">1636</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCoveredBySubRegs: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CoveredBySubRegs" title='llvm::CodeGenRegisterClass::CoveredBySubRegs' data-ref="llvm::CodeGenRegisterClass::CoveredBySubRegs">CoveredBySubRegs</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1637">1637</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tRegs:"</q>;</td></tr>
<tr><th id="1638">1638</th><td>    <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col5 decl" id="355R" title='R' data-type='const llvm::CodeGenRegister *' data-ref="355R">R</dfn> : <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>()) {</td></tr>
<tr><th id="1639">1639</th><td>      <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#355R" title='R' data-ref="355R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>();</td></tr>
<tr><th id="1640">1640</th><td>    }</td></tr>
<tr><th id="1641">1641</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1642">1642</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSubClasses:"</q>;</td></tr>
<tr><th id="1643">1643</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="356SubClasses" title='SubClasses' data-type='const llvm::BitVector &amp;' data-ref="356SubClasses">SubClasses</dfn> = <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv" title='llvm::CodeGenRegisterClass::getSubClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv">getSubClasses</a>();</td></tr>
<tr><th id="1644">1644</th><td>    <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col7 decl" id="357SRC" title='SRC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="357SRC">SRC</dfn> : <a class="local col7 ref" href="#347RegBank" title='RegBank' data-ref="347RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>()) {</td></tr>
<tr><th id="1645">1645</th><td>      <b>if</b> (!<a class="local col6 ref" href="#356SubClasses" title='SubClasses' data-ref="356SubClasses">SubClasses</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#357SRC" title='SRC' data-ref="357SRC">SRC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>))</td></tr>
<tr><th id="1646">1646</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1647">1647</th><td>      <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#357SRC" title='SRC' data-ref="357SRC">SRC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="1648">1648</th><td>    }</td></tr>
<tr><th id="1649">1649</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1650">1650</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSuperClasses:"</q>;</td></tr>
<tr><th id="1651">1651</th><td>    <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col8 decl" id="358SRC" title='SRC' data-type='const llvm::CodeGenRegisterClass *' data-ref="358SRC">SRC</dfn> : <a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv" title='llvm::CodeGenRegisterClass::getSuperClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv">getSuperClasses</a>()) {</td></tr>
<tr><th id="1652">1652</th><td>      <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#358SRC" title='SRC' data-ref="358SRC">SRC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="1653">1653</th><td>    }</td></tr>
<tr><th id="1654">1654</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1655">1655</th><td>  }</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col9 decl" id="359SRI" title='SRI' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="359SRI">SRI</dfn> : <a class="local col7 ref" href="#347RegBank" title='RegBank' data-ref="347RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>()) {</td></tr>
<tr><th id="1658">1658</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SubRegIndex "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#359SRI" title='SRI' data-ref="359SRI">SRI</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="1659">1659</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tLaneMask: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#359SRI" title='SRI' data-ref="359SRI">SRI</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1660">1660</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tAllSuperRegsCovered: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#359SRI" title='SRI' data-ref="359SRI">SRI</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::AllSuperRegsCovered" title='llvm::CodeGenSubRegIndex::AllSuperRegsCovered' data-ref="llvm::CodeGenSubRegIndex::AllSuperRegsCovered">AllSuperRegsCovered</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1661">1661</th><td>  }</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col0 decl" id="360R" title='R' data-type='const llvm::CodeGenRegister &amp;' data-ref="360R">R</dfn> : <a class="local col7 ref" href="#347RegBank" title='RegBank' data-ref="347RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank12getRegistersEv" title='llvm::CodeGenRegBank::getRegisters' data-ref="_ZN4llvm14CodeGenRegBank12getRegistersEv">getRegisters</a>()) {</td></tr>
<tr><th id="1664">1664</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Register "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#360R" title='R' data-ref="360R">R</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="1665">1665</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCostPerUse: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#360R" title='R' data-ref="360R">R</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CostPerUse" title='llvm::CodeGenRegister::CostPerUse' data-ref="llvm::CodeGenRegister::CostPerUse">CostPerUse</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1666">1666</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCoveredBySubregs: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#360R" title='R' data-ref="360R">R</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1667">1667</th><td>    <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tHasDisjunctSubRegs: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#360R" title='R' data-ref="360R">R</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1668">1668</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col1 decl" id="361P" title='P' data-type='std::pair&lt;CodeGenSubRegIndex *, CodeGenRegister *&gt;' data-ref="361P">P</dfn> : <a class="local col0 ref" href="#360R" title='R' data-ref="360R">R</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>()) {</td></tr>
<tr><th id="1669">1669</th><td>      <a class="local col6 ref" href="#346OS" title='OS' data-ref="346OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSubReg "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#361P" title='P' data-ref="361P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>()</td></tr>
<tr><th id="1670">1670</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#361P" title='P' data-ref="361P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1671">1671</th><td>    }</td></tr>
<tr><th id="1672">1672</th><td>  }</td></tr>
<tr><th id="1673">1673</th><td>}</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm16EmitRegisterInfoERNS_12RecordKeeperERNS_11raw_ostreamE" title='llvm::EmitRegisterInfo' data-ref="_ZN4llvm16EmitRegisterInfoERNS_12RecordKeeperERNS_11raw_ostreamE">EmitRegisterInfo</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col2 decl" id="362RK" title='RK' data-type='llvm::RecordKeeper &amp;' data-ref="362RK">RK</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="363OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="363OS">OS</dfn>) {</td></tr>
<tr><th id="1678">1678</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterInfoEmitter" title='(anonymous namespace)::RegisterInfoEmitter' data-ref="(anonymousnamespace)::RegisterInfoEmitter">RegisterInfoEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::RegisterInfoEmitter::RegisterInfoEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitterC1ERN4llvm12RecordKeeperE">(</a><a class="local col2 ref" href="#362RK" title='RK' data-ref="362RK">RK</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterInfoEmitter::run' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterInfoEmitter3runERN4llvm11raw_ostreamE">run</a>(<span class='refarg'><a class="local col3 ref" href="#363OS" title='OS' data-ref="363OS">OS</a></span>);</td></tr>
<tr><th id="1679">1679</th><td>}</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1682">1682</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
