

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Nov 18 09:36:22 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.916 us |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        5|        5| 4.578 us | 4.578 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_lookup_invert_sqr_config2_s_fu_78  |lookup_invert_sqr_config2_s  |        2|        2| 1.831 us | 1.831 us |    1|    1| function |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     12|        -|        -|     -|
|Expression           |        -|      -|        0|      342|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|      -|       67|    24334|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      595|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     12|      662|    24836|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP| FF |  LUT  | URAM|
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+
    |grp_lookup_invert_sqr_config2_s_fu_78  |lookup_invert_sqr_config2_s  |        2|   0|  67|  24334|    0|
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+
    |Total                                  |                             |        2|   0|  67|  24334|    0|
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_19s_12ns_31_1_1_U3   |mul_mul_19s_12ns_31_1_1  |  i0 * i1  |
    |mul_mul_19s_12ns_31_1_1_U9   |mul_mul_19s_12ns_31_1_1  |  i0 * i1  |
    |mul_mul_19s_19s_32_1_1_U4    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U5    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U6    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U7    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U8    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_25ns_44_1_1_U10  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U11  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U12  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U13  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U14  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_131_p2                    |     +    |   0|  0|  26|          19|          19|
    |add_ln703_2_fu_137_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_3_fu_143_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_4_fu_255_p2                    |     +    |   0|  0|  26|          19|          19|
    |add_ln703_5_fu_261_p2                    |     +    |   0|  0|  26|          19|          19|
    |add_ln703_6_fu_267_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_7_fu_271_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_fu_125_p2                      |     +    |   0|  0|  26|          19|          19|
    |grp_lookup_invert_sqr_config2_s_fu_78_x  |     +    |   0|  0|  26|          19|           4|
    |data_diff_V_0_fu_165_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_1_fu_183_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_2_fu_201_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_3_fu_219_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_4_fu_237_p2                  |     -    |   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone              |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 342|         269|         255|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln703_4_reg_557                                 |  19|   0|   19|          0|
    |add_ln703_5_reg_562                                 |  19|   0|   19|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |data_diff_V_0_reg_527                               |  19|   0|   19|          0|
    |data_diff_V_1_reg_532                               |  19|   0|   19|          0|
    |data_diff_V_2_reg_537                               |  19|   0|   19|          0|
    |data_diff_V_3_reg_547                               |  19|   0|   19|          0|
    |data_diff_V_4_reg_552                               |  19|   0|   19|          0|
    |grp_lookup_invert_sqr_config2_s_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |mean_V_reg_522                                      |  18|   0|   18|          0|
    |shl_ln728_1_reg_502                                 |  16|   0|   19|          3|
    |shl_ln728_2_reg_507                                 |  16|   0|   19|          3|
    |shl_ln728_3_reg_512                                 |  16|   0|   19|          3|
    |shl_ln728_4_reg_517                                 |  16|   0|   19|          3|
    |shl_ln_reg_497                                      |  16|   0|   19|          3|
    |trunc_ln708_2_reg_542                               |  19|   0|   19|          0|
    |var_V_reg_567                                       |  18|   0|   18|          0|
    |data_diff_V_0_reg_527                               |  64|  32|   19|          0|
    |data_diff_V_1_reg_532                               |  64|  32|   19|          0|
    |data_diff_V_2_reg_537                               |  64|  32|   19|          0|
    |data_diff_V_3_reg_547                               |  64|  32|   19|          0|
    |data_diff_V_4_reg_552                               |  64|  32|   19|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 595| 160|  385|         15|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                   |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                   p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                   p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                   p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                   p_read4                                  |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

