#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr  4 21:54:37 2018
# Process ID: 27074
# Current directory: /home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1
# Command line: vivado -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: /home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/datapath.vds
# Journal file: /home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source datapath.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top datapath -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27091 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.461 ; gain = 137.098 ; free physical = 613 ; free virtual = 15137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/datapath.vhd:74]
INFO: [Synth 8-638] synthesizing module 'BRAM2_wrapper' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'BRAM2' declared at '/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:14' bound to instance 'BRAM2_i' of component 'BRAM2' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:30]
INFO: [Synth 8-3491] module 'BRAM2_blk_mem_gen_0_0' declared at '/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/.Xil/Vivado-27074-batComputer/realtime/BRAM2_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'BRAM2_blk_mem_gen_0_0' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'BRAM2_blk_mem_gen_0_0' [/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/.Xil/Vivado-27074-batComputer/realtime/BRAM2_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (1#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'BRAM2_wrapper' (2#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Register_File' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/Register_File.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (3#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/Register_File.vhd:51]
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/multiplier.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (4#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/multiplier.vhd:41]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/shifter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'shifter' (5#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/shifter.vhd:46]
INFO: [Synth 8-638] synthesizing module 'proc_mem_path' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/proc_mem_path.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'proc_mem_path' (6#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/proc_mem_path.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mem_proc_path' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/mem_proc_path.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mem_proc_path' (7#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/mem_proc_path.vhd:46]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd:45]
WARNING: [Synth 8-3848] Net Flags in module/entity datapath does not have driver. [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/datapath.vhd:56]
WARNING: [Synth 8-3848] Net mpp_s in module/entity datapath does not have driver. [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'datapath' (9#1) [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/datapath.vhd:74]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[3]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[2]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[1]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[0]
WARNING: [Synth 8-3331] design datapath has unconnected port MR
WARNING: [Synth 8-3331] design datapath has unconnected port Fset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.930 ; gain = 178.566 ; free physical = 570 ; free virtual = 15094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mem_proc_path:s to constant 0 [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/datapath.vhd:213]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.930 ; gain = 178.566 ; free physical = 570 ; free virtual = 15094
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BRAM2_blk_mem_gen_0_0' instantiated as 'memory_instantiation/BRAM2_i/blk_mem_gen_0' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:57]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/.Xil/Vivado-27074-batComputer/dcp/BRAM2_blk_mem_gen_0_0_in_context.xdc] for cell 'memory_instantiation/BRAM2_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/.Xil/Vivado-27074-batComputer/dcp/BRAM2_blk_mem_gen_0_0_in_context.xdc] for cell 'memory_instantiation/BRAM2_i/blk_mem_gen_0'
Parsing XDC File [/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.062 ; gain = 0.000 ; free physical = 412 ; free virtual = 14935
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1403.062 ; gain = 465.699 ; free physical = 412 ; free virtual = 14936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1403.062 ; gain = 465.699 ; free physical = 412 ; free virtual = 14936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for memory_instantiation/BRAM2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memory_instantiation/BRAM2_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1403.062 ; gain = 465.699 ; free physical = 412 ; free virtual = 14936
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/shifter.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1403.062 ; gain = 465.699 ; free physical = 397 ; free virtual = 14921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   6 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module datapath 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Register_File 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module proc_mem_path 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module mem_proc_path 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/batman/Desktop/216_assignments/main_project/main_project.srcs/sources_1/new/multiplier.vhd:45]
DSP Report: Generating DSP multiplier_instantiation/temp_output, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: Generating DSP multiplier_instantiation/temp_output, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: Generating DSP multiplier_instantiation/temp_output, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: register A is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: Generating DSP multiplier_instantiation/temp_output, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
DSP Report: operator multiplier_instantiation/temp_output is absorbed into DSP multiplier_instantiation/temp_output.
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[3]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[2]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[1]
WARNING: [Synth 8-3331] design datapath has unconnected port Flags[0]
WARNING: [Synth 8-3331] design datapath has unconnected port MR
WARNING: [Synth 8-3331] design datapath has unconnected port Fset
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[31]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[30]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[29]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[28]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[27]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[26]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[25]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[24]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[23]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[22]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[21]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[20]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[19]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[18]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[17]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[16]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (shifter_instantiation/output_reg[0]) is unused and will be removed from module datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1403.062 ; gain = 465.699 ; free physical = 367 ; free virtual = 14891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------------------+-----------+----------------------+---------------+
|datapath    | register_file_instantiation/register_array_reg | Implied   | 16 x 32              | RAM32M x 12   | 
+------------+------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|datapath    | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1430.062 ; gain = 492.699 ; free physical = 282 ; free virtual = 14807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.062 ; gain = 493.699 ; free physical = 270 ; free virtual = 14795
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 284 ; free virtual = 14808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 260 ; free virtual = 14785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 264 ; free virtual = 14789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 263 ; free virtual = 14788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 263 ; free virtual = 14788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 284 ; free virtual = 14809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 284 ; free virtual = 14809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |BRAM2_blk_mem_gen_0_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |BRAM2_blk_mem_gen_0_0_bbox |     1|
|2     |BUFG                       |     1|
|3     |CARRY4                     |    58|
|4     |DSP48E1_1                  |     3|
|5     |LUT1                       |    35|
|6     |LUT2                       |   211|
|7     |LUT3                       |    70|
|8     |LUT4                       |    15|
|9     |LUT5                       |   263|
|10    |LUT6                       |   368|
|11    |MUXF7                      |    24|
|12    |RAM32M                     |    12|
|13    |FDRE                       |   431|
|14    |FDSE                       |     1|
|15    |IBUF                       |    29|
|16    |OBUF                       |   320|
|17    |OBUFT                      |     4|
+------+---------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------+------+
|      |Instance                      |Module        |Cells |
+------+------------------------------+--------------+------+
|1     |top                           |              |  1877|
|2     |  alu_instantiation           |alu           |   318|
|3     |  memory_instantiation        |BRAM2_wrapper |    32|
|4     |    BRAM2_i                   |BRAM2         |    32|
|5     |  multiplier_instantiation    |multiplier    |    79|
|6     |  register_file_instantiation |Register_File |   110|
+------+------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.102 ; gain = 522.738 ; free physical = 284 ; free virtual = 14809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1460.102 ; gain = 153.504 ; free physical = 284 ; free virtual = 14809
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.109 ; gain = 522.746 ; free physical = 284 ; free virtual = 14809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1460.109 ; gain = 453.230 ; free physical = 285 ; free virtual = 14810
INFO: [Common 17-1381] The checkpoint '/home/batman/Desktop/216_assignments/main_project/main_project.runs/synth_1/datapath.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1484.113 ; gain = 0.000 ; free physical = 278 ; free virtual = 14803
INFO: [Common 17-206] Exiting Vivado at Wed Apr  4 21:55:17 2018...
