
*** Running vivado
    with args -log Lab5_2verilog.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab5_2verilog.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Lab5_2verilog.tcl -notrace
Command: link_design -top Lab5_2verilog -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.969 ; gain = 0.000 ; free physical = 5972 ; free virtual = 23743
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mohsin/PLD/Lab5_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/mohsin/PLD/Lab5_2/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.996 ; gain = 0.000 ; free physical = 5872 ; free virtual = 23643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2999.027 ; gain = 64.031 ; free physical = 5863 ; free virtual = 23634

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14bcb277b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2999.027 ; gain = 0.000 ; free physical = 5481 ; free virtual = 23252

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.168 ; gain = 0.000 ; free physical = 5235 ; free virtual = 23006
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.168 ; gain = 0.000 ; free physical = 5235 ; free virtual = 23006
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.168 ; gain = 0.000 ; free physical = 5235 ; free virtual = 23006
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.184 ; gain = 32.016 ; free physical = 5234 ; free virtual = 23005
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.184 ; gain = 32.016 ; free physical = 5234 ; free virtual = 23005
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.184 ; gain = 32.016 ; free physical = 5234 ; free virtual = 23005
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 5234 ; free virtual = 23005
Ending Logic Optimization Task | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.184 ; gain = 32.016 ; free physical = 5234 ; free virtual = 23005

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14bcb277b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 5234 ; free virtual = 23005

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14bcb277b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 5234 ; free virtual = 23005

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 5234 ; free virtual = 23005
Ending Netlist Obfuscation Task | Checksum: 14bcb277b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 5234 ; free virtual = 23005
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3193.184 ; gain = 258.188 ; free physical = 5234 ; free virtual = 23005
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3217.195 ; gain = 16.008 ; free physical = 5229 ; free virtual = 23001
INFO: [Common 17-1381] The checkpoint '/home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab5_2verilog_drc_opted.rpt -pb Lab5_2verilog_drc_opted.pb -rpx Lab5_2verilog_drc_opted.rpx
Command: report_drc -file Lab5_2verilog_drc_opted.rpt -pb Lab5_2verilog_drc_opted.pb -rpx Lab5_2verilog_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mohsin/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5171 ; free virtual = 22942
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2d31833

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5171 ; free virtual = 22942
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5171 ; free virtual = 22942

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2d31833

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22950

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e6fbb8e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e6fbb8e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22950
Phase 1 Placer Initialization | Checksum: 10e6fbb8e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22950

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e6fbb8e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22949

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10e6fbb8e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22949

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10e6fbb8e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5178 ; free virtual = 22949

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 1127b4647

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5162 ; free virtual = 22933
Phase 2 Global Placement | Checksum: 1127b4647

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5162 ; free virtual = 22933

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1127b4647

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5162 ; free virtual = 22933

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d1215d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5162 ; free virtual = 22933

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13b02dea9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5162 ; free virtual = 22933

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b02dea9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5162 ; free virtual = 22933

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5159 ; free virtual = 22930

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5159 ; free virtual = 22930

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5159 ; free virtual = 22930
Phase 3 Detail Placement | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5159 ; free virtual = 22930

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5155 ; free virtual = 22926

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928
Phase 4.3 Placer Reporting | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fcebda72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928
Ending Placer Task | Checksum: ef232eb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5156 ; free virtual = 22928
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5184 ; free virtual = 22956
INFO: [Common 17-1381] The checkpoint '/home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Lab5_2verilog_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5167 ; free virtual = 22939
INFO: [runtcl-4] Executing : report_utilization -file Lab5_2verilog_utilization_placed.rpt -pb Lab5_2verilog_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Lab5_2verilog_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5172 ; free virtual = 22943
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3336.691 ; gain = 0.000 ; free physical = 5161 ; free virtual = 22934
INFO: [Common 17-1381] The checkpoint '/home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cfe1ac28 ConstDB: 0 ShapeSum: 1f418290 RouteDB: 0
Post Restoration Checksum: NetGraph: 1e58a915 NumContArr: 5e316a37 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 7c8a134c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3366.590 ; gain = 29.898 ; free physical = 5029 ; free virtual = 22801

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7c8a134c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3390.586 ; gain = 53.895 ; free physical = 4994 ; free virtual = 22766

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7c8a134c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3390.586 ; gain = 53.895 ; free physical = 4994 ; free virtual = 22766
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13cf7ce94

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13cf7ce94

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758
Phase 3 Initial Routing | Checksum: 1968ce746

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758
Phase 4 Rip-up And Reroute | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758
Phase 6 Post Hold Fix | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00461331 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d1cf074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3406.883 ; gain = 70.191 ; free physical = 4986 ; free virtual = 22758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 126b3dd6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3422.891 ; gain = 86.199 ; free physical = 4986 ; free virtual = 22758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3422.891 ; gain = 86.199 ; free physical = 5021 ; free virtual = 22793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3422.891 ; gain = 86.199 ; free physical = 5021 ; free virtual = 22793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3422.891 ; gain = 0.000 ; free physical = 5021 ; free virtual = 22793
INFO: [Common 17-1381] The checkpoint '/home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab5_2verilog_drc_routed.rpt -pb Lab5_2verilog_drc_routed.pb -rpx Lab5_2verilog_drc_routed.rpx
Command: report_drc -file Lab5_2verilog_drc_routed.rpt -pb Lab5_2verilog_drc_routed.pb -rpx Lab5_2verilog_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab5_2verilog_methodology_drc_routed.rpt -pb Lab5_2verilog_methodology_drc_routed.pb -rpx Lab5_2verilog_methodology_drc_routed.rpx
Command: report_methodology -file Lab5_2verilog_methodology_drc_routed.rpt -pb Lab5_2verilog_methodology_drc_routed.pb -rpx Lab5_2verilog_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mohsin/PLD/Lab5_2/Lab5_2.runs/impl_1/Lab5_2verilog_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab5_2verilog_power_routed.rpt -pb Lab5_2verilog_power_summary_routed.pb -rpx Lab5_2verilog_power_routed.rpx
Command: report_power -file Lab5_2verilog_power_routed.rpt -pb Lab5_2verilog_power_summary_routed.pb -rpx Lab5_2verilog_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab5_2verilog_route_status.rpt -pb Lab5_2verilog_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Lab5_2verilog_timing_summary_routed.rpt -pb Lab5_2verilog_timing_summary_routed.pb -rpx Lab5_2verilog_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab5_2verilog_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab5_2verilog_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Lab5_2verilog_bus_skew_routed.rpt -pb Lab5_2verilog_bus_skew_routed.pb -rpx Lab5_2verilog_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Lab5_2verilog.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab5_2verilog.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3759.691 ; gain = 282.973 ; free physical = 4989 ; free virtual = 22765
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 15:26:45 2022...

*** Running vivado
    with args -log Lab5_2verilog.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab5_2verilog.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Lab5_2verilog.tcl -notrace
Command: open_checkpoint Lab5_2verilog_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.906 ; gain = 0.000 ; free physical = 5822 ; free virtual = 23690
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2948.938 ; gain = 0.000 ; free physical = 5316 ; free virtual = 23181
Restored from archive | CPU: 0.050000 secs | Memory: 1.193138 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2948.938 ; gain = 0.000 ; free physical = 5316 ; free virtual = 23181
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2948.938 ; gain = 0.000 ; free physical = 5316 ; free virtual = 23181
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2948.938 ; gain = 75.930 ; free physical = 5316 ; free virtual = 23181
Command: write_bitstream -force Lab5_2verilog.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mohsin/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab5_2verilog.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3317.324 ; gain = 368.387 ; free physical = 4632 ; free virtual = 22537
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 15:34:53 2022...
