# single cycle risc-v processor
This design supports lw,sww, add, sub, slt, or, and, beq, addi, slti, ori, andi, jal instructions in Verilog. Additionally, q2 also supports sra.
