0.7
2020.2
Oct 13 2023
20:47:58
E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v,1754990472,verilog,,,,top_clk_wiz_0_0,,,../../../../UART_LED.gen/sources_1/bd/top/ipshared/c2c6,,,,,
E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v,1754990471,verilog,,E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v,,top_clk_wiz_0_0_clk_wiz,,,../../../../UART_LED.gen/sources_1/bd/top/ipshared/c2c6,,,,,
E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
