// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IOHandler(	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
  input         clock,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
  input         reset,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
  output        io_req_ready,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input         io_req_valid,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input  [39:0] io_req_bits_addr,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input  [6:0]  io_req_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input  [4:0]  io_req_bits_cmd,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input  [1:0]  io_req_bits_size,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input         io_req_bits_signed,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input  [63:0] io_req_bits_data,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input         io_resp_ready,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output        io_resp_valid,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output        io_resp_bits_has_data,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [6:0]  io_resp_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [63:0] io_resp_bits_data,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [1:0]  io_resp_bits_size,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input         io_mem_access_ready,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output        io_mem_access_valid,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [2:0]  io_mem_access_bits_opcode,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [2:0]  io_mem_access_bits_param,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [3:0]  io_mem_access_bits_size,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [2:0]  io_mem_access_bits_source,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [31:0] io_mem_access_bits_address,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [7:0]  io_mem_access_bits_mask,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output [63:0] io_mem_access_bits_data,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input         io_mem_ack_valid,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  input  [63:0] io_mem_ack_bits_data,	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
  output        io_store_pending	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:14:14]
);

  reg  [39:0] req_addr;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  reg  [6:0]  req_tag;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  reg  [4:0]  req_cmd;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  reg  [1:0]  req_size;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  reg         req_signed;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  reg  [63:0] req_data;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  reg  [63:0] grant_word;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:31:23]
  reg  [1:0]  state;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22]
  wire        _io_req_ready_output = state == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22, :35:26]
  wire        get_a_mask_sub_sub_size = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_sub_0_1 = (&req_size) | get_a_mask_sub_sub_size & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_sub_1_1 = (&req_size) | get_a_mask_sub_sub_size & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_size = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        get_a_mask_sub_0_2 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_0_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        get_a_mask_sub_1_2 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_1_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        get_a_mask_sub_2_2 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_2_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        get_a_mask_sub_3_2 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        get_a_mask_sub_3_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        put_a_mask_sub_sub_size = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_sub_0_1 = (&req_size) | put_a_mask_sub_sub_size & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_sub_1_1 = (&req_size) | put_a_mask_sub_sub_size & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_size = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        put_a_mask_sub_0_2 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_0_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        put_a_mask_sub_1_2 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_1_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        put_a_mask_sub_2_2 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_2_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        put_a_mask_sub_3_2 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        put_a_mask_sub_3_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1 = (&req_size) | atomics_a_mask_sub_sub_size & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1 = (&req_size) | atomics_a_mask_sub_sub_size & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_1 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_1 = (&req_size) | atomics_a_mask_sub_sub_size_1 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_1 = (&req_size) | atomics_a_mask_sub_sub_size_1 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_1 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_1 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_0_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_1 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_1_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_1 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_2_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_1 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_3_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_2 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_2 = (&req_size) | atomics_a_mask_sub_sub_size_2 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_2 = (&req_size) | atomics_a_mask_sub_sub_size_2 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_2 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_2 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_0_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_2 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_1_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_2 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_2_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_2 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_3_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_3 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_3 = (&req_size) | atomics_a_mask_sub_sub_size_3 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_3 = (&req_size) | atomics_a_mask_sub_sub_size_3 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_3 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_3 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_0_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_3 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_1_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_3 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_2_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_3 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_3_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_4 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_4 = (&req_size) | atomics_a_mask_sub_sub_size_4 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_4 = (&req_size) | atomics_a_mask_sub_sub_size_4 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_4 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_4 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_0_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_4 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_1_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_4 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_2_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_4 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_3_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_5 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_5 = (&req_size) | atomics_a_mask_sub_sub_size_5 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_5 = (&req_size) | atomics_a_mask_sub_sub_size_5 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_5 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_5 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_0_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_5 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_1_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_5 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_2_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_5 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_3_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_6 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_6 = (&req_size) | atomics_a_mask_sub_sub_size_6 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_6 = (&req_size) | atomics_a_mask_sub_sub_size_6 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_6 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_6 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_0_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_6 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_1_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_6 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_2_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_6 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_3_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_7 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_7 = (&req_size) | atomics_a_mask_sub_sub_size_7 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_7 = (&req_size) | atomics_a_mask_sub_sub_size_7 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_7 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_7 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_0_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_7 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_1_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_7 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_2_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_7 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_3_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_sub_size_8 = req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_0_1_8 = (&req_size) | atomics_a_mask_sub_sub_size_8 & ~(req_addr[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_sub_1_1_8 = (&req_size) | atomics_a_mask_sub_sub_size_8 & req_addr[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_size_8 = req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :64:33]
  wire        atomics_a_mask_sub_0_2_8 = ~(req_addr[2]) & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_0_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_0_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_1_2_8 = ~(req_addr[2]) & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_1_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_1_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_2_2_8 = req_addr[2] & ~(req_addr[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_2_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_2_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        atomics_a_mask_sub_3_2_8 = req_addr[2] & req_addr[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        atomics_a_mask_sub_3_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_3_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        _atomics_T = req_cmd == 5'h4;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_2 = req_cmd == 5'h9;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_4 = req_cmd == 5'hA;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_6 = req_cmd == 5'hB;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _GEN = _atomics_T_6 | _atomics_T_4 | _atomics_T_2 | _atomics_T;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:47:67]
  wire        _atomics_T_8 = req_cmd == 5'h8;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_10 = req_cmd == 5'hC;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_12 = req_cmd == 5'hD;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_14 = req_cmd == 5'hE;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _atomics_T_16 = req_cmd == 5'hF;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire [7:0]  atomics_mask =
    _atomics_T_16
      ? {atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & req_addr[0], atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & ~(req_addr[0]), atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & req_addr[0], atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & ~(req_addr[0]), atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & req_addr[0], atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & ~(req_addr[0]), atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & req_addr[0], atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & ~(req_addr[0])}
      : _atomics_T_14
          ? {atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & req_addr[0], atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & ~(req_addr[0]), atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & req_addr[0], atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & ~(req_addr[0]), atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & req_addr[0], atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & ~(req_addr[0]), atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & req_addr[0], atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & ~(req_addr[0])}
          : _atomics_T_12
              ? {atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & req_addr[0], atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & ~(req_addr[0]), atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & req_addr[0], atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & ~(req_addr[0]), atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & req_addr[0], atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & ~(req_addr[0]), atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & req_addr[0], atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & ~(req_addr[0])}
              : _atomics_T_10
                  ? {atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & req_addr[0], atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & ~(req_addr[0]), atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & req_addr[0], atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & ~(req_addr[0]), atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & req_addr[0], atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & ~(req_addr[0]), atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & req_addr[0], atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & ~(req_addr[0])}
                  : _atomics_T_8
                      ? {atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & req_addr[0], atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & ~(req_addr[0]), atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & req_addr[0], atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & ~(req_addr[0]), atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & req_addr[0], atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & ~(req_addr[0]), atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & req_addr[0], atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & ~(req_addr[0])}
                      : _atomics_T_6
                          ? {atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & req_addr[0], atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & ~(req_addr[0]), atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & req_addr[0], atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & ~(req_addr[0]), atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & req_addr[0], atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & ~(req_addr[0]), atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & req_addr[0], atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & ~(req_addr[0])}
                          : _atomics_T_4 ? {atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & req_addr[0], atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & ~(req_addr[0]), atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & req_addr[0], atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & ~(req_addr[0]), atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & req_addr[0], atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & ~(req_addr[0]), atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & req_addr[0], atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & ~(req_addr[0])} : _atomics_T_2 ? {atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & req_addr[0], atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & ~(req_addr[0]), atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & req_addr[0], atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & ~(req_addr[0]), atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & req_addr[0], atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & ~(req_addr[0]), atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & req_addr[0], atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & ~(req_addr[0])} : _atomics_T ? {atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & req_addr[0], atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & ~(req_addr[0]), atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & req_addr[0], atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & ~(req_addr[0]), atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & req_addr[0], atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & ~(req_addr[0]), atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & req_addr[0], atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & ~(req_addr[0])} : 8'h0;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:{38,67}]
  `ifndef SYNTHESIS	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:62:9]
    always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:62:9]
      if (~reset & ~(_io_req_ready_output | req_cmd != 5'h7)) begin	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :35:26, :62:{9,27,38}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:62:9]
          $error("Assertion failed\n    at IOHandler.scala:62 assert(state === s_idle || req.cmd =/= M_XSC)\n");	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:62:9]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:62:9]
          $fatal;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:62:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _io_mem_access_valid_output = state == 2'h1;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22, :64:33]
  wire        _io_store_pending_T_6 = req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_7 = req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_8 = req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_9 = req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_13 = req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_14 = req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_15 = req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_16 = req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_store_pending_T_17 = req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :47:67]
  wire        _io_mem_access_bits_T_16 = _io_store_pending_T_6 | _io_store_pending_T_7 | _io_store_pending_T_8 | _io_store_pending_T_9 | _io_store_pending_T_13 | _io_store_pending_T_14 | _io_store_pending_T_15 | _io_store_pending_T_16 | _io_store_pending_T_17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire        _io_resp_bits_has_data_T = req_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        _io_resp_bits_has_data_T_1 = req_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        _io_resp_bits_has_data_T_2 = req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        _io_store_pending_T_4 = req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :62:38]
  wire        _io_mem_access_bits_T_41 = _io_resp_bits_has_data_T | _io_resp_bits_has_data_T_1 | _io_resp_bits_has_data_T_2 | _io_store_pending_T_4 | _io_store_pending_T_6 | _io_store_pending_T_7 | _io_store_pending_T_8 | _io_store_pending_T_9 | _io_store_pending_T_13 | _io_store_pending_T_14 | _io_store_pending_T_15 | _io_store_pending_T_16 | _io_store_pending_T_17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire        _GEN_0 = ~_io_mem_access_bits_T_16 | _atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 | _atomics_T_6 | _atomics_T_4 | _atomics_T_2 | _atomics_T;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/shuttle/src/main/scala/dmem/IOHandler.scala:47:67, :65:28]
  wire [31:0] io_resp_bits_data_zeroed = req_addr[2] ? grant_word[63:32] : grant_word[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16, :31:23]
  wire [15:0] io_resp_bits_data_zeroed_1 = req_addr[1] ? io_resp_bits_data_zeroed[31:16] : io_resp_bits_data_zeroed[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire [7:0]  io_resp_bits_data_zeroed_2 = req_addr[0] ? io_resp_bits_data_zeroed_1[15:8] : io_resp_bits_data_zeroed_1[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
  wire        _GEN_1 = _io_req_ready_output & io_req_valid;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:35:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_2 = state == 2'h2 & io_mem_ack_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22, :67:28, :84:29]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
    if (_GEN_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      req_addr <= io_req_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
      req_tag <= io_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
      req_cmd <= io_req_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
      req_size <= io_req_bits_size;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
      req_signed <= io_req_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
      req_data <= io_req_bits_data;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:30:16]
    end
    if (_GEN_2 & (_io_resp_bits_has_data_T | _io_resp_bits_has_data_T_1 | _io_resp_bits_has_data_T_2 | _io_store_pending_T_4 | _io_store_pending_T_6 | _io_store_pending_T_7 | _io_store_pending_T_8 | _io_store_pending_T_9 | _io_store_pending_T_13 | _io_store_pending_T_14 | _io_store_pending_T_15 | _io_store_pending_T_16 | _io_store_pending_T_17))	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:31:23, :84:{29,50}, :86:28, :87:18]
      grant_word <= io_mem_ack_bits_data;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:31:23]
    if (reset)	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
      state <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22]
    else if (io_resp_ready & (&state))	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22, :68:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22]
    else if (_GEN_2)	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:84:29]
      state <= 2'h3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22]
    else if (io_mem_access_ready & _io_mem_access_valid_output)	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:64:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= 2'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22]
    else if (_GEN_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= 2'h1;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:34:22, :64:33]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
    initial begin	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
        end	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
        req_addr = {_RANDOM[3'h0], _RANDOM[3'h1][7:0]};	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
        req_tag = _RANDOM[3'h1][14:8];	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
        req_cmd = _RANDOM[3'h1][19:15];	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
        req_size = _RANDOM[3'h1][21:20];	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
        req_signed = _RANDOM[3'h1][22];	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
        req_data = {_RANDOM[3'h1][31:23], _RANDOM[3'h2], _RANDOM[3'h3][22:0]};	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
        grant_word = {_RANDOM[3'h3][31], _RANDOM[3'h4], _RANDOM[3'h5][30:0]};	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :31:23]
        state = {_RANDOM[3'h5][31], _RANDOM[3'h6][0]};	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :31:23, :34:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = _io_req_ready_output;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :35:26]
  assign io_resp_valid = &state;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :34:22, :68:27]
  assign io_resp_bits_has_data = _io_resp_bits_has_data_T | _io_resp_bits_has_data_T_1 | _io_resp_bits_has_data_T_2 | _io_store_pending_T_4 | _io_store_pending_T_6 | _io_store_pending_T_7 | _io_store_pending_T_8 | _io_store_pending_T_9 | _io_store_pending_T_13 | _io_store_pending_T_14 | _io_store_pending_T_15 | _io_store_pending_T_16 | _io_store_pending_T_17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7]
  assign io_resp_bits_tag = req_tag;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
  assign io_resp_bits_data = {req_size == 2'h0 ? {56{req_signed & io_resp_bits_data_zeroed_2[7]}} : {req_size == 2'h1 ? {48{req_signed & io_resp_bits_data_zeroed_1[15]}} : {req_size == 2'h2 ? {32{req_signed & io_resp_bits_data_zeroed[31]}} : grant_word[63:32], io_resp_bits_data_zeroed[31:16]}, io_resp_bits_data_zeroed_1[15:8]}, io_resp_bits_data_zeroed_2};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :45:{16,20,26,49,72,81,94}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:518:15, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :31:23, :34:22, :64:33]
  assign io_resp_bits_size = req_size;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16]
  assign io_mem_access_valid = _io_mem_access_valid_output;	// @[generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :64:33]
  assign io_mem_access_bits_opcode = _io_mem_access_bits_T_16 ? (_atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 ? 3'h2 : _GEN ? 3'h3 : 3'h0) : {_io_mem_access_bits_T_41, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :34:22, :47:67, :65:{28,57}]
  assign io_mem_access_bits_param = _io_mem_access_bits_T_16 ? (_atomics_T_16 ? 3'h3 : _atomics_T_14 ? 3'h2 : _atomics_T_12 ? 3'h1 : _atomics_T_10 ? 3'h0 : _atomics_T_8 ? 3'h4 : _atomics_T_6 ? 3'h2 : _atomics_T_4 ? 3'h1 : _atomics_T_2 | ~_atomics_T ? 3'h0 : 3'h3) : 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :47:67, :65:28]
  assign io_mem_access_bits_size = _GEN_0 ? {2'h0, req_size} : 4'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:463:15, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :34:22, :47:38, :65:28]
  assign io_mem_access_bits_source = _io_mem_access_bits_T_16 ? {_atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 | _GEN, 2'h0} : 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :34:22, :47:67, :65:28]
  assign io_mem_access_bits_address = _GEN_0 ? req_addr[31:0] : 32'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:465:15, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :47:38, :65:28]
  assign io_mem_access_bits_mask = _io_mem_access_bits_T_16 ? atomics_mask : _io_mem_access_bits_T_41 ? {get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & req_addr[0], get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & ~(req_addr[0]), get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & req_addr[0], get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & ~(req_addr[0]), get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & req_addr[0], get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & ~(req_addr[0]), get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & req_addr[0], get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & ~(req_addr[0])} : {put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & req_addr[0], put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & ~(req_addr[0]), put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & req_addr[0], put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & ~(req_addr[0]), put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & req_addr[0], put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & ~(req_addr[0]), put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & req_addr[0], put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & ~(req_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :47:67, :65:{28,57}]
  assign io_mem_access_bits_data = _io_mem_access_bits_T_16 ? (_atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 | _atomics_T_6 | _atomics_T_4 | _atomics_T_2 | _atomics_T ? req_data : 64'h0) : _io_mem_access_bits_T_41 ? 64'h0 : req_data;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:469:15, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :47:67, :65:{28,57}]
  assign io_store_pending = (|state) & (req_cmd == 5'h1 | req_cmd == 5'h11 | _io_store_pending_T_4 | _io_store_pending_T_6 | _io_store_pending_T_7 | _io_store_pending_T_8 | _io_store_pending_T_9 | _io_store_pending_T_13 | _io_store_pending_T_14 | _io_store_pending_T_15 | _io_store_pending_T_16 | _io_store_pending_T_17);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/IOHandler.scala:13:7, :30:16, :34:22, :73:{29,40}]
endmodule

