
*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
WARNING: [filemgmt 56-128] File 'C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl' is already in the project and will not be added again
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z035ifbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc]
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc]
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc]
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/common/xilinx/compression_system_constr.xdc]
Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Finished Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/.Xil/Vivado-14008-ACOZMA-L03/dcp/system_top.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/.Xil/Vivado-14008-ACOZMA-L03/dcp/system_top.xdc]
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1048.109 ; gain = 372.520
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/clkdiv/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/clkdiv/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/dac_fifo/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/dac_fifo/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pz_xcvrlb/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pz_xcvrlb/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  OBUFDS => OBUFDS: 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1048.109 ; gain = 813.813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1048.109 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19f140f9c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2303102c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.109 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 54 load pin(s).
INFO: [Opt 31-10] Eliminated 10366 cells.
Phase 2 Constant Propagation | Checksum: 15a2da002

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.109 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 19097 unconnected nets.
INFO: [Opt 31-11] Eliminated 8958 unconnected cells.
Phase 3 Sweep | Checksum: 184ea8ec5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.109 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1048.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 184ea8ec5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.109 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 8 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1e8cd7bd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1187.727 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e8cd7bd3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.727 ; gain = 139.617
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1187.727 ; gain = 139.617
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1187.727 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.727 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[10] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][4]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[6] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[7] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][1]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[8] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][2]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[9] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][3]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENBWREN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[0] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[1] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[2] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[3] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[4] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[5] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[6] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[7] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[6] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[7] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[8] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[9] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 27 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1187.727 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: ab8ced44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: ab8ced44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.727 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus gp_in with more than one IO standard is found. Components associated with this bus are: 
	gp_in[85] of IOStandard LVCMOS25
	gp_in[84] of IOStandard LVCMOS25
	gp_in[83] of IOStandard LVCMOS25
	gp_in[82] of IOStandard LVCMOS25
	gp_in[81] of IOStandard LVCMOS25
	gp_in[80] of IOStandard LVCMOS25
	gp_in[79] of IOStandard LVCMOS25
	gp_in[78] of IOStandard LVCMOS25
	gp_in[77] of IOStandard LVCMOS25
	gp_in[76] of IOStandard LVCMOS25
	gp_in[75] of IOStandard LVCMOS25
	gp_in[74] of IOStandard LVCMOS25
	gp_in[73] of IOStandard LVCMOS25
	gp_in[72] of IOStandard LVCMOS25
	gp_in[71] of IOStandard LVCMOS25
	gp_in[70] of IOStandard LVCMOS25
	gp_in[69] of IOStandard LVCMOS25
	gp_in[68] of IOStandard LVCMOS25
	gp_in[67] of IOStandard LVCMOS25
	gp_in[66] of IOStandard LVCMOS25
	gp_in[65] of IOStandard LVCMOS25
	gp_in[64] of IOStandard LVCMOS25
	gp_in[63] of IOStandard LVCMOS18
	gp_in[62] of IOStandard LVCMOS18
	gp_in[61] of IOStandard LVCMOS18
	gp_in[60] of IOStandard LVCMOS18
	gp_in[59] of IOStandard LVCMOS18
	gp_in[58] of IOStandard LVCMOS18
	gp_in[57] of IOStandard LVCMOS18
	gp_in[56] of IOStandard LVCMOS18
	gp_in[55] of IOStandard LVCMOS18
	gp_in[54] of IOStandard LVCMOS18
	gp_in[53] of IOStandard LVCMOS18
	gp_in[52] of IOStandard LVCMOS18
	gp_in[51] of IOStandard LVCMOS18
	gp_in[50] of IOStandard LVCMOS18
	gp_in[49] of IOStandard LVCMOS18
	gp_in[48] of IOStandard LVCMOS18
	gp_in[47] of IOStandard LVCMOS18
	gp_in[46] of IOStandard LVCMOS18
	gp_in[45] of IOStandard LVCMOS18
	gp_in[44] of IOStandard LVCMOS18
	gp_in[43] of IOStandard LVCMOS18
	gp_in[42] of IOStandard LVCMOS18
	gp_in[41] of IOStandard LVCMOS18
	gp_in[40] of IOStandard LVCMOS18
	gp_in[39] of IOStandard LVCMOS18
	gp_in[38] of IOStandard LVCMOS18
	gp_in[37] of IOStandard LVCMOS18
	gp_in[36] of IOStandard LVCMOS18
	gp_in[35] of IOStandard LVCMOS18
	gp_in[34] of IOStandard LVCMOS18
	gp_in[33] of IOStandard LVCMOS18
	gp_in[32] of IOStandard LVCMOS18
	gp_in[31] of IOStandard LVCMOS18
	gp_in[30] of IOStandard LVCMOS18
	gp_in[29] of IOStandard LVCMOS18
	gp_in[28] of IOStandard LVCMOS18
	gp_in[27] of IOStandard LVCMOS18
	gp_in[26] of IOStandard LVCMOS18
	gp_in[25] of IOStandard LVCMOS18
	gp_in[24] of IOStandard LVCMOS18
	gp_in[23] of IOStandard LVCMOS18
	gp_in[22] of IOStandard LVCMOS18
	gp_in[21] of IOStandard LVCMOS25
	gp_in[20] of IOStandard LVCMOS25
	gp_in[19] of IOStandard LVCMOS25
	gp_in[18] of IOStandard LVCMOS25
	gp_in[17] of IOStandard LVCMOS25
	gp_in[16] of IOStandard LVCMOS25
	gp_in[15] of IOStandard LVCMOS25
	gp_in[14] of IOStandard LVCMOS25
	gp_in[13] of IOStandard LVCMOS25
	gp_in[12] of IOStandard LVCMOS25
	gp_in[11] of IOStandard LVCMOS25
	gp_in[10] of IOStandard LVCMOS25
	gp_in[9] of IOStandard LVCMOS25
	gp_in[8] of IOStandard LVCMOS25
	gp_in[7] of IOStandard LVCMOS25
	gp_in[6] of IOStandard LVCMOS25
	gp_in[5] of IOStandard LVCMOS25
	gp_in[4] of IOStandard LVCMOS25
	gp_in[3] of IOStandard LVCMOS25
	gp_in[2] of IOStandard LVCMOS25
	gp_in[1] of IOStandard LVCMOS25
	gp_in[0] of IOStandard LVCMOS25
WARNING: [Place 30-12] An IO Bus gp_out with more than one IO standard is found. Components associated with this bus are: 
	gp_out[85] of IOStandard LVCMOS25
	gp_out[84] of IOStandard LVCMOS25
	gp_out[83] of IOStandard LVCMOS25
	gp_out[82] of IOStandard LVCMOS25
	gp_out[81] of IOStandard LVCMOS25
	gp_out[80] of IOStandard LVCMOS25
	gp_out[79] of IOStandard LVCMOS25
	gp_out[78] of IOStandard LVCMOS25
	gp_out[77] of IOStandard LVCMOS25
	gp_out[76] of IOStandard LVCMOS25
	gp_out[75] of IOStandard LVCMOS25
	gp_out[74] of IOStandard LVCMOS25
	gp_out[73] of IOStandard LVCMOS25
	gp_out[72] of IOStandard LVCMOS25
	gp_out[71] of IOStandard LVCMOS25
	gp_out[70] of IOStandard LVCMOS25
	gp_out[69] of IOStandard LVCMOS25
	gp_out[68] of IOStandard LVCMOS25
	gp_out[67] of IOStandard LVCMOS25
	gp_out[66] of IOStandard LVCMOS25
	gp_out[65] of IOStandard LVCMOS25
	gp_out[64] of IOStandard LVCMOS25
	gp_out[63] of IOStandard LVCMOS18
	gp_out[62] of IOStandard LVCMOS18
	gp_out[61] of IOStandard LVCMOS18
	gp_out[60] of IOStandard LVCMOS18
	gp_out[59] of IOStandard LVCMOS18
	gp_out[58] of IOStandard LVCMOS18
	gp_out[57] of IOStandard LVCMOS18
	gp_out[56] of IOStandard LVCMOS18
	gp_out[55] of IOStandard LVCMOS18
	gp_out[54] of IOStandard LVCMOS18
	gp_out[53] of IOStandard LVCMOS18
	gp_out[52] of IOStandard LVCMOS18
	gp_out[51] of IOStandard LVCMOS18
	gp_out[50] of IOStandard LVCMOS18
	gp_out[49] of IOStandard LVCMOS18
	gp_out[48] of IOStandard LVCMOS18
	gp_out[47] of IOStandard LVCMOS18
	gp_out[46] of IOStandard LVCMOS18
	gp_out[45] of IOStandard LVCMOS18
	gp_out[44] of IOStandard LVCMOS18
	gp_out[43] of IOStandard LVCMOS18
	gp_out[42] of IOStandard LVCMOS18
	gp_out[41] of IOStandard LVCMOS18
	gp_out[40] of IOStandard LVCMOS18
	gp_out[39] of IOStandard LVCMOS18
	gp_out[38] of IOStandard LVCMOS18
	gp_out[37] of IOStandard LVCMOS18
	gp_out[36] of IOStandard LVCMOS18
	gp_out[35] of IOStandard LVCMOS18
	gp_out[34] of IOStandard LVCMOS18
	gp_out[33] of IOStandard LVCMOS18
	gp_out[32] of IOStandard LVCMOS18
	gp_out[31] of IOStandard LVCMOS18
	gp_out[30] of IOStandard LVCMOS18
	gp_out[29] of IOStandard LVCMOS18
	gp_out[28] of IOStandard LVCMOS18
	gp_out[27] of IOStandard LVCMOS18
	gp_out[26] of IOStandard LVCMOS18
	gp_out[25] of IOStandard LVCMOS18
	gp_out[24] of IOStandard LVCMOS18
	gp_out[23] of IOStandard LVCMOS18
	gp_out[22] of IOStandard LVCMOS18
	gp_out[21] of IOStandard LVCMOS25
	gp_out[20] of IOStandard LVCMOS25
	gp_out[19] of IOStandard LVCMOS25
	gp_out[18] of IOStandard LVCMOS25
	gp_out[17] of IOStandard LVCMOS25
	gp_out[16] of IOStandard LVCMOS25
	gp_out[15] of IOStandard LVCMOS25
	gp_out[14] of IOStandard LVCMOS25
	gp_out[13] of IOStandard LVCMOS25
	gp_out[12] of IOStandard LVCMOS25
	gp_out[11] of IOStandard LVCMOS25
	gp_out[10] of IOStandard LVCMOS25
	gp_out[9] of IOStandard LVCMOS25
	gp_out[8] of IOStandard LVCMOS25
	gp_out[7] of IOStandard LVCMOS25
	gp_out[6] of IOStandard LVCMOS25
	gp_out[5] of IOStandard LVCMOS25
	gp_out[4] of IOStandard LVCMOS25
	gp_out[3] of IOStandard LVCMOS25
	gp_out[2] of IOStandard LVCMOS25
	gp_out[1] of IOStandard LVCMOS25
	gp_out[0] of IOStandard LVCMOS25
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[19] of IOStandard LVCMOS18
	gpio_bd[18] of IOStandard LVCMOS18
	gpio_bd[17] of IOStandard LVCMOS18
	gpio_bd[16] of IOStandard LVCMOS18
	gpio_bd[15] of IOStandard LVCMOS18
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS25
	gpio_bd[9] of IOStandard LVCMOS25
	gpio_bd[8] of IOStandard LVCMOS25
	gpio_bd[7] of IOStandard LVCMOS25
	gpio_bd[6] of IOStandard LVCMOS25
	gpio_bd[5] of IOStandard LVCMOS25
	gpio_bd[4] of IOStandard LVCMOS18
	gpio_bd[3] of IOStandard LVCMOS18
	gpio_bd[2] of IOStandard LVCMOS18
	gpio_bd[1] of IOStandard LVCMOS18
	gpio_bd[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: ab8ced44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: ab8ced44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: ab8ced44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: f4cbc02d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f4cbc02d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15048d743

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1d774ea09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1d774ea09

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 2064abcd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 2064abcd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2064abcd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2064abcd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ff5e2f94

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ff5e2f94

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b19743f0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16a0c187d

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16a0c187d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1aaae0312

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b78b17bd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1a2b49e08

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18a4fa188

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18a4fa188

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b27494e0

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1187.727 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b27494e0

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 1187.727 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 2328a33c1

Time (s): cpu = 00:01:49 ; elapsed = 00:01:17 . Memory (MB): peak = 1223.738 ; gain = 36.012

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.541. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 21ec6460a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.738 ; gain = 36.012
Phase 4.1 Post Commit Optimization | Checksum: 21ec6460a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.738 ; gain = 36.012

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 21ec6460a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.738 ; gain = 36.012

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 21ec6460a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.738 ; gain = 36.012

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 21ec6460a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1223.738 ; gain = 36.012

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 21ec6460a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1223.738 ; gain = 36.012

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 18c3091ca

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1223.738 ; gain = 36.012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c3091ca

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1223.738 ; gain = 36.012
Ending Placer Task | Checksum: 12d4e25be

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1223.738 ; gain = 36.012
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:44 . Memory (MB): peak = 1223.738 ; gain = 36.012
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1223.738 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.738 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1223.738 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1223.738 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1223.738 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gp_in[85:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gp_in[85], gp_in[84], gp_in[83], gp_in[82], gp_in[81], gp_in[80], gp_in[79], gp_in[78], gp_in[77], gp_in[76], gp_in[75], gp_in[74], gp_in[73], gp_in[72], gp_in[71] (the first 15 of 44 listed)); LVCMOS18 (gp_in[63], gp_in[62], gp_in[61], gp_in[60], gp_in[59], gp_in[58], gp_in[57], gp_in[56], gp_in[55], gp_in[54], gp_in[53], gp_in[52], gp_in[51], gp_in[50], gp_in[49] (the first 15 of 42 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gp_out[85:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gp_out[85], gp_out[84], gp_out[83], gp_out[82], gp_out[81], gp_out[80], gp_out[79], gp_out[78], gp_out[77], gp_out[76], gp_out[75], gp_out[74], gp_out[73], gp_out[72], gp_out[71] (the first 15 of 44 listed)); LVCMOS18 (gp_out[63], gp_out[62], gp_out[61], gp_out[60], gp_out[59], gp_out[58], gp_out[57], gp_out[56], gp_out[55], gp_out[54], gp_out[53], gp_out[52], gp_out[51], gp_out[50], gp_out[49] (the first 15 of 42 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[19:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); LVCMOS18 (gpio_bd[19], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[4], gpio_bd[3], gpio_bd[2], gpio_bd[1], gpio_bd[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e95888d3 ConstDB: 0 ShapeSum: 43f59ceb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fc682d7e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:22 . Memory (MB): peak = 1436.523 ; gain = 212.785

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc682d7e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:23 . Memory (MB): peak = 1436.523 ; gain = 212.785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc682d7e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:23 . Memory (MB): peak = 1436.523 ; gain = 212.785

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc682d7e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:23 . Memory (MB): peak = 1436.523 ; gain = 212.785
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9422173c

Time (s): cpu = 00:02:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1568.359 ; gain = 344.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.465  | TNS=0.000  | WHS=-0.404 | THS=-1344.546|

Phase 2 Router Initialization | Checksum: 129406079

Time (s): cpu = 00:02:10 ; elapsed = 00:01:43 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e795292d

Time (s): cpu = 00:02:18 ; elapsed = 00:01:47 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1522
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ecfe23a3

Time (s): cpu = 00:02:32 ; elapsed = 00:01:55 . Memory (MB): peak = 1568.359 ; gain = 344.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.491  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e78b4fb

Time (s): cpu = 00:02:33 ; elapsed = 00:01:56 . Memory (MB): peak = 1568.359 ; gain = 344.621
Phase 4 Rip-up And Reroute | Checksum: 16e78b4fb

Time (s): cpu = 00:02:33 ; elapsed = 00:01:56 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1978dc941

Time (s): cpu = 00:02:36 ; elapsed = 00:01:57 . Memory (MB): peak = 1568.359 ; gain = 344.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.564  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1978dc941

Time (s): cpu = 00:02:36 ; elapsed = 00:01:57 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1978dc941

Time (s): cpu = 00:02:36 ; elapsed = 00:01:58 . Memory (MB): peak = 1568.359 ; gain = 344.621
Phase 5 Delay and Skew Optimization | Checksum: 1978dc941

Time (s): cpu = 00:02:36 ; elapsed = 00:01:58 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c4e78ca

Time (s): cpu = 00:02:41 ; elapsed = 00:02:00 . Memory (MB): peak = 1568.359 ; gain = 344.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.564  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17624573b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:00 . Memory (MB): peak = 1568.359 ; gain = 344.621
Phase 6 Post Hold Fix | Checksum: 17624573b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:00 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.75718 %
  Global Horizontal Routing Utilization  = 2.57846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bd17765b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd17765b

Time (s): cpu = 00:02:42 ; elapsed = 00:02:01 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10cc74edf

Time (s): cpu = 00:02:43 ; elapsed = 00:02:03 . Memory (MB): peak = 1568.359 ; gain = 344.621

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.564  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10cc74edf

Time (s): cpu = 00:02:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1568.359 ; gain = 344.621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1568.359 ; gain = 344.621

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:28 . Memory (MB): peak = 1568.359 ; gain = 344.621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.359 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1568.359 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.359 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1568.359 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 13:53:34 2017...
