sim-smt_mini: SimpleScalar/Alpha Tool Set version 3.0 of March, 2023.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
warning: section `.comment' ignored...
warning: section `.comment' ignored...
warning: section `.comment' ignored...
sim: command line: ./sim-smt_mini -threads 4 -fastfwd 10000000 -max:inst 11000000 -redir:sim anagram_smt_cache.out tests-alpha/bin/anagram tests-alpha/inputs/words tests-alpha/outputs/anagram.out 

sim: simulation started @ Wed Jul 23 23:42:02 2025, options follow:
# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     anagram_smt_cache.out # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
# -threads                  4 # number of hardware threads to create
# -fastfwd           10000000 # number of insts to fast-forward before timing
# -max:inst          11000000 # maximum number of instructions to simulate
threads 4


sim: ** simulation statistics **
sim_cycles                  2865075 # total cycles
sim_num_insn               11000002 # instructions committed
fetch_ifq_full                    1 # fetch stalls: IFQ full
rename_rob_full                  67 # rename stalls: ROB full
rename_lsq_full                8483 # rename stalls: LSQ full
sim_num_insn_t0             2750075 # commits, thread 0
IPC_t0                       0.9599 # IPC, thread 0
sim_num_insn_t1             2749937 # commits, thread 1
IPC_t1                       0.9598 # IPC, thread 1
sim_num_insn_t2             2749954 # commits, thread 2
IPC_t2                       0.9598 # IPC, thread 2
sim_num_insn_t3             2750036 # commits, thread 3
IPC_t3                       0.9598 # IPC, thread 3
mem.page_count                   17 # total number of pages allocated
mem.page_mem                   136k # total size of memory pages allocated
mem.ptab_misses            86730446 # total first level page table misses
mem.ptab_accesses          92486360 # total page table accesses
mem.ptab_miss_rate           0.9378 # first level page table miss rate

