{
    "code": "module TopModule(\n    input  logic [7:0] in,\n    output logic [7:0] out\n);\n\n    // Reverse the bit order of the input and assign to output\n    assign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    }
}