
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033297                       # Number of seconds simulated
sim_ticks                                 33296880378                       # Number of ticks simulated
final_tick                               604799803497                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279615                       # Simulator instruction rate (inst/s)
host_op_rate                                   358143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2005672                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953388                       # Number of bytes of host memory used
host_seconds                                 16601.36                       # Real time elapsed on the host
sim_insts                                  4641985248                       # Number of instructions simulated
sim_ops                                    5945657994                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1263104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       214784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       211712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       388608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2086144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1047552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1047552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1654                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3036                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16298                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8184                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8184                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37934605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6450574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        76884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6358313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11671003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62652836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57663                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        76884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             238341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31460965                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31460965                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31460965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37934605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6450574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        76884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6358313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11671003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94113802                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79848635                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427436                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856733                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803191                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14194012                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13672010                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044272                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56634                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158187426                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427436                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716282                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848672                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3888293                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526537                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77017484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44450697     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615843      2.10%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952648      3.83%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769415      3.60%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554539      5.91%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748537      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125915      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846121      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953769     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77017484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356017                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.981091                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34572876                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3769948                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518292                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126331                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7030027                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093581                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176992909                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7030027                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36022251                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1372184                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       428690                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178559                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1985764                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172328089                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690646                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       784005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228822947                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784374618                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784374618                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79926775                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20341                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5348115                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26499978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97693                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2094318                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163100030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137657341                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181500                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48965800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134403570                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77017484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26683110     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14298092     18.56%     53.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12603666     16.36%     69.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7673750      9.96%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8007711     10.40%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4729159      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082511      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556918      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382567      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77017484                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542607     66.37%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174746     21.37%     87.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100252     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107985287     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085086      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690724     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4886323      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137657341                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723979                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817605                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353331271                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212086121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133161670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138474946                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338972                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7569907                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409170                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7030027                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         826262                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53268                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163119891                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26499978                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762525                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021900                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135082607                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22766918                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574734                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27536024                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20413830                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4769106                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691733                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133311078                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133161670                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81841448                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199765434                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409688                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49508941                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807945                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69987457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623314                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32176014     45.97%     45.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844020     21.21%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303144     11.86%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813683      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696613      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1131075      1.62%     88.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3013448      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877964      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4131496      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69987457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4131496                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228976490                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333276935                       # The number of ROB writes
system.switch_cpus0.timesIdled                  26039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2831151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798486                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798486                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252370                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252370                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624840333                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174561707                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182407748                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79848635                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29546905                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24088854                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1974045                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12475003                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11539665                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3188658                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87245                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29567914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             162290373                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29546905                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14728323                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36046170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10489750                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4798208                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14596900                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       958603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78903749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42857579     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2387287      3.03%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4442023      5.63%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4448387      5.64%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2748639      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2204728      2.79%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1370576      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1285502      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17159028     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78903749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370036                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032475                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30828487                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4743914                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34627807                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       212439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8491101                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4998565                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194729969                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1582                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8491101                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33064824                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         927368                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       756371                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32560883                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3103198                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187767820                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1291381                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       949114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    263731468                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    875907371                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    875907371                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163007811                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100723628                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33424                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16050                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8636460                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17376516                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8853117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110943                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3128045                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177019356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140974704                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277481                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59899248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183247301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78903749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786667                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26844027     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17196750     21.79%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11420484     14.47%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7441073      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7847263      9.95%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3773366      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3003713      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       680977      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       696096      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78903749                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         878676     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166549     13.76%     86.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165245     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117923415     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1893483      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16050      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13643300      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7498456      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140974704                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765524                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1210470                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    362341106                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236951024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137746886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142185174                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       437426                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6750161                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2121461                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8491101                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         472407                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        84302                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177051463                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       353252                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17376516                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8853117                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16050                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          321                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1236235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2329990                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139107046                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13010990                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1867656                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20334446                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19720927                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7323456                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742134                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137790379                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137746886                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87786015                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251959395                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725100                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348413                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94935713                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116893616                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60158209                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1997825                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70412648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26535716     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19808542     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8231568     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4099988      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4096595      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1657176      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1663071      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       888648      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3431344      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70412648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94935713                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116893616                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17358007                       # Number of memory references committed
system.switch_cpus1.commit.loads             10626355                       # Number of loads committed
system.switch_cpus1.commit.membars              16050                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16872453                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105312063                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2410981                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3431344                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           244033129                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          362600341                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 944886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94935713                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116893616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94935713                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841081                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841081                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188946                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188946                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624884650                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191383630                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      178856823                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32100                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                79848635                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30095549                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24559107                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2005777                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12558023                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11872305                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3107091                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88191                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31154015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163539138                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30095549                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14979396                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35455301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10465305                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4529652                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15167251                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       773883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79581852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.540673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44126551     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2899753      3.64%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4370080      5.49%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3020732      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2118471      2.66%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2068990      2.60%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1238147      1.56%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2671366      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17067762     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79581852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376907                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048114                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32044895                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4746886                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33850971                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       496651                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8442436                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5065572                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          745                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195818771                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2452                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8442436                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33836124                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         469037                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1688114                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32519949                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2626181                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189977545                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1100600                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       891697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    266372219                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    884259919                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    884259919                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164190186                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102182016                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34273                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16354                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7815151                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17440658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8922636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111105                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2401711                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177121413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141558908                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       282522                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58974976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180328134                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79581852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778784                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920572                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28383786     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16037742     20.15%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11357094     14.27%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7629854      9.59%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7773629      9.77%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3711034      4.66%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3305686      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       630602      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       752425      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79581852                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         769785     70.82%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153150     14.09%     84.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163983     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118374242     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1792758      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16289      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13917461      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7458158      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141558908                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772841                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1086927                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364069116                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236129469                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137648066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142645835                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       445543                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6756046                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5932                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2134065                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8442436                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         242072                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46598                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177154054                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       614100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17440658                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8922636                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16351                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1218528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2313546                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138959146                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13012846                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2599761                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20285554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19749301                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7272708                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740282                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137707205                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137648066                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89169538                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253236410                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723862                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352120                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95491394                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117703258                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59450951                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2021700                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71139416                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654543                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.178491                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27114153     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20415131     28.70%     66.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7724457     10.86%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4326454      6.08%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3636896      5.11%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1629839      2.29%     91.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1553023      2.18%     93.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1070770      1.51%     94.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3668693      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71139416                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95491394                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117703258                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17473180                       # Number of memory references committed
system.switch_cpus2.commit.loads             10684609                       # Number of loads committed
system.switch_cpus2.commit.membars              16288                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17071407                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105963753                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2432036                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3668693                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           244624932                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362756459                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 266783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95491394                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117703258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95491394                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836187                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836187                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195905                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195905                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624151956                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191372028                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      180075567                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32576                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                79848635                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29194302                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23746407                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949234                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12370225                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11497472                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2993472                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85656                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32269864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159448815                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29194302                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14490944                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33483836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10011221                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4811850                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15766270                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       770790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78594046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45110210     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1795165      2.28%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2333959      2.97%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3550196      4.52%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3446877      4.39%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2621526      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1555808      1.98%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2345879      2.98%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15834426     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78594046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365621                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996888                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33343489                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4706393                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32262285                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       253610                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8028267                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4951686                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190714587                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8028267                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35100358                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         931679                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1200617                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30717501                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2615622                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     185169531                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          622                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1126876                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       824466                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    257974275                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    862356539                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    862356539                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160411566                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97562688                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39333                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22184                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7423876                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17160369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9097995                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       176198                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2980096                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172123402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138637366                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       258301                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55993960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    170262540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78594046                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763968                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898103                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27112833     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17336175     22.06%     56.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11204154     14.26%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7627607      9.71%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7150997      9.10%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3813107      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2805345      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       842155      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       701673      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78594046                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         681249     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        140465     14.26%     83.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163325     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115363935     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1958690      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15659      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13679771      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7619311      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138637366                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736252                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             985045                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    357112119                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    228155466                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134735253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139622411                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       468534                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6575001                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          822                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2313628                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          515                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8028267                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         537525                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91276                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172160725                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1114011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17160369                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9097995                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21663                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          822                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1191358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1099965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2291323                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135967652                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12875875                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2669709                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20320489                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19043767                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7444614                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702817                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134770312                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134735253                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86561570                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        243105374                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687383                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93946885                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115464033                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56696907                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1981424                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70565779                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636261                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154539                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27012148     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20367741     28.86%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7500487     10.63%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4297105      6.09%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3585560      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1768040      2.51%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1752184      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       751653      1.07%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3530861      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70565779                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93946885                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115464033                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17369732                       # Number of memory references committed
system.switch_cpus3.commit.loads             10585365                       # Number of loads committed
system.switch_cpus3.commit.membars              15660                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16560878                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        104074423                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2355960                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3530861                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239195858                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          352354469                       # The number of ROB writes
system.switch_cpus3.timesIdled                  28466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1254589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93946885                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115464033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93946885                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849934                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849934                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176562                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176562                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       611852961                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186083585                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      176180440                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31320                       # number of misc regfile writes
system.l20.replacements                          9883                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303579                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42651                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.117746                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4986.305553                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.990914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4945.372517                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.394644                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22819.936371                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152170                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150921                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000043                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696409                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39631                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39631                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14354                       # number of Writeback hits
system.l20.Writeback_hits::total                14354                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39631                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39631                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39631                       # number of overall hits
system.l20.overall_hits::total                  39631                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9868                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9883                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9868                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9883                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9868                       # number of overall misses
system.l20.overall_misses::total                 9883                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2422204                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1572816350                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1575238554                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2422204                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1572816350                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1575238554                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2422204                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1572816350                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1575238554                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49499                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49514                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14354                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14354                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49499                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49514                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49499                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49514                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199358                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199600                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199600                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199600                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 161480.266667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159385.523916                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159388.703228                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 161480.266667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159385.523916                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159388.703228                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 161480.266667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159385.523916                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159388.703228                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2613                       # number of writebacks
system.l20.writebacks::total                     2613                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9868                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9883                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9868                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9883                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9868                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9883                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2251643                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1460145509                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1462397152                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2251643                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1460145509                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1462397152                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2251643                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1460145509                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1462397152                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199358                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199600                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199600                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199600                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150109.533333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147967.724868                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147970.975615                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150109.533333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147967.724868                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147970.975615                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150109.533333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147967.724868                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147970.975615                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1692                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          504935                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34460                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.652786                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6355.058457                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995837                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   822.620643                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            92.015621                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25484.309442                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.193941                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.025104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002808                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.777719                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35234                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35234                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10612                       # number of Writeback hits
system.l21.Writeback_hits::total                10612                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35234                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35234                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35234                       # number of overall hits
system.l21.overall_hits::total                  35234                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1678                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1692                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1678                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1692                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1678                       # number of overall misses
system.l21.overall_misses::total                 1692                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2649984                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    284961428                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      287611412                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2649984                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    284961428                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       287611412                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2649984                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    284961428                       # number of overall miss cycles
system.l21.overall_miss_latency::total      287611412                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36912                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36926                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10612                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10612                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36912                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36926                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36912                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36926                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.045459                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045821                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.045459                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045821                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.045459                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045821                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 189284.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 169822.066746                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 169983.104019                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 189284.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 169822.066746                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 169983.104019                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 189284.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 169822.066746                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 169983.104019                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1575                       # number of writebacks
system.l21.writebacks::total                     1575                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1678                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1692                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1678                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1692                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1678                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1692                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2490614                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    265576222                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    268066836                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2490614                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    265576222                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    268066836                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2490614                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    265576222                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    268066836                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.045459                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045821                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.045459                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045821                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.045459                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045821                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       177901                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158269.500596                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 158431.936170                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       177901                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 158269.500596                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 158431.936170                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       177901                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 158269.500596                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 158431.936170                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1674                       # number of replacements
system.l22.tagsinuse                     32767.890438                       # Cycle average of tags in use
system.l22.total_refs                          426107                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34442                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.371726                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         8638.652386                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.751876                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   819.674640                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           151.411974                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         23140.399562                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.263631                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000542                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025014                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004621                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.706189                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30025                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30025                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10123                       # number of Writeback hits
system.l22.Writeback_hits::total                10123                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        30042                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30042                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30042                       # number of overall hits
system.l22.overall_hits::total                  30042                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1652                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1672                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1654                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1674                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1654                       # number of overall misses
system.l22.overall_misses::total                 1674                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3058690                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    272627795                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      275686485                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       284925                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       284925                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3058690                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    272912720                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       275971410                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3058690                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    272912720                       # number of overall miss cycles
system.l22.overall_miss_latency::total      275971410                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31677                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31697                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10123                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10123                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31696                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31716                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31696                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31716                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.052151                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.052749                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.105263                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.105263                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.052183                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.052781                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.052183                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.052781                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 152934.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165028.931598                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164884.261364                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 142462.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 142462.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 152934.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165001.644498                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164857.473118                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 152934.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165001.644498                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164857.473118                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1540                       # number of writebacks
system.l22.writebacks::total                     1540                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1652                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1672                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1654                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1674                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1654                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1674                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2831136                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    253781930                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    256613066                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       262215                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       262215                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2831136                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    254044145                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    256875281                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2831136                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    254044145                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    256875281                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.052151                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.052749                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.105263                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.052183                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.052781                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.052183                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.052781                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141556.800000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153621.023002                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153476.714115                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 131107.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 131107.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141556.800000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153593.799879                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153449.988650                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141556.800000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153593.799879                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153449.988650                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3049                       # number of replacements
system.l23.tagsinuse                     32767.989495                       # Cycle average of tags in use
system.l23.total_refs                          798414                       # Total number of references to valid blocks.
system.l23.sampled_refs                         35817                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.291482                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        12663.748194                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996602                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1489.065313                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             4.798694                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18597.380693                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.386467                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.045443                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000146                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567547                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        45778                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  45778                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26233                       # number of Writeback hits
system.l23.Writeback_hits::total                26233                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        45778                       # number of demand (read+write) hits
system.l23.demand_hits::total                   45778                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        45778                       # number of overall hits
system.l23.overall_hits::total                  45778                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3035                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3048                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3036                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3049                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3036                       # number of overall misses
system.l23.overall_misses::total                 3049                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1853092                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    468595183                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      470448275                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       165367                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       165367                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1853092                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    468760550                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       470613642                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1853092                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    468760550                       # number of overall miss cycles
system.l23.overall_miss_latency::total      470613642                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48813                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48826                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26233                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26233                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48814                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48827                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48814                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48827                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062176                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062426                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062195                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062445                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062195                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062445                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 154397.094893                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154346.546916                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       165367                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       165367                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 154400.708169                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154350.161364                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 154400.708169                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154350.161364                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2456                       # number of writebacks
system.l23.writebacks::total                     2456                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3035                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3048                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3036                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3049                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3036                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3049                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    433954882                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    435660389                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       153708                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       153708                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    434108590                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    435814097                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    434108590                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    435814097                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062176                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062426                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062195                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062445                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062195                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062445                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142983.486656                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142933.198491                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       153708                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       153708                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142987.019104                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142936.732371                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142987.019104                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142936.732371                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990909                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558633                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875569.433579                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990909                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526519                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526519                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526519                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526519                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526519                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3111952                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3111952                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3111952                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3111952                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3111952                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3111952                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526537                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526537                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526537                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526537                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 172886.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 172886.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 172886.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 172886.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 172886.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 172886.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2437481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2437481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2437481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2437481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2437481                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2437481                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162498.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162498.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49499                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246463904                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49755                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4953.550477                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.283733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.716267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825327                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174673                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20681140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20681140                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25014632                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25014632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25014632                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25014632                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       143117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       143117                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       143117                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        143117                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       143117                       # number of overall misses
system.cpu0.dcache.overall_misses::total       143117                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11371229781                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11371229781                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11371229781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11371229781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11371229781                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11371229781                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20824257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20824257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25157749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25157749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25157749                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25157749                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006873                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005689                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005689                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 79454.081493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79454.081493                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79454.081493                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79454.081493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79454.081493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79454.081493                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14354                       # number of writebacks
system.cpu0.dcache.writebacks::total            14354                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93618                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93618                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93618                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49499                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49499                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1852463723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1852463723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1852463723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1852463723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1852463723                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1852463723                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37424.265601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37424.265601                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37424.265601                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37424.265601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37424.265601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37424.265601                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995832                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099236568                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374161.053996                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995832                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14596884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14596884                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14596884                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14596884                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14596884                       # number of overall hits
system.cpu1.icache.overall_hits::total       14596884                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3288617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3288617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3288617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3288617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3288617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3288617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14596900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14596900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14596900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14596900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14596900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14596900                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205538.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205538.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205538.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205538.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205538.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205538.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2679654                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2679654                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2679654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2679654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2679654                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2679654                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191403.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191403.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36912                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181219699                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37168                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4875.691428                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.454753                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.545247                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908026                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091974                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9931087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9931087                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6700070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6700070                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16050                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16050                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16050                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16050                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16631157                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16631157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16631157                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16631157                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95353                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95353                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95353                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3436134116                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3436134116                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3436134116                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3436134116                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3436134116                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3436134116                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10026440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10026440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6700070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6700070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16726510                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16726510                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16726510                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16726510                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009510                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36035.930867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36035.930867                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36035.930867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36035.930867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36035.930867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36035.930867                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10612                       # number of writebacks
system.cpu1.dcache.writebacks::total            10612                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58441                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58441                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36912                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36912                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36912                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36912                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36912                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    524238523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    524238523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    524238523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    524238523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    524238523                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    524238523                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14202.387381                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14202.387381                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14202.387381                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14202.387381                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14202.387381                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14202.387381                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.751869                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103108511                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367185.645923                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.751869                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028449                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743192                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15167224                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15167224                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15167224                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15167224                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15167224                       # number of overall hits
system.cpu2.icache.overall_hits::total       15167224                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            27                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.cpu2.icache.overall_misses::total           27                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4515480                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4515480                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4515480                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4515480                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4515480                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4515480                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15167251                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15167251                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15167251                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15167251                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15167251                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15167251                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       167240                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       167240                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       167240                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       167240                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       167240                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       167240                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3078875                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3078875                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3078875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3078875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3078875                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3078875                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153943.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153943.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153943.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153943.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153943.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153943.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31696                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176282563                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31952                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5517.105752                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.937780                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.062220                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902101                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097899                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9908662                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9908662                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6755624                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6755624                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16320                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16288                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16288                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16664286                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16664286                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16664286                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16664286                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63682                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63682                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          100                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63782                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63782                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63782                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63782                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1810822044                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1810822044                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4072271                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4072271                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1814894315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1814894315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1814894315                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1814894315                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9972344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9972344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6755724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6755724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16288                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16288                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16728068                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16728068                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16728068                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16728068                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006386                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006386                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003813                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003813                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003813                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003813                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28435.382746                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28435.382746                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 40722.710000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40722.710000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28454.647314                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28454.647314                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28454.647314                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28454.647314                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10123                       # number of writebacks
system.cpu2.dcache.writebacks::total            10123                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32005                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32005                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           81                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32086                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32086                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32086                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32086                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31677                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31677                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31696                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31696                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    514416012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    514416012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       411033                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       411033                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    514827045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    514827045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    514827045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    514827045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16239.416990                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16239.416990                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21633.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21633.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16242.650334                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16242.650334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16242.650334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16242.650334                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996598                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100819446                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219394.044355                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996598                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15766251                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15766251                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15766251                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15766251                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15766251                       # number of overall hits
system.cpu3.icache.overall_hits::total       15766251                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2881025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2881025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15766270                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15766270                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15766270                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15766270                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15766270                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15766270                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48814                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185658823                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49070                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3783.550499                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.580160                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.419840                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912422                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087578                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9797184                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9797184                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6748200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6748200                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16600                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16600                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15660                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15660                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16545384                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16545384                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16545384                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16545384                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123729                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123729                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3946                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3946                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127675                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127675                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127675                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127675                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3912835384                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3912835384                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    598779117                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    598779117                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4511614501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4511614501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4511614501                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4511614501                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9920913                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9920913                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6752146                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6752146                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16673059                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16673059                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16673059                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16673059                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012472                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012472                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000584                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000584                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007658                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007658                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007658                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007658                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31624.238327                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31624.238327                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 151743.313989                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 151743.313989                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35336.710405                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35336.710405                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35336.710405                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35336.710405                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2375512                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 125026.947368                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26233                       # number of writebacks
system.cpu3.dcache.writebacks::total            26233                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74916                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74916                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3945                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3945                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        78861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        78861                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78861                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48813                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48813                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48814                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48814                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    848573300                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    848573300                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       166367                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       166367                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    848739667                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    848739667                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    848739667                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    848739667                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002928                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002928                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17384.166103                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17384.166103                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       166367                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       166367                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17387.218155                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17387.218155                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17387.218155                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17387.218155                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
