Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Apr  8 18:14:58 2024
| Host         : DESKTOP-T6T718M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BD_PWM_wrapper_timing_summary_routed.rpt -pb BD_PWM_wrapper_timing_summary_routed.pb -rpx BD_PWM_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BD_PWM_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.667        0.000                      0                   82        0.226        0.000                      0                   82        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.667        0.000                      0                   82        0.226        0.000                      0                   82        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.890ns (22.540%)  route 3.059ns (77.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.727     6.791    BD_PWM_i/PWM_generator_0/U0/stage2/slow_clk_en
    SLICE_X111Y136       LUT3 (Prop_lut3_I1_O)        0.124     6.915 r  BD_PWM_i/PWM_generator_0/U0/stage2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     7.295    BD_PWM_i/PWM_generator_0/U0/stage2_n_1
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.855    13.034    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
                         clock pessimism              0.287    13.321    
                         clock uncertainty           -0.154    13.167    
    SLICE_X110Y136       FDRE (Setup_fdre_C_CE)      -0.205    12.962    BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.890ns (22.540%)  route 3.059ns (77.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.727     6.791    BD_PWM_i/PWM_generator_0/U0/stage2/slow_clk_en
    SLICE_X111Y136       LUT3 (Prop_lut3_I1_O)        0.124     6.915 r  BD_PWM_i/PWM_generator_0/U0/stage2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     7.295    BD_PWM_i/PWM_generator_0/U0/stage2_n_1
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.855    13.034    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
                         clock pessimism              0.287    13.321    
                         clock uncertainty           -0.154    13.167    
    SLICE_X110Y136       FDRE (Setup_fdre_C_CE)      -0.205    12.962    BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.890ns (22.540%)  route 3.059ns (77.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.727     6.791    BD_PWM_i/PWM_generator_0/U0/stage2/slow_clk_en
    SLICE_X111Y136       LUT3 (Prop_lut3_I1_O)        0.124     6.915 r  BD_PWM_i/PWM_generator_0/U0/stage2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     7.295    BD_PWM_i/PWM_generator_0/U0/stage2_n_1
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.855    13.034    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/C
                         clock pessimism              0.287    13.321    
                         clock uncertainty           -0.154    13.167    
    SLICE_X110Y136       FDRE (Setup_fdre_C_CE)      -0.205    12.962    BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.890ns (22.540%)  route 3.059ns (77.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.727     6.791    BD_PWM_i/PWM_generator_0/U0/stage2/slow_clk_en
    SLICE_X111Y136       LUT3 (Prop_lut3_I1_O)        0.124     6.915 r  BD_PWM_i/PWM_generator_0/U0/stage2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     7.295    BD_PWM_i/PWM_generator_0/U0/stage2_n_1
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.855    13.034    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/C
                         clock pessimism              0.287    13.321    
                         clock uncertainty           -0.154    13.167    
    SLICE_X110Y136       FDRE (Setup_fdre_C_CE)      -0.205    12.962    BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.766ns (21.657%)  route 2.771ns (78.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.819     6.883    BD_PWM_i/PWM_generator_0/U0/slow_clk_en
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.857    13.036    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[24]/C
                         clock pessimism              0.287    13.323    
                         clock uncertainty           -0.154    13.169    
    SLICE_X112Y138       FDRE (Setup_fdre_C_R)       -0.524    12.645    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[24]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.766ns (21.657%)  route 2.771ns (78.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.819     6.883    BD_PWM_i/PWM_generator_0/U0/slow_clk_en
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.857    13.036    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[25]/C
                         clock pessimism              0.287    13.323    
                         clock uncertainty           -0.154    13.169    
    SLICE_X112Y138       FDRE (Setup_fdre_C_R)       -0.524    12.645    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[25]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.766ns (21.657%)  route 2.771ns (78.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.819     6.883    BD_PWM_i/PWM_generator_0/U0/slow_clk_en
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.857    13.036    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/C
                         clock pessimism              0.287    13.323    
                         clock uncertainty           -0.154    13.169    
    SLICE_X112Y138       FDRE (Setup_fdre_C_R)       -0.524    12.645    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.766ns (21.657%)  route 2.771ns (78.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.819     6.883    BD_PWM_i/PWM_generator_0/U0/slow_clk_en
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.857    13.036    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[27]/C
                         clock pessimism              0.287    13.323    
                         clock uncertainty           -0.154    13.169    
    SLICE_X112Y138       FDRE (Setup_fdre_C_R)       -0.524    12.645    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[27]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.766ns (22.539%)  route 2.632ns (77.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.680     6.744    BD_PWM_i/PWM_generator_0/U0/slow_clk_en
    SLICE_X112Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.856    13.035    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[20]/C
                         clock pessimism              0.287    13.322    
                         clock uncertainty           -0.154    13.168    
    SLICE_X112Y137       FDRE (Setup_fdre_C_R)       -0.524    12.644    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[20]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.766ns (22.539%)  route 2.632ns (77.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[19]/Q
                         net (fo=2, routed)           1.137     5.001    BD_PWM_i/PWM_generator_0/U0/stage3/counter_slow_reg[19]
    SLICE_X113Y136       LUT6 (Prop_lut6_I2_O)        0.124     5.125 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2/O
                         net (fo=1, routed)           0.815     5.940    BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_2_n_0
    SLICE_X113Y135       LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  BD_PWM_i/PWM_generator_0/U0/stage3/Q_i_1/O
                         net (fo=33, routed)          0.680     6.744    BD_PWM_i/PWM_generator_0/U0/slow_clk_en
    SLICE_X112Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.856    13.035    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[21]/C
                         clock pessimism              0.287    13.322    
                         clock uncertainty           -0.154    13.168    
    SLICE_X112Y137       FDRE (Setup_fdre_C_R)       -0.524    12.644    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[21]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  5.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/stage1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.292%)  route 0.170ns (54.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.714     1.050    BD_PWM_i/PWM_generator_0/U0/stage0/clk
    SLICE_X113Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.141     1.191 r  BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/Q
                         net (fo=2, routed)           0.170     1.361    BD_PWM_i/PWM_generator_0/U0/stage1/tmp1
    SLICE_X111Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.989     1.355    BD_PWM_i/PWM_generator_0/U0/stage1/clk
    SLICE_X111Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage1/Q_reg/C
                         clock pessimism             -0.290     1.065    
    SLICE_X111Y136       FDRE (Hold_fdre_C_D)         0.070     1.135    BD_PWM_i/PWM_generator_0/U0/stage1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.930%)  route 0.165ns (47.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.714     1.050    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDRE (Prop_fdre_C_Q)         0.141     1.191 r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/Q
                         net (fo=6, routed)           0.165     1.356    BD_PWM_i/PWM_generator_0/U0/stage1/Q[1]
    SLICE_X110Y136       LUT3 (Prop_lut3_I0_O)        0.045     1.401 r  BD_PWM_i/PWM_generator_0/U0/stage1/DUTY_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.401    BD_PWM_i/PWM_generator_0/U0/stage1_n_3
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.989     1.355    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
                         clock pessimism             -0.305     1.050    
    SLICE_X110Y136       FDRE (Hold_fdre_C_D)         0.092     1.142    BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.715     1.051    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[1]/Q
                         net (fo=7, routed)           0.166     1.358    BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[1]
    SLICE_X113Y137       LUT6 (Prop_lut6_I2_O)        0.045     1.403 r  BD_PWM_i/PWM_generator_0/U0/counter_PWM[5]_i_2/O
                         net (fo=1, routed)           0.000     1.403    BD_PWM_i/PWM_generator_0/U0/plusOp[5]
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.990     1.356    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]/C
                         clock pessimism             -0.305     1.051    
    SLICE_X113Y137       FDRE (Hold_fdre_C_D)         0.092     1.143    BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.655%)  route 0.178ns (48.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.715     1.051    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[3]/Q
                         net (fo=5, routed)           0.178     1.370    BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[3]
    SLICE_X113Y137       LUT5 (Prop_lut5_I3_O)        0.049     1.419 r  BD_PWM_i/PWM_generator_0/U0/counter_PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     1.419    BD_PWM_i/PWM_generator_0/U0/plusOp[4]
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.990     1.356    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[4]/C
                         clock pessimism             -0.305     1.051    
    SLICE_X113Y137       FDRE (Hold_fdre_C_D)         0.107     1.158    BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.716     1.052    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDRE (Prop_fdre_C_Q)         0.164     1.216 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/Q
                         net (fo=2, routed)           0.125     1.341    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.451 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.451    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[24]_i_1_n_5
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.992     1.358    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y138       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]/C
                         clock pessimism             -0.306     1.052    
    SLICE_X112Y138       FDRE (Hold_fdre_C_D)         0.134     1.186    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.713     1.049    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y133       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.164     1.213 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]/Q
                         net (fo=2, routed)           0.125     1.338    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.448 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.448    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[4]_i_1_n_5
    SLICE_X112Y133       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.987     1.353    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y133       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]/C
                         clock pessimism             -0.304     1.049    
    SLICE_X112Y133       FDRE (Hold_fdre_C_D)         0.134     1.183    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.714     1.050    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y136       FDRE (Prop_fdre_C_Q)         0.164     1.214 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]/Q
                         net (fo=2, routed)           0.126     1.340    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]
    SLICE_X112Y136       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.450 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.450    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[16]_i_1_n_5
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.989     1.355    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]/C
                         clock pessimism             -0.305     1.050    
    SLICE_X112Y136       FDRE (Hold_fdre_C_D)         0.134     1.184    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.714     1.050    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y134       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.164     1.214 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]/Q
                         net (fo=2, routed)           0.127     1.341    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]
    SLICE_X112Y134       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.451 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.451    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[8]_i_1_n_5
    SLICE_X112Y134       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.988     1.354    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y134       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]/C
                         clock pessimism             -0.304     1.050    
    SLICE_X112Y134       FDRE (Hold_fdre_C_D)         0.134     1.184    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.714     1.050    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y135       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y135       FDRE (Prop_fdre_C_Q)         0.164     1.214 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]/Q
                         net (fo=2, routed)           0.127     1.341    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]
    SLICE_X112Y135       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.451 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.451    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[12]_i_1_n_5
    SLICE_X112Y135       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.989     1.355    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y135       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]/C
                         clock pessimism             -0.305     1.050    
    SLICE_X112Y135       FDRE (Hold_fdre_C_D)         0.134     1.184    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.712     1.048    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y132       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDRE (Prop_fdre_C_Q)         0.164     1.212 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]/Q
                         net (fo=2, routed)           0.127     1.339    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]
    SLICE_X112Y132       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.449 r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.449    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[0]_i_1_n_5
    SLICE_X112Y132       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.986     1.352    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X112Y132       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]/C
                         clock pessimism             -0.304     1.048    
    SLICE_X112Y132       FDRE (Hold_fdre_C_D)         0.134     1.182    BD_PWM_i/PWM_generator_0/U0/counter_slow_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y136  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y137  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ar0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.321ns  (logic 4.287ns (45.999%)  route 5.033ns (54.001%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          2.052     3.346    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X110Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDRE (Prop_fdre_C_Q)         0.456     3.802 r  BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]/Q
                         net (fo=6, routed)           0.988     4.790    BD_PWM_i/PWM_generator_0/U0/DUTY_CYCLE_reg[0]
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.124     4.914 r  BD_PWM_i/PWM_generator_0/U0/PWM_out_INST_0_i_1/O
                         net (fo=1, routed)           0.665     5.579    BD_PWM_i/PWM_generator_0/U0/PWM_out_INST_0_i_1_n_0
    SLICE_X113Y136       LUT5 (Prop_lut5_I0_O)        0.124     5.703 r  BD_PWM_i/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           3.380     9.083    ar0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    12.667 r  ar0_OBUF_inst/O
                         net (fo=0)                   0.000    12.667    ar0
    T14                                                               r  ar0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ar0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.470ns (54.700%)  route 1.217ns (45.300%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.715     1.051    BD_PWM_i/PWM_generator_0/U0/clk
    SLICE_X113Y137       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.141     1.192 f  BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]/Q
                         net (fo=3, routed)           0.156     1.348    BD_PWM_i/PWM_generator_0/U0/counter_PWM_reg[5]
    SLICE_X113Y136       LUT5 (Prop_lut5_I4_O)        0.045     1.393 r  BD_PWM_i/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           1.061     2.454    ar0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.738 r  ar0_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    ar0
    T14                                                               r  ar0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            BD_PWM_i/PWM_generator_0/U0/stage2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.563ns  (logic 1.464ns (57.108%)  route 1.099ns (42.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           1.099     2.563    BD_PWM_i/PWM_generator_0/U0/stage2/duty_down
    SLICE_X111Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.855     3.034    BD_PWM_i/PWM_generator_0/U0/stage2/clk
    SLICE_X111Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage2/Q_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.408ns  (logic 1.463ns (60.761%)  route 0.945ns (39.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           0.945     2.408    BD_PWM_i/PWM_generator_0/U0/stage0/duty_up
    SLICE_X113Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          1.855     3.034    BD_PWM_i/PWM_generator_0/U0/stage0/clk
    SLICE_X113Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.231ns (38.032%)  route 0.377ns (61.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.608    BD_PWM_i/PWM_generator_0/U0/stage0/duty_up
    SLICE_X113Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.989     1.355    BD_PWM_i/PWM_generator_0/U0/stage0/clk
    SLICE_X113Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage0/Q_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            BD_PWM_i/PWM_generator_0/U0/stage2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.232ns (34.642%)  route 0.437ns (65.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           0.437     0.669    BD_PWM_i/PWM_generator_0/U0/stage2/duty_down
    SLICE_X111Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_PWM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_PWM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_PWM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43, routed)          0.989     1.355    BD_PWM_i/PWM_generator_0/U0/stage2/clk
    SLICE_X111Y136       FDRE                                         r  BD_PWM_i/PWM_generator_0/U0/stage2/Q_reg/C





