/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _DWC_PCIE4_PHY_X4_NS_H_
#define _DWC_PCIE4_PHY_X4_NS_H_

#include "split/dwc_pcie4_phy_x4_ns_1.h"
#include "split/dwc_pcie4_phy_x4_ns_2.h"
#include "split/dwc_pcie4_phy_x4_ns_3.h"
#include "split/dwc_pcie4_phy_x4_ns_4.h"
#include "split/dwc_pcie4_phy_x4_ns_5.h"
#include "split/dwc_pcie4_phy_x4_ns_6.h"
#include "split/dwc_pcie4_phy_x4_ns_7.h"
#include "split/dwc_pcie4_phy_x4_ns_8.h"
#include "split/dwc_pcie4_phy_x4_ns_9.h"
#include "split/dwc_pcie4_phy_x4_ns_10.h"
#include "split/dwc_pcie4_phy_x4_ns_11.h"
#include "split/dwc_pcie4_phy_x4_ns_12.h"
#include "split/dwc_pcie4_phy_x4_ns_13.h"

#endif
