// Seed: 516708947
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  logic id_3 = id_1;
  defparam id_4.id_5 = id_1;
  logic id_6;
  assign id_3 = id_4;
  assign id_6 = id_1;
endmodule
