#  16-Bit-RISC-Microprocessor Verilog 
## RISC implemented pipeline microprocessor with seperate data memory and instuction memory
With perfetch target instruction in case of branching
initialise memory using memory file to write instuction code to be implemented
then run the test bench
