```verilog
module top_module(
    input wire a,
    input wire b,
    input wire c,
    input wire d,
    output wire out1,
    output wire out2
);

    // Instantiate mod_a and connect ports using named mapping
    mod_a instance_mod_a (
        .in1(a),
        .in2(b),
        .in3(c),
        .in4(d),
        .out1(out1),
        .out2(out2)
    );

endmodule

module mod_a(
    input wire in1,
    input wire in2,
    input wire in3,
    input wire in4,
    output wire out1,
    output wire out2
);
    // Logic for mod_a (not provided, assuming it's implemented elsewhere)
    // Assign outputs, for example purposes we could have:
    // assign out1 = in1 & in2;
    // assign out2 = in3 | in4;

endmodule
```