INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
