V 000051 55 790           1717543599700 behavorial
(_unit VHDL(add_1 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1717543599701 2024.06.04 19:26:39)
	(_source(\../src/add_1.vhd\))
	(_parameters tan)
	(_code a6a1f5f1a4f1f6b3f1a4b7fcf6a0a2a0a2a3f0a5a7)
	(_ent
		(_time 1717527069803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{21~downto~0}~12 0 8(_array -1((_dto i 21 i 0)))))
		(_port(_int input 0 0 8(_ent(_in))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1625          1720627946933 behavorial
(_unit VHDL(alu 0 7(behavorial 0 22))
	(_version vf5)
	(_time 1720627946934 2024.07.10 12:12:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b1e1b0e5e3e7e0a7b5b3f2eae5b7b0b7e2b6b4b7b0)
	(_ent
		(_time 1720627897626)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int branch_flag -1 0 14(_ent(_out))))
		(_port(_int alu_output 0 0 15(_ent(_out))))
		(_port(_int cpu_flags 0 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 26(_prcs 0)))
		(_var(_int temp_flag -1 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 1680          1717543610096 structural
(_unit VHDL(avr_cpu 0 6(structural 0 14))
	(_version vf5)
	(_time 1717543610097 2024.06.04 19:26:50)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 3c3e3938696a6a296b322f676d3b393a3d3b3a3b3e)
	(_ent
		(_time 1717527047472)
	)
	(_inst pc 0 20(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(temp_out))
			((curr_address)(temp_address))
		)
	)
	(_inst add1 0 21(_ent . add_1)
		(_port
			((input)(temp_address))
			((output)(temp_out))
		)
	)
	(_inst fpm 0 22(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 23(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_dataout2))
		)
	)
	(_inst temp 0 24(_ent . tempadd)
		(_port
			((clk)(clk))
			((data_in)(temp_dataout2))
			((data_out)(temp_instruct))
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{21~downto~0}~13 0 15(_array -1((_dto i 21 i 0)))))
		(_sig(_int temp_address 1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_dataout 2 0 16(_arch(_uni))))
		(_sig(_int temp_dataout2 2 0 17(_arch(_uni))))
		(_sig(_int temp_out 1 0 18(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1351          1720627985856 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720627985857 2024.07.10 12:13:05)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code bab4b3efedececafeeb5a9e1ebbdbfbfecbdbebcb8)
	(_ent
		(_time 1717527025340)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000049 55 1047          1720627027319 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720627027320 2024.07.10 11:57:07)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 77247d77722022612376642d2e7221717271227175)
	(_ent
		(_time 1720627018130)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 1228          1718941103664 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 18))
	(_version vf5)
	(_time 1718941103665 2024.06.20 23:38:23)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 8785d08981d1d7918488c3ddd381d3818381868083)
	(_ent
		(_time 1718941103654)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int memRead -1 0 11(_ent(_in))))
		(_port(_int memWrite -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 13(_ent(_in))))
		(_port(_int dataout 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 20(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 21(_arch(_uni))))
		(_prcs
			(write(_arch 0 0 24(_prcs(_simple)(_trgt(5))(_sens(0)(2)(3))(_mon)(_read(5)))))
			(read(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000046 55 839 1719704641153 example_package
(_unit VHDL(example_package 0 8(example_package 0 30))
	(_version vf5)
	(_time 1719704641159 2024.06.29 19:44:01)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code a0f4a4f6a8f7f5b6f6a2b0faa2a6a5a5f6a7a0a6a1)
	(_ent
		(_time 1719704641153)
	)
	(_object
		(_cnst(_int c_PIXELS -1 0 10(_ent((i 65536)))))
		(_type(_int t_FROM_FIFO 0 12(_record(wr_full -2)(rd_empty -2))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 24(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~16 0 33(_array -2((_dto i 3 i 0)))))
		(_subprogram
			(_int Bitwise_AND 0 0 32(_ent(_func -2 1)))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . example_package 1 -1)
)
I 000051 55 1105          1720635137318 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720635137319 2024.07.10 14:12:17)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 277029237370723025223f7e202027217322712173)
	(_ent
		(_time 1720635137309)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"0000000000000011"\))((_string \"0000000000000100"\))((_string \"0000000000000101"\))((_string \"0000000000000110"\))((_string \"0000000000000111"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1719705181488 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720626976059 2024.07.10 11:56:16)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 36323032356137203267226c6e3060306331353030)
	(_ent
		(_time 1719705181488)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 965           1720626998185 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720626998186 2024.07.10 11:56:38)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code a3a2acf4f5f4f4b5a6f7b6f9f1a5aaa5f6a5a0a5a7)
	(_ent
		(_time 1720307724877)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 941           1720627041721 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720627041722 2024.07.10 11:57:21)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code bdb9b4e9bcebeaaab8b2afe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1717527077970)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 1028          1720626964925 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720626964926 2024.07.10 11:56:04)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code c1919195c5979dd794cfd49a98c795c6c4c6c9c795)
	(_ent
		(_time 1719356886067)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1737          1720627013601 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720627013602 2024.07.10 11:56:53)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code e0b4b7b3e5b6b3f5b2e6f0bab2e6b5e6e5e7e7e5b6)
	(_ent
		(_time 1718858239400)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int two_word_premptive 1 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 2 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 3 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 4 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 771)
		(50463235 50463490 515)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 923           1720626980311 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720626980312 2024.07.10 11:56:20)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code d0d4d083d287d2c6d6dec28a80d684d586d6d3d686)
	(_ent
		(_time 1720626980309)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2849          1720626970475 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720626970476 2024.07.10 11:56:10)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 6b6c386b3c3c387d333f78303e6d6e6c696e3d6d6d)
	(_ent
		(_time 1720626583344)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(14)(7)(8(d_2_0))(8)(9))(_sens(10)(2))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(13)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(11)(2))(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(11)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 823           1720455426177 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1720455426178 2024.07.08 12:17:06)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 66696166653036703467773d336065606e61646063)
	(_ent
		(_time 1720455407825)
	)
	(_object
		(_port(_int enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_15_8))(2(d_7_0)))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000051 55 796           1717543615742 behavorial
(_unit VHDL(tempadd 0 7(behavorial 0 15))
	(_version vf5)
	(_time 1717543615743 2024.06.04 19:26:55)
	(_source(\../src/tempadd.vhd\))
	(_parameters tan)
	(_code 55570056550255425456440f005351525153505301)
	(_ent
		(_time 1717543563979)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int data_out 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavorial 1 -1)
)
I 000049 55 1256          1720626984262 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720626984263 2024.07.10 11:56:24)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 4142464242161c56474f5418464743474047424713)
	(_ent
		(_time 1720301231767)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000050 55 3126          1720635650153 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720635650154 2024.07.10 14:20:50)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 6362326336346274676567622539616635653065356564)
	(_ent
		(_time 1720635444336)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(27))(_sens(0)(3))(_read(28)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26))(_sens(27)(1)(2)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(28))(_sens(27)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 1003          1720635765488 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720635765489 2024.07.10 14:22:45)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code f3f7a5a3f5a5a3e5a1a6e2a8a6f5f0f5fbf4f1f5f6)
	(_ent
		(_time 1720635765486)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000051 55 1947          1720635870101 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1720635870102 2024.07.10 14:24:30)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 94c6969b91c2c4829192d0cec092c0929092959390)
	(_ent
		(_time 1720635833025)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 11(_ent(_in))))
		(_port(_int memRead -1 0 12(_ent(_in))))
		(_port(_int memWrite -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 14(_ent(_in))))
		(_port(_int statusReg_en -1 0 16(_ent(_in))))
		(_port(_int writeStatusReg 1 0 17(_ent(_in))))
		(_port(_int statusReg 1 0 18(_ent(_out))))
		(_port(_int stack_write -1 0 20(_ent(_in))))
		(_port(_int stack_data 0 0 21(_ent(_in))))
		(_port(_int stack_pointer 0 0 22(_ent(_out))))
		(_port(_int dataout 1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 30(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(7))(_sens(12(100))))))
			(line__36(_arch 1 0 36(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(10))(_sens(12(102))(12(101))))))
			(write(_arch 2 0 37(_prcs(_trgt(12(102))(12(101))(12(100))(12))(_sens(0)(1)(3)(4)(5)(6)(8)(9(d_7_0))(9(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 55(_prcs(_simple)(_trgt(11))(_sens(12)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (12)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 4 -1)
)
I 000051 55 1737          1720635876219 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720635876220 2024.07.10 14:24:36)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 81d2818f85d7d294d38791dbd387d48784868684d7)
	(_ent
		(_time 1718858239400)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int two_word_premptive 1 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 2 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 3 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 4 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 771)
		(50463235 50463490 515)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1105          1720712378431 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720712378432 2024.07.11 11:39:38)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 3d3f38383a6a682a3f3825643a3a3d3b69386b3b69)
	(_ent
		(_time 1720635137308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"0000000000000011"\))((_string \"0000000000000100"\))((_string \"0000000000000101"\))((_string \"0000000000000110"\))((_string \"0000000000000111"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1576          1720719301962 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720719301963 2024.07.11 13:35:01)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 481b414a131e195e4c4d0b131c4e494e1b4f4d4e49)
	(_ent
		(_time 1720719301957)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000050 55 3178          1720831378464 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720831378465 2024.07.12 20:42:58)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 1c1a491b194b1d0b181a18125a461e194a1a4f1a4a1a1b)
	(_ent
		(_time 1720831378457)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(28)(1)(2)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(28)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2849          1720831381525 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720831381526 2024.07.12 20:43:01)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 12144215154541044a460149471417151017441414)
	(_ent
		(_time 1720626583344)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000049 55 1047          1720831386389 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720831386390 2024.07.12 20:43:06)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 0e0a590959595b185a0f1d54570b58080b085b080c)
	(_ent
		(_time 1720627018130)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 965           1720831389232 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720831389233 2024.07.12 20:43:09)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 292c292d757e7e3f2c7d3c737b2f202f7c2f2a2f2d)
	(_ent
		(_time 1720307724877)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1105          1720831391814 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720831391815 2024.07.12 20:43:11)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 4b494e494a1c1e5c494e53124c4c4b4d1f4e1d4d1f)
	(_ent
		(_time 1720635137308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"0000000000000011"\))((_string \"0000000000000100"\))((_string \"0000000000000101"\))((_string \"0000000000000110"\))((_string \"0000000000000111"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1719705181488 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720831394397 2024.07.12 20:43:14)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 5d5f0f5f0c0a5c4b590c4907055b0b5b085a5e5b5b)
	(_ent
		(_time 1719705181488)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 941           1720831397428 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720831397429 2024.07.12 20:43:17)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 3536353065636222303a276e6133363231333c3363)
	(_ent
		(_time 1717527077970)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 923           1720831400408 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720831400409 2024.07.12 20:43:20)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code dddcd98e8b8adfcbdbd3cf878ddb89d88bdbdedb8b)
	(_ent
		(_time 1720626980308)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 1028          1720831403517 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720831403518 2024.07.12 20:43:23)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 0203570505545e14570c17595b04560507050a0456)
	(_ent
		(_time 1719356886067)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 2131          1720831406490 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720831406491 2024.07.12 20:43:26)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 9b9acc94c8cdcb8d9eccdfc1cf9dcf9d9f9d9a9c9f)
	(_ent
		(_time 1720831406487)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(13)(2)(3))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 1576          1720831409508 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720831409509 2024.07.12 20:43:29)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 636d6a633335327567662038376562653064666562)
	(_ent
		(_time 1720719301956)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000049 55 1256          1720831411993 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720831411994 2024.07.12 20:43:31)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 1719121112404a001119024e101115111611141145)
	(_ent
		(_time 1720301231767)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1003          1720831414650 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720831414651 2024.07.12 20:43:34)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 77792676752127612522662c227174717f70757172)
	(_ent
		(_time 1720635765485)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000051 55 1703          1720831417483 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720831417484 2024.07.12 20:43:37)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 83d4d18d85d5d096d18693d9d185d68586848486d5)
	(_ent
		(_time 1720831417481)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26(_array -1((_dto i 9 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1703          1720831451721 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720831451722 2024.07.12 20:44:11)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 4d494c4f1c1b1e581f485d171f4b184b484a4a481b)
	(_ent
		(_time 1720831417480)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 8305          1720831841446 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720831841447 2024.07.12 20:50:41)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code a4a3f3f2a6f2f2b1f5a4b7fff5a3a1a2a5a3a2a3a6)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000050 55 1351          1720832822051 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720832822052 2024.07.12 21:07:02)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 26212123267070337229357d772123237021222024)
	(_ent
		(_time 1720832822046)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720832881553 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720832881554 2024.07.12 21:08:01)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 92c2c69c96c4c487c39281c9c39597949395949590)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720832881581 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720832881582 2024.07.12 21:08:01)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code b1e1b0e4b5e7eda7e4bfa4eae8b7e5b6b4b6b9b7e5)
	(_ent
		(_time 1720832881579)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720832881605 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720832881606 2024.07.12 21:08:01)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code c090c095c59693d592c5d09a92c695c6c5c7c7c596)
	(_ent
		(_time 1720832881603)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720832881664 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720832881665 2024.07.12 21:08:01)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code ffaea8afaca9afe9adaaeea4aaf9fcf9f7f8fdf9fa)
	(_ent
		(_time 1720832881662)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720832881704 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720832881705 2024.07.12 21:08:01)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2e7f7f2b7979733928203b7729282c282f282d287c)
	(_ent
		(_time 1720832881702)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720832881760 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720832881761 2024.07.12 21:08:01)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5d0d0a5e5a0b0c4b59581e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1720832881758)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720832881817 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720832881818 2024.07.12 21:08:01)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 9bcbc994c8cdcb8d9eccdfc1cf9dcf9d9f9d9a9c9f)
	(_ent
		(_time 1720832881815)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720832881860 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720832881861 2024.07.12 21:08:01)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code ca9b9c9e999dc8dcccc4d8909acc9ecf9cccc9cc9c)
	(_ent
		(_time 1720832881858)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720832881898 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720832881899 2024.07.12 21:08:01)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code e9b9b6bab5bfbefeece6fbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1720832881896)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720832881934 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720832881940 2024.07.12 21:08:01)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 181e1e1e154f190e1c490c42401e4e1e4d1f1b1e1e)
	(_ent
		(_time 1720832881934)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 965           1720832881998 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720832881999 2024.07.12 21:08:01)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 47414e45151010514213521d15414e411241444143)
	(_ent
		(_time 1720832881996)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720832882039 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720832882040 2024.07.12 21:08:02)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 76707476722123602277652c2f7320707370237074)
	(_ent
		(_time 1720832882037)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720832882069 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720832882070 2024.07.12 21:08:02)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 9593969ac6c294829193919bd3cf9790c393c693c39392)
	(_ent
		(_time 1720832882066)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2926          1720832882130 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720832882131 2024.07.12 21:08:02)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d4d3d686d58387c28c80c78f81d2d1d3d6d182d2d2)
	(_ent
		(_time 1720832882127)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720832882205 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720832882206 2024.07.12 21:08:02)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 2224222726747437762d3179732527277425262420)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1150          1720832894769 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720832894770 2024.07.12 21:08:14)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 343130316363612336312c6d333334326031623260)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 8305          1720832895940 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720832895941 2024.07.12 21:08:15)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code c8cdcf9cc69e9edd99c8db9399cfcdcec9cfcecfca)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720832895967 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720832895968 2024.07.12 21:08:15)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code d8dd8a8bd58e84ce8dd6cd8381de8cdfdddfd0de8c)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720832895992 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720832895993 2024.07.12 21:08:15)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code f7f2a4a7f5a1a4e2a5f2e7ada5f1a2f1f2f0f0f2a1)
	(_ent
		(_time 1720832881602)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720832896031 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720832896032 2024.07.12 21:08:16)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 26222322257076307473377d732025202e21242023)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720832896055 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720832896056 2024.07.12 21:08:16)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 3632363232616b213038236f313034303730353064)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720832896078 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720832896079 2024.07.12 21:08:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 55505356030304435150160e015354530652505354)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720832896122 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720832896123 2024.07.12 21:08:16)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 74717775712224627123302e207220727072757370)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720832896147 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720832896148 2024.07.12 21:08:16)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9397949d92c49185959d81c9c395c796c5959095c5)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720832896208 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720832896209 2024.07.12 21:08:16)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code d2d7dc80858485c5d7ddc08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720832896230 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720832896232 2024.07.12 21:08:16)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code e1e4e0b3e5b6e0f7e5b0f5bbb9e7b7e7b4e6e2e7e7)
	(_ent
		(_time 1720832896230)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720832896278 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720832896279 2024.07.12 21:08:16)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 10151e174347450712150849171710164415461644)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720832896301 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720832896302 2024.07.12 21:08:16)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 30353135656767263564256a623639366536333634)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720832896325 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720832896326 2024.07.12 21:08:16)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 3f3a353b6b686a296b3e2c65663a69393a396a393d)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720832896350 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720832896351 2024.07.12 21:08:16)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 5e5b555d5d095f495a585a5018045c5b08580d58085859)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2926          1720832896409 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720832896410 2024.07.12 21:08:16)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 9d999792cccace8bc5c98ec6c89b989a9f98cb9b9b)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720832896494 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720832896495 2024.07.12 21:08:16)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code ebeee2b9bfbdbdfebfe4f8b0baeceeeebdecefede9)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 2981          1720833655038 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720833655039 2024.07.12 21:20:55)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code feaaaeaeaea9ade8a6aaeda5abf8fbf9fcfba8f8f8)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(14)(7)(8(d_2_0))(8)(9))(_sens(10)(2))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(13)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(11)(2))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(11)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 8305          1720833658007 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720833658008 2024.07.12 21:20:58)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 97c5919996c1c182c69784ccc69092919690919095)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720833658035 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720833658036 2024.07.12 21:20:58)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code b6e4e5e3b5e0eaa0e3b8a3edefb0e2b1b3b1beb0e2)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720833658052 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720833658053 2024.07.12 21:20:58)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code c6949493c59095d394c3d69c94c093c0c3c1c1c390)
	(_ent
		(_time 1720832881602)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720833658088 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720833658089 2024.07.12 21:20:58)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code e5b6e0b6e5b3b5f3b7b0f4beb0e3e6e3ede2e7e3e0)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720833658110 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720833658111 2024.07.12 21:20:58)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code f4a7f4a5f2a3a9e3f2fae1adf3f2f6f2f5f2f7f2a6)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720833658132 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720833658133 2024.07.12 21:20:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 14461d13434245021011574f401215124713111215)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720833658159 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720833658160 2024.07.12 21:20:58)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 33613f363165632536647769673567353735323437)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720833658176 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720833658177 2024.07.12 21:20:58)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 43104b4042144155454d5119134517461545404515)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720833658191 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720833658192 2024.07.12 21:20:58)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 5200535105040545575d40090654515556545b5404)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720833658205 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720833658207 2024.07.12 21:20:58)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 62306c6365356374663376383a6434643765616464)
	(_ent
		(_time 1720833658205)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720833658236 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720833658237 2024.07.12 21:20:58)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 81d38f8fd3d6d496838499d886868187d584d787d5)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720833658259 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720833658260 2024.07.12 21:20:58)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 91c3909ec5c6c68794c584cbc3979897c497929795)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720833658275 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720833658276 2024.07.12 21:20:58)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code a0f2aaf6a2f7f5b6f4a1b3faf9a5f6a6a5a6f5a6a2)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720833658301 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720833658302 2024.07.12 21:20:58)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code c092cb959697c1d7c4c6c4ce869ac2c596c693c696c6c7)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720833658332 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720833658333 2024.07.12 21:20:58)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code df8cd58d8c888cc9878bcc848ad9dad8ddda89d9d9)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720833658368 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720833658369 2024.07.12 21:20:58)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code feacf7afada8a8ebaaf1eda5aff9fbfba8f9faf8fc)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000050 55 1297          1720833669074 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720833669075 2024.07.12 21:21:09)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code cdcbce999f9b9bd899c2de969ccac8c89bcac9cbcf)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 4 -1)
)
I 000050 55 1297          1720833990088 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720833990089 2024.07.12 21:26:30)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code c596cc91c69393d091cad69e94c2c0c093c2c1c3c7)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 4 -1)
)
I 000050 55 1351          1720834100838 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720834100839 2024.07.12 21:28:20)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 636c6b6266353576376c7038326466663564676561)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720834106471 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720834106472 2024.07.12 21:28:26)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 6b3c3c6a3f3d3d7e3a6b78303a6c6e6d6a6c6d6c69)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720834106500 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834106501 2024.07.12 21:28:26)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 7b2c797b2c2d276d2e756e20227d2f7c7e7c737d2f)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720834106520 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720834106521 2024.07.12 21:28:26)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 9acd9995ceccc98fc89f8ac0c89ccf9c9f9d9d9fcc)
	(_ent
		(_time 1720832881602)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720834106545 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834106546 2024.07.12 21:28:26)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code aafcfefdfefcfabcf8ffbbf1ffaca9aca2ada8acaf)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720834106561 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720834106562 2024.07.12 21:28:26)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code baecebefe9ede7adbcb4afe3bdbcb8bcbbbcb9bce8)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720834106583 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720834106584 2024.07.12 21:28:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d98e8e8b838f88cfdddc9a828ddfd8df8adedcdfd8)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720834106615 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720834106616 2024.07.12 21:28:26)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code f8afaaa8f1aea8eefdafbca2acfeacfefcfef9fffc)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720834106642 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720834106643 2024.07.12 21:28:26)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 17421711124015011119054d471143124111141141)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720834106665 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720834106666 2024.07.12 21:28:26)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 27732e23757170302228357c7321242023212e2171)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720834106679 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720834106681 2024.07.12 21:28:26)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 37633133356036213366236d6f3161316230343131)
	(_ent
		(_time 1720834106679)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720834106705 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720834106706 2024.07.12 21:28:26)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 560250550301034154534e0f515156500253005002)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720834106731 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720834106732 2024.07.12 21:28:26)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 65316c65353232736031703f37636c633063666361)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720834106751 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720834106752 2024.07.12 21:28:26)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 75217775722220632174662f2c7023737073207377)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720834106773 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720834106774 2024.07.12 21:28:26)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 94c0979bc6c395839092909ad2ce9691c292c792c29293)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720834106808 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720834106809 2024.07.12 21:28:26)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b4e1b6e0b5e3e7a2ece0a7efe1b2b1b3b6b1e2b2b2)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720834106834 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720834106835 2024.07.12 21:28:26)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code d387d280d68585c687dcc08882d4d6d685d4d7d5d1)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1851          1720834803033 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720834803034 2024.07.12 21:40:03)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 5e5d0b5d0e080d4b0c084e040c580b585b59595b08)
	(_ent
		(_time 1720834803031)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(1)(2)(3)(4)(5)(6)(7)(8)))))
			(reset(_arch 1 0 70(_prcs(_simple)(_trgt(9))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1028          1720834834573 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834834574 2024.07.12 21:40:34)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 89dc8f8685dfd59fdc879cd2d08fdd8e8c8e818fdd)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1851          1720834834596 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720834834597 2024.07.12 21:40:34)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code a8fdafffa5fefbbdfafeb8f2faaefdaeadafafadfe)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(1)(2)(3)(4)(5)(6)(7)(8)))))
			(reset(_arch 1 0 70(_prcs(_simple)(_trgt(9))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1003          1720834834623 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834834624 2024.07.12 21:40:34)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code b8ece8ecb5eee8aeeaeda9e3edbebbbeb0bfbabebd)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720834834645 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720834834646 2024.07.12 21:40:34)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code d7838284d2808ac0d1d9c28ed0d1d5d1d6d1d4d185)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720834834673 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720834834674 2024.07.12 21:40:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f7a2a4a7a3a1a6e1f3f2b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720834834696 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720834834697 2024.07.12 21:40:34)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 06535100015056100351425c520052000200070102)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720834834718 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720834834719 2024.07.12 21:40:34)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 16424510124114001018044c461042134010151040)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720834834745 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720834834746 2024.07.12 21:40:34)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 35606f3065636222303a276e6133363231333c3363)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720834834769 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720834834771 2024.07.12 21:40:34)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 54010156550355425005400e0c5202520153575252)
	(_ent
		(_time 1720834834769)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720834834804 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720834834805 2024.07.12 21:40:34)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 742121752323216376716c2d737374722071227220)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720834834830 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720834834831 2024.07.12 21:40:34)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 93c6c99cc5c4c48596c786c9c1959a95c695909597)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720834834857 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720834834858 2024.07.12 21:40:34)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code a2f7f3f4a2f5f7b4f6a3b1f8fba7f4a4a7a4f7a4a0)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720834834879 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720834834880 2024.07.12 21:40:34)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code c29792979695c3d5c6c4c6cc8498c0c794c491c494c4c5)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720834834909 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720834834910 2024.07.12 21:40:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code e1b5b0b2e5b6b2f7b9b5f2bab4e7e4e6e3e4b7e7e7)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720834834934 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720834834935 2024.07.12 21:40:34)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code f1a4a3a0f6a7a7e4a5fee2aaa0f6f4f4a7f6f5f7f3)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1028          1720834847430 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834847431 2024.07.12 21:40:47)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code c595c591c59399d390cbd09e9cc391c2c0c2cdc391)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1851          1720834847446 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720834847447 2024.07.12 21:40:47)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code d484d586d58287c18682c48e86d281d2d1d3d3d182)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(1)(2)(3)(4)(5)(6)(7)(8)))))
			(reset(_arch 1 0 70(_prcs(_simple)(_trgt(9))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1003          1720834847475 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834847476 2024.07.12 21:40:47)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code f3a2a5a3f5a5a3e5a1a6e2a8a6f5f0f5fbf4f1f5f6)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720834847490 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720834847491 2024.07.12 21:40:47)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0352510402545e14050d165a040501050205000551)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720834847509 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720834847510 2024.07.12 21:40:47)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 134347144345420517165048471512154014161512)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720834847534 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720834847535 2024.07.12 21:40:47)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 326263373164622437657668663466343634333536)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720834847554 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720834847555 2024.07.12 21:40:47)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 4213174142154054444c5018124416471444414414)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720834847568 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720834847569 2024.07.12 21:40:47)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 51010d5205070646545e430a055752565557585707)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720834847582 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720834847584 2024.07.12 21:40:47)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 61313260653660776530753b396737673466626767)
	(_ent
		(_time 1720834847582)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720834847609 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720834847610 2024.07.12 21:40:47)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 702023712327256772756829777770762475267624)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720834847623 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720834847624 2024.07.12 21:40:47)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 80d0dc8ed5d7d79685d495dad2868986d586838684)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720834847637 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720834847638 2024.07.12 21:40:47)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 90c0c79e92c7c586c49183cac995c6969596c59692)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720834847651 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720834847652 2024.07.12 21:40:47)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 9fcfc9909fc89e889b999b91d9c59d9ac999cc99c99998)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720834847680 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720834847681 2024.07.12 21:40:47)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code bfeee8ebece8eca9e7ebace4eab9bab8bdbae9b9b9)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720834847710 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720834847711 2024.07.12 21:40:47)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code de8e8a8d8d8888cb8ad1cd858fd9dbdb88d9dad8dc)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8330          1720834861234 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720834861235 2024.07.12 21:41:01)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code b9bcbbecb6efeface8b9aae2e8bebcbfb8bebfbebb)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((rst_bar)(rst_bar))
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 8330          1720834861963 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720834861964 2024.07.12 21:41:01)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 888d8f8786dede9dd9889bd3d98f8d8e898f8e8f8a)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((rst_bar)(rst_bar))
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720834861982 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834861983 2024.07.12 21:41:01)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 9792c59995c1cb81c29982ccce91c39092909f91c3)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1851          1720834862001 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720834862002 2024.07.12 21:41:01)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code b7b2e4e3b5e1e4a2e5e1a7ede5b1e2b1b2b0b0b2e1)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(1)(2)(3)(4)(5)(6)(7)(8)))))
			(reset(_arch 1 0 70(_prcs(_simple)(_trgt(9))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1003          1720834862026 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720834862027 2024.07.12 21:41:02)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code c6c2c293c59096d09493d79d93c0c5c0cec1c4c0c3)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720834862041 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720834862042 2024.07.12 21:41:02)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code d6d2d785d2818bc1d0d8c38fd1d0d4d0d7d0d5d084)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720834862056 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720834862057 2024.07.12 21:41:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e6e3e1b5b3b0b7f0e2e3a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720834862082 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720834862083 2024.07.12 21:41:02)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 05000603015355130052415f510351030103040201)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720834862099 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720834862100 2024.07.12 21:41:02)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 1410131212431602121a064e441240114212171242)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720834862114 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720834862115 2024.07.12 21:41:02)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 24212a2075727333212b367f7022272320222d2272)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720834862126 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720834862128 2024.07.12 21:41:02)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 34313530356335223065206e6c3262326133373232)
	(_ent
		(_time 1720834862126)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720834862152 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720834862153 2024.07.12 21:41:02)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 434642411314165441465b1a444443451746154517)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720834862166 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720834862167 2024.07.12 21:41:02)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 53565d50050404455607460901555a550655505557)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720834862180 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720834862181 2024.07.12 21:41:02)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 6366666262343675376270393a6635656665366561)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720834862194 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720834862195 2024.07.12 21:41:02)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 72777673262573657674767c3428707724742174247475)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720834862224 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720834862225 2024.07.12 21:41:02)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 9195949e95c6c287c9c582cac49794969394c79797)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720834862251 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720834862252 2024.07.12 21:41:02)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code a1a4a7f7a6f7f7b4f5aeb2faf0a6a4a4f7a6a5a7a3)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1792          1720835028235 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720835028236 2024.07.12 21:43:48)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 11444416154742044311014b431744171416161447)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 8330          1720835030880 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720835030881 2024.07.12 21:43:50)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 623732636634347733627139336567646365646560)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((rst_bar)(rst_bar))
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720835030900 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720835030901 2024.07.12 21:43:50)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 7124747175272d67247f642a287725767476797725)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1792          1720835030922 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720835030923 2024.07.12 21:43:50)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 81d4858f85d7d294d38191dbd387d48784868684d7)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720835030949 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720835030950 2024.07.12 21:43:50)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code a0f4f3f7a5f6f0b6f2f5b1fbf5a6a3a6a8a7a2a6a5)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720835030962 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720835030963 2024.07.12 21:43:50)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code b0e4e6e5b2e7eda7b6bea5e9b7b6b2b6b1b6b3b6e2)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720835030986 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720835030987 2024.07.12 21:43:50)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code cf9a9f9aca999ed9cbca8c949bc9cec99cc8cac9ce)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720835031010 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720835031011 2024.07.12 21:43:51)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code df8a8a8d88898fc9da889b858bd98bd9dbd9ded8db)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720835031024 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720835031025 2024.07.12 21:43:51)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code eebabfbcb9b9ecf8e8e0fcb4bee8baebb8e8ede8b8)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720835031038 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720835031039 2024.07.12 21:43:51)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code feaba6aefea8a9e9fbf1eca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720835031056 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720835031058 2024.07.12 21:43:51)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 0e5b5a095e590f180a5f1a54560858085b090d0808)
	(_ent
		(_time 1720835031056)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720835031082 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720835031083 2024.07.12 21:43:51)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 2d7879292a7a783a2f2835742a2a2d2b79287b2b79)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720835031101 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720835031102 2024.07.12 21:43:51)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 3c6967393a6b6b2a396829666e3a353a693a3f3a38)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720835031115 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720835031116 2024.07.12 21:43:51)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 4c191c4f1d1b195a184d5f1615491a4a494a194a4e)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720835031142 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720835031143 2024.07.12 21:43:51)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 6b3e3a6b6f3c6a7c6f6d6f652d31696e3d6d386d3d6d6c)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720835031169 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720835031170 2024.07.12 21:43:51)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 7b2f2b7a2c2c286d232f68202e7d7e7c797e2d7d7d)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720835031194 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720835031195 2024.07.12 21:43:51)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 9acfc994cdcccc8fce9589c1cb9d9f9fcc9d9e9c98)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8330          1720835037670 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720835037671 2024.07.12 21:43:57)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code df8cda8c8f8989ca8edfcc848ed8dad9ded8d9d8dd)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((rst_bar)(rst_bar))
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720835037688 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720835037689 2024.07.12 21:43:57)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code efbcbfbdbcb9b3f9bae1fab4b6e9bbe8eae8e7e9bb)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1792          1720835037707 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720835037708 2024.07.12 21:43:57)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 0e5d5e085e585d1b5c0e1e545c085b080b09090b58)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720835037731 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720835037732 2024.07.12 21:43:57)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 1d4f1a1a4c4b4d0b4f480c46481b1e1b151a1f1b18)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720835037746 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720835037747 2024.07.12 21:43:57)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2d7f2f287b7a703a2b2338742a2b2f2b2c2b2e2b7f)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720835037766 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720835037767 2024.07.12 21:43:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4c1f484e4c1a1d5a48490f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720835037803 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720835037804 2024.07.12 21:43:57)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 6c3f6d6c3e3a3c7a693b2836386a386a686a6d6b68)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720835037817 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720835037818 2024.07.12 21:43:57)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 7b297e7b2b2c796d7d7569212b7d2f7e2d7d787d2d)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720835037832 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720835037833 2024.07.12 21:43:57)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 8bd887858cdddc9c8e8499d0df8d888c8f8d828ddd)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720835037845 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720835037847 2024.07.12 21:43:57)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 9ac99994cecd9b8c9ecb8ec0c29ccc9ccf9d999c9c)
	(_ent
		(_time 1720835037845)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720835037873 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720835037874 2024.07.12 21:43:57)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code aaf9a9fda8fdffbda8afb2f3adadaaacfeaffcacfe)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720835037891 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720835037892 2024.07.12 21:43:57)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code bae9b6eebeededacbfeeafe0e8bcb3bcefbcb9bcbe)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720835037904 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720835037905 2024.07.12 21:43:57)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code c99ace9dc29e9cdf9dc8da9390cc9fcfcccf9ccfcb)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720835037926 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720835037927 2024.07.12 21:43:57)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code e9baefbab6bee8feedefede7afb3ebecbfefbaefbfefee)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720835037954 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720835037955 2024.07.12 21:43:57)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 085a0c0e055f5b1e505c1b535d0e0d0f0a0d5e0e0e)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720835037979 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720835037980 2024.07.12 21:43:57)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 17441011164141024318044c461012124110131115)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 930           1720836426171 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720836426172 2024.07.12 22:07:06)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code b3b5b7e6b2e4b1a5b5bca1e9e3b5e7b6e5b5b0b5e5)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(2))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 923           1720836443104 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720836443105 2024.07.12 22:07:23)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code dcdeda8f8d8bdecadad3ce868cda88d98adadfda8a)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 8330          1720836446955 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720836446956 2024.07.12 22:07:26)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code f0f0f4a1f6a6a6e5a1f0e3aba1f7f5f6f1f7f6f7f2)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((rst_bar)(rst_bar))
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720836446978 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720836446979 2024.07.12 22:07:26)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code ffffaeaeaca9a3e9aaf1eaa4a6f9abf8faf8f7f9ab)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1792          1720836446996 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720836446997 2024.07.12 22:07:26)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 0f0f5c095c595c1a5d0f1f555d095a090a08080a59)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720836447030 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720836447031 2024.07.12 22:07:27)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 2e2f2a2a7e787e387c7b3f757b282d2826292c282b)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720836447060 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720836447061 2024.07.12 22:07:27)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 4e4f4f4d1919135948405b1749484c484f484d481c)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720836447082 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720836447083 2024.07.12 22:07:27)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6d6d6a6d6a3b3c7b69682e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720836447108 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720836447109 2024.07.12 22:07:27)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 8c8c8e82dedadc9a89dbc8d6d88ad88a888a8d8b88)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720836447134 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720836447135 2024.07.12 22:07:27)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9c9d9a92cdcb9e8a9a938ec6cc9ac899ca9a9f9aca)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720836447163 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720836447164 2024.07.12 22:07:27)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code bbbbb4efbcedecacbeb4a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720836447178 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720836447181 2024.07.12 22:07:27)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code cbcbcb9f9c9ccaddcf9adf9193cd9dcd9eccc8cdcd)
	(_ent
		(_time 1720836447178)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720836447215 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720836447216 2024.07.12 22:07:27)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code eaeaeab9e8bdbffde8eff2b3ededeaecbeefbcecbe)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720836447236 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720836447237 2024.07.12 22:07:27)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 0909070f555e5e1f0c5d1c535b0f000f5c0f0a0f0d)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720836447257 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720836447258 2024.07.12 22:07:27)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 19191c1f124e4c0f4d180a43401c4f1f1c1f4c1f1b)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720836447280 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720836447281 2024.07.12 22:07:27)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 28282c2c767f293f2c2e2c266e722a2d7e2e7b2e7e2e2f)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720836447310 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720836447311 2024.07.12 22:07:27)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 48494d4a451f1b5e101c5b131d4e4d4f4a4d1e4e4e)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720836447342 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720836447343 2024.07.12 22:07:27)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 67676166663131723368743c366062623160636165)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1751          1720836464475 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 22))
	(_version vf5)
	(_time 1720836464476 2024.07.12 22:07:44)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 5b0c5f580c0d084e09584b01095d0e5d5e5c5c5e0d)
	(_ent
		(_time 1720834803030)
	)
	(_object
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 10(_ent(_in))))
		(_port(_int branch_type -1 0 11(_ent(_in))))
		(_port(_int branch_enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 13(_ent(_in))))
		(_port(_int next_instruction 0 0 14(_ent(_in))))
		(_port(_int return_stack 0 0 15(_ent(_in))))
		(_port(_int set_type -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 17(_ent(_in))))
		(_port(_int new_pc 0 0 18(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 26(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 27(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1028          1720836490247 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720836490248 2024.07.12 22:08:10)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 0107030605575d17540f145a580755060406090755)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1003          1720836490267 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720836490268 2024.07.12 22:08:10)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 20277424257670367275317b752623262827222625)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720836490290 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720836490291 2024.07.12 22:08:10)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 3037613432676d27363e2569373632363136333662)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720836490313 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720836490314 2024.07.12 22:08:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4f49184d4a191e594b4a0c141b494e491c484a494e)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720836490346 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720836490347 2024.07.12 22:08:10)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 6e683c6e3a383e786b392a343a683a686a686f696a)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720836490376 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720836490377 2024.07.12 22:08:10)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 8e89d881d9d98c9888819cd4de88da8bd8888d88d8)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720836490401 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720836490402 2024.07.12 22:08:10)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 9d9bc2929ccbca8a98928fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720836490423 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720836490425 2024.07.12 22:08:10)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code bdbbede8eceabcabb9eca9e7e5bbebbbe8babebbbb)
	(_ent
		(_time 1720836490423)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720836490456 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720836490457 2024.07.12 22:08:10)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code dcda8c8edc8b89cbded9c485dbdbdcda88d98ada88)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720836490473 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720836490474 2024.07.12 22:08:10)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code ebedb4b8ecbcbcfdeebffeb1b9ede2edbeede8edef)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720836490496 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720836490497 2024.07.12 22:08:10)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code fbfdafaaabacaeedaffae8a1a2feadfdfefdaefdf9)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720836490513 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720836490514 2024.07.12 22:08:10)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 0b0c080d0f5c0a1c0f0d0f054d51090e5d0d580d5d0d0c)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720836490548 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720836490549 2024.07.12 22:08:10)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 3a3c383f6e6d692c626e29616f3c3f3d383f6c3c3c)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720836490573 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720836490574 2024.07.12 22:08:10)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 494e484a461f1f5c1d465a12184e4c4c1f4e4d4f4b)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720836497413 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720836497414 2024.07.12 22:08:17)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 05015602065353105405165e540200030402030207)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1703          1720836505798 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720836505799 2024.07.12 22:08:25)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code cccecb999a9a9fd99ec8dc969eca99cac9cbcbc99a)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 8305          1720836506785 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720836506786 2024.07.12 22:08:26)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code a4a6f3f2a6f2f2b1f5a4b7fff5a3a1a2a5a3a2a3a6)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720836506803 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720836506804 2024.07.12 22:08:26)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code b4b6b6e1b5e2e8a2e1baa1efedb2e0b3b1b3bcb2e0)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720836506822 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720836506823 2024.07.12 22:08:26)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code c3c1c096c59590d691c7d39991c596c5c6c4c4c695)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720836506848 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720836506849 2024.07.12 22:08:26)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code e2e1b6b1e5b4b2f4b0b7f3b9b7e4e1e4eae5e0e4e7)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720836506868 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720836506869 2024.07.12 22:08:26)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code f2f1a3a3f2a5afe5f4fce7abf5f4f0f4f3f4f1f4a0)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720836506891 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720836506892 2024.07.12 22:08:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 11121016434740071514524a451710174216141710)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720836506916 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720836506917 2024.07.12 22:08:26)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 21222525217771372476657b752775272527202625)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720836506942 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720836506943 2024.07.12 22:08:26)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 4042404342174256464f521a104614451646434616)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720836506972 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720836506973 2024.07.12 22:08:26)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 5f5c565c5c0908485a504d040b595c585b59565909)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720836506986 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720836506988 2024.07.12 22:08:26)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 6f6c696e3c386e796b3e7b35376939693a686c6969)
	(_ent
		(_time 1720836506986)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720836507013 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720836507014 2024.07.12 22:08:27)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 7f7c797e7a282a687d7a672678787f792b7a29792b)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720836507027 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720836507028 2024.07.12 22:08:27)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 8e8d87808ed9d9988bda9bd4dc888788db888d888a)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720836507046 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720836507047 2024.07.12 22:08:27)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 9e9d9c90c9c9cb88ca9f8dc4c79bc8989b98cb989c)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720836507063 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720836507064 2024.07.12 22:08:27)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code bdbebee9bfeabcaab9bbb9b3fbe7bfb8ebbbeebbebbbba)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2981          1720836507090 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720836507091 2024.07.12 22:08:27)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code cdcfcf989c9a9edb9599de9698cbc8cacfc89bcbcb)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720836507116 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720836507117 2024.07.12 22:08:27)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code ecefedbeb9babaf9b8e3ffb7bdebe9e9baebe8eaee)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 3006          1720838577314 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720838577315 2024.07.12 22:42:57)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code a7f5a2f0a5f0f4b1fff3b4fcf2a1a2a0a5a2f1a1a1)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(14)(7)(8(d_2_0))(8)(9))(_sens(10)(2))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(13)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(11)(2))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(11)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 8305          1720838598749 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720838598750 2024.07.12 22:43:18)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 65603664663333703465763e346260636462636267)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720838598783 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720838598784 2024.07.12 22:43:18)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 8481828b85d2d892d18a91dfdd82d08381838c82d0)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720838598807 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720838598808 2024.07.12 22:43:18)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 9491939b95c2c781c69084cec692c19291939391c2)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720838598834 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720838598835 2024.07.12 22:43:18)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code b3b7e3e7b5e5e3a5e1e6a2e8e6b5b0b5bbb4b1b5b6)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720838598856 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720838598857 2024.07.12 22:43:18)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code c2c69796c2959fd5c4ccd79bc5c4c0c4c3c4c1c490)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720838598895 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720838598896 2024.07.12 22:43:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f1f4a2a1a3a7a0e7f5f4b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720838598923 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720838598924 2024.07.12 22:43:18)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 11144616114741071446554b451745171517101615)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720838598941 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720838598942 2024.07.12 22:43:18)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 2024732522772236262f327a702674257626232676)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720838598964 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720838598965 2024.07.12 22:43:18)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 30356a3565666727353f226b643633373436393666)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720838598982 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720838598987 2024.07.12 22:43:18)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 4f4a1a4c1c184e594b1e5b15174919491a484c4949)
	(_ent
		(_time 1720838598982)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720838599018 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720838599019 2024.07.12 22:43:19)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 6e6b3b6e68393b796c6b763769696e683a6b38683a)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720838599042 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720838599043 2024.07.12 22:43:19)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 7e7b247f7e2929687b2a6b242c7877782b787d787a)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720838599066 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720838599067 2024.07.12 22:43:19)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 9d98cc93cbcac88bc99c8ec7c498cb9b989bc89b9f)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720838599092 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720838599093 2024.07.12 22:43:19)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code ada8fdfaaffaacbaa9aba9a3ebf7afa8fbabfeabfbabaa)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720838599133 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720838599134 2024.07.12 22:43:19)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code dcd88d8e8a8b8fca8488cf8789dad9dbded98adada)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720838599161 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720838599162 2024.07.12 22:43:19)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code fbfea9aaafadadeeaff4e8a0aafcfefeadfcfffdf9)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720895458371 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720895458372 2024.07.13 14:30:58)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code f8fff1a9f6aeaeeda9f8eba3a9fffdfef9fffefffa)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720895458403 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720895458404 2024.07.13 14:30:58)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 17104a1115414b014219024c4e11431012101f1143)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720895458430 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720895458431 2024.07.13 14:30:58)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 36316a33356065236432266c643063303331313360)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720895458461 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720895458462 2024.07.13 14:30:58)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 55535e56550305430700440e005356535d52575350)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720895458489 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720895458490 2024.07.13 14:30:58)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 65636b6462323872636b703c626367636463666337)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720895458515 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720895458516 2024.07.13 14:30:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 84838c8ad3d2d5928081c7dfd0828582d783818285)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720895458546 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720895458547 2024.07.13 14:30:58)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code a3a4aef4a1f5f3b5a6f4e7f9f7a5f7a5a7a5a2a4a7)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 38(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 56(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 65(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720895458581 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720895458582 2024.07.13 14:30:58)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code c3c5ca97c294c1d5c5ccd19993c597c695c5c0c595)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720895458608 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720895458609 2024.07.13 14:30:58)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code e2e5e2b1b5b4b5f5e7edf0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720895458628 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720895458630 2024.07.13 14:30:58)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 01065606055600170550155b590757075406020707)
	(_ent
		(_time 1720895458628)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720895458663 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720895458664 2024.07.13 14:30:58)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 111646164346440613140948161611174514471745)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720895458686 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720895458687 2024.07.13 14:30:58)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 30376835656767263564256a623639366536333634)
	(_ent
		(_time 1720832881995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720895458711 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720895458712 2024.07.13 14:30:58)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 4f481c4c1b181a591b4e5c15164a19494a491a494d)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720895458736 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720895458737 2024.07.13 14:30:58)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 5f580d5c5f085e485b595b5119055d5a09590c59095958)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720895458770 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720895458771 2024.07.13 14:30:58)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 7e782d7f2e292d68262a6d252b787b797c7b287878)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720895458800 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720895458801 2024.07.13 14:30:58)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 9d9acd93cfcbcb88c9928ec6cc9a9898cb9a999b9f)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1028          1720896029608 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720896029609 2024.07.13 14:40:29)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 5a080e580e0c064c0f544f01035c0e5d5f5d525c0e)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720896029628 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720896029629 2024.07.13 14:40:29)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 6a383f6a3e3c397f386e7a30386c3f6c6f6d6d6f3c)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720896029652 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720896029653 2024.07.13 14:40:29)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 89da8b8785dfd99fdbdc98d2dc8f8a8f818e8b8f8c)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720896029667 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720896029668 2024.07.13 14:40:29)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 98cb9f9692cfc58f9e968dc19f9e9a9e999e9b9eca)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720896029681 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720896029682 2024.07.13 14:40:29)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a8faa9fff3fef9beacadebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720896029705 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720896029706 2024.07.13 14:40:29)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code b8eabcecb1eee8aebdecfce2ecbeecbebcbeb9bfbc)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720896029730 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720896029731 2024.07.13 14:40:29)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code d784d784d280d5c1d1d8c58d87d183d281d1d4d181)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720896029745 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720896029746 2024.07.13 14:40:29)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code e7b5eeb4b5b1b0f0e2e8f5bcb3e1e4e0e3e1eee1b1)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720896029764 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720896029766 2024.07.13 14:40:29)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code f6a4f0a7f5a1f7e0f2a7e2acaef0a0f0a3f1f5f0f0)
	(_ent
		(_time 1720896029764)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720896029807 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720896029808 2024.07.13 14:40:29)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 257722217372703227203d7c222225237120732371)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1012          1720896029827 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 17))
	(_version vf5)
	(_time 1720896029828 2024.07.13 14:40:29)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 35673d30656262233333206f67333c336033363331)
	(_ent
		(_time 1720896029825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int operation -1 0 12(_ent(_in))))
		(_port(_int data_out 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720896029853 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720896029854 2024.07.13 14:40:29)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 54065756520301420055470e0d5102525152015256)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720896029868 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720896029869 2024.07.13 14:40:29)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 64366664363365736062606a223e666132623762326263)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720896029900 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720896029901 2024.07.13 14:40:29)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 83d0808d85d4d095dbd790d8d68586848186d58585)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720896029925 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720896029926 2024.07.13 14:40:29)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 92c0929c96c4c487c69d81c9c3959797c495969490)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8330          1720896032164 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720896032165 2024.07.13 14:40:32)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 5c0e0c5e090a0a490d5c4f070d5b595a5d5b5a5b5e)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((rst_bar)(rst_bar))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000050 55 3178          1720896499065 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720896499066 2024.07.13 14:48:19)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 277775237670263023212329617d252271217421712120)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(28)(1)(2)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(28)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 965           1720896518519 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720896518520 2024.07.13 14:48:38)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 24262b20757373322171317e76222d227122272220)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 8305          1720896521868 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720896521869 2024.07.13 14:48:41)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 44474647461212511544571f154341424543424346)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 8305          1720896523803 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720896523804 2024.07.13 14:48:43)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code d5d68586d68383c084d5c68e84d2d0d3d4d2d3d2d7)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720896523822 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720896523823 2024.07.13 14:48:43)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code e5e6e0b7e5b3b9f3b0ebf0bebce3b1e2e0e2ede3b1)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720896523837 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720896523838 2024.07.13 14:48:43)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code f4f7f0a4f5a2a7e1a6f0e4aea6f2a1f2f1f3f3f1a2)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720896523859 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720896523860 2024.07.13 14:48:43)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 04065402055254125651155f510207020c03060201)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720896523877 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720896523878 2024.07.13 14:48:43)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 1416411212434903121a014d131216121512171246)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720896523892 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720896523893 2024.07.13 14:48:43)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 232070277375723527266078772522257024262522)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720896523915 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720896523916 2024.07.13 14:48:43)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 424114404114125447160618164416444644434546)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686019)
		(33686018 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720896523929 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720896523930 2024.07.13 14:48:43)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 5250005052055044545d4008025406570454515404)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720896523942 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720896523943 2024.07.13 14:48:43)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 5251095105040545575d40090654515556545b5404)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720896523956 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720896523958 2024.07.13 14:48:43)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 6261366365356374663376383a6434643765616464)
	(_ent
		(_time 1720896523956)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720896523983 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720896523984 2024.07.13 14:48:43)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 8182d58fd3d6d496838499d886868187d584d787d5)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720896523995 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720896523996 2024.07.13 14:48:43)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 9192ca9ec5c6c68794c484cbc3979897c497929795)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720896524016 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720896524017 2024.07.13 14:48:44)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code a0a3f0f6a2f7f5b6f4a1b3faf9a5f6a6a5a6f5a6a2)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720896524031 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720896524032 2024.07.13 14:48:44)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code b0b3e1e4e6e7b1a7b4b6b4bef6eab2b5e6b6e3b6e6b6b7)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720896524063 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720896524064 2024.07.13 14:48:44)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code cfcd9f9a9c989cd9979bdc949ac9cac8cdca99c9c9)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720896524092 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720896524093 2024.07.13 14:48:44)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code eeedbdbcbdb8b8fbbae1fdb5bfe9ebebb8e9eae8ec)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 2208          1720897247543 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720897247544 2024.07.13 15:00:47)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code ebebeab8b8bdbbfdeee4afb1bfedbfedefedeaecef)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(13)(2)(3))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 2208          1720897738883 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720897738884 2024.07.13 15:08:58)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 3b683a3e686d6b2d3e347f616f3d6f3d3f3d3a3c3f)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(13)(2)(3))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 8305          1720897788773 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720897788774 2024.07.13 15:09:48)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 1e4917184d48480b4f1e0d454f191b181f1918191c)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720897788791 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720897788792 2024.07.13 15:09:48)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 2d7a71287c7b713b78233876742b792a282a252b79)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720897788805 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720897788806 2024.07.13 15:09:48)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 3d6a60386c6b6e286f392d676f3b683b383a3a386b)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720897788829 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720897788830 2024.07.13 15:09:48)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 4d1b474f1c1b1d5b1f185c16184b4e4b454a4f4b48)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720897788844 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720897788845 2024.07.13 15:09:48)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 5c0a535e0d0b014b5a5249055b5a5e5a5d5a5f5a0e)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720897788858 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720897788859 2024.07.13 15:09:48)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6c3b656c6c3a3d7a68692f37386a6d6a3f6b696a6d)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720897788882 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720897788883 2024.07.13 15:09:48)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 8bdc8785d8dddb9d8e84cfd1df8ddf8d8f8d8a8c8f)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720897788907 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720897788908 2024.07.13 15:09:48)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9bcd9395cbcc998d9d9489c1cb9dcf9ecd9d989dcd)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720897788929 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720897788930 2024.07.13 15:09:48)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code baedbbeebeecedadbfb5a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720897788953 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720897788955 2024.07.13 15:09:48)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code ca9dc49e9e9dcbdcce9bde9092cc9ccc9fcdc9cccc)
	(_ent
		(_time 1720897788953)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720897788980 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720897788981 2024.07.13 15:09:48)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code e9bee7bab3bebcfeebecf1b0eeeee9efbdecbfefbd)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720897789009 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720897789010 2024.07.13 15:09:49)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 085f080e555f5f1e0d5d1d525a0e010e5d0e0b0e0c)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720897789036 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720897789037 2024.07.13 15:09:49)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 184f131e124f4d0e4c190b42411d4e1e1d1e4d1e1a)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720897789050 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720897789051 2024.07.13 15:09:49)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 27702d237670263023212329617d252271217421712120)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720897789087 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720897789088 2024.07.13 15:09:49)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 56005d55550105400e02450d035053515453005050)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720897789113 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720897789114 2024.07.13 15:09:49)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 66316e67663030733269753d376163633061626064)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720897792471 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720897792472 2024.07.13 15:09:52)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 85d1828a86d3d390d48596ded48280838482838287)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720897792490 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720897792491 2024.07.13 15:09:52)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 95c1c79b95c3c983c09b80cecc93c19290929d93c1)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720897792504 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720897792505 2024.07.13 15:09:52)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code a5f1f6f2a5f3f6b0f7a1b5fff7a3f0a3a0a2a2a0f3)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720897792529 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720897792530 2024.07.13 15:09:52)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code c491c091c59294d29691d59f91c2c7c2ccc3c6c2c1)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720897792542 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720897792543 2024.07.13 15:09:52)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code d386d280d2848ec4d5ddc68ad4d5d1d5d2d5d0d581)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720897792558 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720897792559 2024.07.13 15:09:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e3b7e4b0b3b5b2f5e7e6a0b8b7e5e2e5b0e4e6e5e2)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720897792588 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720897792589 2024.07.13 15:09:52)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 0256010401545214070d4658560456040604030506)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 4)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720897792609 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720897792610 2024.07.13 15:09:52)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 1247151412451004141d0048421446174414111444)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720897792622 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720897792623 2024.07.13 15:09:52)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 22762c2675747535272d30797624212526242b2474)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720897792634 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720897792636 2024.07.13 15:09:52)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 31653035356630273560256b693767376436323737)
	(_ent
		(_time 1720897792634)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720897792659 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720897792660 2024.07.13 15:09:52)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 411540431316145643445918464641471544174715)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720897792673 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720897792674 2024.07.13 15:09:52)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 50045e53050707465505450a025659560556535654)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720897792686 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720897792687 2024.07.13 15:09:52)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 60346561623735763461733a396536666566356662)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720897792700 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720897792701 2024.07.13 15:09:52)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 70247471262771677476747e362a727526762376267677)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720897792734 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720897792735 2024.07.13 15:09:52)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 8fda8a81dcd8dc99d7db9cd4da898a888d8ad98989)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720897792766 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720897792767 2024.07.13 15:09:52)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code aefaa8f8fdf8f8bbfaa1bdf5ffa9ababf8a9aaa8ac)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 2208          1720898029880 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720898029881 2024.07.13 15:13:49)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code e4e7e5b7e1b2b4f2e1eba0beb0e2b0e2e0e2e5e3e0)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 1)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(13)(2)(3))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 8305          1720898031975 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720898031976 2024.07.13 15:13:51)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 21227524267777347021327a702624272026272623)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720898031999 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898032000 2024.07.13 15:13:51)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 3132303535676d27643f246a683765363436393765)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720898032026 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720898032027 2024.07.13 15:13:52)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 50535053550603450254400a025605565557575506)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720898032049 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898032050 2024.07.13 15:13:52)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 5f5d085c0c090f490d0a4e040a595c5957585d595a)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720898032063 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720898032064 2024.07.13 15:13:52)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 6f6d3d6e3b38327869617a3668696d696e696c693d)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720898032076 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720898032077 2024.07.13 15:13:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7f7c2b7e7a292e697b7a3c242b797e792c787a797e)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2208          1720898032099 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720898032100 2024.07.13 15:13:52)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 8e8ddf80dad8de988b81cad4da88da888a888f898a)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13(102))(13(101))(13(100))(13))(_sens(0)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 1)(_mon))))
			(read(_arch 3 0 57(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
			(reset(_arch 4 0 66(_prcs(_simple)(_trgt(13(102))(13(101)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 923           1720898032122 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720898032123 2024.07.13 15:13:52)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code aeacfbf8f9f9acb8a8a1bcf4fea8faabf8a8ada8f8)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720898032136 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720898032137 2024.07.13 15:13:52)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code bdbee1e9bcebeaaab8b2afe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720898032148 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720898032150 2024.07.13 15:13:52)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code cdce9e999c9accdbc99cd99795cb9bcb98cacecbcb)
	(_ent
		(_time 1720898032148)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720898032176 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720898032177 2024.07.13 15:13:52)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code dcdf8f8edc8b89cbded9c485dbdbdcda88d98ada88)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720898032190 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720898032191 2024.07.13 15:13:52)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code ecefb0bfeabbbbfae9b9f9b6beeae5eab9eaefeae8)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720898032202 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720898032203 2024.07.13 15:13:52)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code fcffabadadaba9eaa8fdefa6a5f9aafaf9faa9fafe)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720898032215 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720898032216 2024.07.13 15:13:52)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 0b085e0d0f5c0a1c0f0d0f054d51090e5d0d580d5d0d0c)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720898032250 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720898032251 2024.07.13 15:13:52)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 2b297f2f7c7c783d737f38707e2d2e2c292e7d2d2d)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720898032284 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720898032285 2024.07.13 15:13:52)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 4a491d491d1c1c5f1e4559111b4d4f4f1c4d4e4c48)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 2142          1720898359728 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720898359729 2024.07.13 15:19:19)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 67643667613137716266233d336133616361666063)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(13)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 8305          1720898363569 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720898363570 2024.07.13 15:19:23)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 6b6b3e6a3f3d3d7e3a6b78303a6c6e6d6a6c6d6c69)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720898363588 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898363589 2024.07.13 15:19:23)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 7a7a7a7a2e2c266c2f746f21237c2e7d7f7d727c2e)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720898363602 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720898363603 2024.07.13 15:19:23)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 8a8a8b84dedcd99fd88e9ad0d88cdf8c8f8d8d8fdc)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720898363626 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898363627 2024.07.13 15:19:23)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 9a9bcc95ceccca8cc8cf8bc1cf9c999c929d989c9f)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720898363640 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720898363641 2024.07.13 15:19:23)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code a9a8faffa2fef4beafa7bcf0aeafabafa8afaaaffb)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720898363654 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720898363655 2024.07.13 15:19:23)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b9b9ecede3efe8afbdbcfae2edbfb8bfeabebcbfb8)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720898363678 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720898363679 2024.07.13 15:19:23)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code d8d8888ad18e88ceddd99c828cde8cdedcded9dfdc)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 923           1720898363701 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720898363702 2024.07.13 15:19:23)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code e8e9bcbae2bfeafeeee7fab2b8eebcedbeeeebeebe)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720898363720 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720898363721 2024.07.13 15:19:23)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code f7f7aaa7a5a1a0e0f2f8e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720898363732 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720898363734 2024.07.13 15:19:23)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 07075400055006110356135d5f0151015200040101)
	(_ent
		(_time 1720898363732)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720898363758 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720898363759 2024.07.13 15:19:23)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 262675227371733124233e7f212126207223702072)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720898363772 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720898363773 2024.07.13 15:19:23)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 36366a33656161203363236c64303f306330353032)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720898363793 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720898363794 2024.07.13 15:19:23)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 45451246421210531144561f1c4013434043104347)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720898363807 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720898363808 2024.07.13 15:19:23)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 55550356060254425153515b130f575003530653035352)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 323(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 322(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720898363843 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720898363844 2024.07.13 15:19:23)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 74752375752327622c20672f217271737671227272)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720898363870 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720898363871 2024.07.13 15:19:23)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 9494c09a96c2c281c09b87cfc5939191c293909296)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000050 55 3178          1720898502850 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720898502851 2024.07.13 15:21:42)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 7c722b7d792b7d6b787a787d3a267e792a7a2f7a2a7a7b)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(28)(1)(2)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(28)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 8305          1720898504426 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720898504427 2024.07.13 15:21:44)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 9699949896c0c083c79685cdc79193909791909194)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720898504445 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898504446 2024.07.13 15:21:44)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code b6b9e1e3b5e0eaa0e3b8a3edefb0e2b1b3b1beb0e2)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720898504467 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720898504468 2024.07.13 15:21:44)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code c5ca9390c59396d097c1d59f97c390c3c0c2c2c093)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720898504490 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898504491 2024.07.13 15:21:44)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code e5ebe4b6e5b3b5f3b7b0f4beb0e3e6e3ede2e7e3e0)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720898504504 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720898504505 2024.07.13 15:21:44)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code e5ebe1b7e2b2b8f2e3ebf0bce2e3e7e3e4e3e6e3b7)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720898504517 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720898504518 2024.07.13 15:21:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f4fbf6a4a3a2a5e2f0f1b7afa0f2f5f2a7f3f1f2f5)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720898504540 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720898504541 2024.07.13 15:21:44)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 131c13141145430516125749471547151715121417)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 923           1720898504555 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720898504556 2024.07.13 15:21:44)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 232d272622742135252c3179732577267525202575)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720898504569 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720898504570 2024.07.13 15:21:44)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 333c3e3665656424363c21686735303437353a3565)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720898504582 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720898504584 2024.07.13 15:21:44)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 424d404145154354461356181a4414441745414444)
	(_ent
		(_time 1720898504582)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720898504609 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720898504610 2024.07.13 15:21:44)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 525d50510305074550574a0b555552540657045406)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720898504622 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720898504623 2024.07.13 15:21:44)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 626d6f62353535746737773830646b643764616466)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720898504635 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720898504636 2024.07.13 15:21:44)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 717e7771722624672570622b287427777477247773)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720898504654 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720898504655 2024.07.13 15:21:44)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 818e868fd6d6809685878580c7db8384d787d287d78786)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720898504682 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720898504683 2024.07.13 15:21:44)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code a0aea6f7a5f7f3b6f8f4b3fbf5a6a5a7a2a5f6a6a6)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720898504706 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720898504707 2024.07.13 15:21:44)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code b0bfb5e5b6e6e6a5e4bfa3ebe1b7b5b5e6b7b4b6b2)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720898588551 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720898588552 2024.07.13 15:23:08)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 336161373665652662332068623436353234353431)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720898588573 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898588574 2024.07.13 15:23:08)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 5301545155050f45065d46080a55075456545b5507)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720898588589 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720898588590 2024.07.13 15:23:08)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 623064626534317730667238306437646765656734)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720898588615 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720898588616 2024.07.13 15:23:08)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 82d1d38c85d4d294d0d793d9d78481848a85808487)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720898588630 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720898588631 2024.07.13 15:23:08)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 82d1d68d82d5df95848c97db8584808483848184d0)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720898588647 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720898588648 2024.07.13 15:23:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a1f3f3f6f3f7f0b7a5a4e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720898588671 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720898588672 2024.07.13 15:23:08)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code b0e2e7e4b1e6e0a6b5b1f4eae4b6e4b6b4b6b1b7b4)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 923           1720898588688 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720898588689 2024.07.13 15:23:08)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code c0939394c297c2d6c6cfd29a90c694c596c6c3c696)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720898588710 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720898588711 2024.07.13 15:23:08)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code df8d858ddc8988c8dad0cd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720898588723 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720898588725 2024.07.13 15:23:08)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code efbdbabdbcb8eef9ebbefbb5b7e9b9e9bae8ece9e9)
	(_ent
		(_time 1720898588723)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720898588753 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720898588754 2024.07.13 15:23:08)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code ffadaaaffaa8aae8fdfae7a6f8f8fff9abfaa9f9ab)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000110000000001"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720898588768 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720898588769 2024.07.13 15:23:08)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 0e5c53080e5959180b5b1b545c0807085b080d080a)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720898588783 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720898588784 2024.07.13 15:23:08)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 1e4c481849494b084a1f0d44471b48181b184b181c)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720898588801 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720898588802 2024.07.13 15:23:08)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 3d6f6a383f6a3c2a393b393c7b673f386b3b6e3b6b3b3a)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720898588836 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720898588837 2024.07.13 15:23:08)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 5c0f0a5f0a0b0f4a04084f07095a595b5e590a5a5a)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720898588865 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720898588866 2024.07.13 15:23:08)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 6c3e396d393a3a7938637f373d6b69693a6b686a6e)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720907251233 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720907251234 2024.07.13 17:47:31)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code d3d58380d68585c682d3c08882d4d6d5d2d4d5d4d1)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720907251250 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720907251251 2024.07.13 17:47:31)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code e3e5e6b1e5b5bff5b6edf6b8bae5b7e4e6e4ebe5b7)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720907251264 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720907251265 2024.07.13 17:47:31)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code f2f4f6a2f5a4a1e7a0f6e2a8a0f4a7f4f7f5f5f7a4)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720907251288 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720907251289 2024.07.13 17:47:31)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 11164116154741074344004a441712171916131714)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720907251303 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720907251304 2024.07.13 17:47:31)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2126742422767c36272f3478262723272027222773)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720907251318 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720907251319 2024.07.13 17:47:31)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 31376234636760273534726a653730376236343730)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720907251340 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720907251341 2024.07.13 17:47:31)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 40461642411610564541041a144614464446414744)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 923           1720907251361 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720907251362 2024.07.13 17:47:31)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 5057025252075246565f420a005604550656535606)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720907251380 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720907251381 2024.07.13 17:47:31)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 60663b6035363777656f723b346663676466696636)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720907251398 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720907251400 2024.07.13 17:47:31)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 7f792b7f2c287e697b2e6b25277929792a787c7979)
	(_ent
		(_time 1720907251398)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720907251425 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720907251426 2024.07.13 17:47:31)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 8e88da8088d9db998c8b96d789898e88da8bd888da)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720907251438 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720907251439 2024.07.13 17:47:31)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 9e98c5919ec9c9889bcb8bc4cc989798cb989d989a)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720907251451 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720907251452 2024.07.13 17:47:31)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code aea8fef8f9f9fbb8faafbdf4f7abf8a8aba8fba8ac)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720907251472 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720907251473 2024.07.13 17:47:31)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code bdbbece9bfeabcaab9bbb9bcfbe7bfb8ebbbeebbebbbba)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720907251500 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720907251501 2024.07.13 17:47:31)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code ddda8d8f8c8a8ecb8589ce8688dbd8dadfd88bdbdb)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720907251523 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720907251524 2024.07.13 17:47:31)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code fcfaafada9aaaae9a8f3efa7adfbf9f9aafbf8fafe)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1182          1720915494048 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720915494049 2024.07.13 20:04:54)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 4f1d484d4a181a584d4a571648484f491b4a19491b)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000000000"\))((_string \"1110000000010001"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000050 55 1351          1720915503060 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720915503061 2024.07.13 20:05:03)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 87d7828886d1d192d38894dcd6808282d180838185)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720915503750 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720915503751 2024.07.13 20:05:03)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 37673133366161226637246c663032313630313035)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720915503768 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720915503769 2024.07.13 20:05:03)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 4616154545101a501348531d1f40124143414e4012)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720915503783 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720915503784 2024.07.13 20:05:03)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 56060455550005430452460c045003505351515300)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720915503805 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720915503806 2024.07.13 20:05:03)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 75247074752325632720642e207376737d72777370)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720915503824 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720915503825 2024.07.13 20:05:03)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 85d4858a82d2d892838b90dc8283878384838683d7)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720915503838 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720915503839 2024.07.13 20:05:03)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 94c4929bc3c2c5829091d7cfc0929592c793919295)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720915503861 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720915503862 2024.07.13 20:05:03)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code a4f4a7f3a1f2f4b2a1a5e0fef0a2f0a2a0a2a5a3a0)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 923           1720915503888 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 15))
	(_version vf5)
	(_time 1720915503889 2024.07.13 20:05:03)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code c392c497c294c1d5c5ccd19993c597c695c5c0c595)
	(_ent
		(_time 1720832881857)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 10(_ent(_in))))
		(_port(_int curr_address 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 941           1720915503904 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 17))
	(_version vf5)
	(_time 1720915503905 2024.07.13 20:05:03)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code d383dd81858584c4d6dcc18887d5d0d4d7d5dad585)
	(_ent
		(_time 1720832881895)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 11(_ent(_in))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720915503917 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720915503919 2024.07.13 20:05:03)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code e2b2e3b0e5b5e3f4e6b3f6b8bae4b4e4b7e5e1e4e4)
	(_ent
		(_time 1720915503917)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1182          1720915503942 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720915503943 2024.07.13 20:05:03)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code f2a2f3a2a3a5a7e5f0f7eaabf5f5f2f4a6f7a4f4a6)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000000000"\))((_string \"1110000000010001"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720915503955 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720915503956 2024.07.13 20:05:03)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 02520304555555140757175850040b045704010406)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720915503982 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720915503983 2024.07.13 20:05:03)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 21712b24227674377520327b782477272427742723)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000050 55 3178          1720915504008 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720915504009 2024.07.13 20:05:04)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 40104b421617415744464441061a424516461346164647)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 3006          1720915504042 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720915504043 2024.07.13 20:05:04)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 5f0e555c0c080c49070b4c040a595a585d5a095959)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720915504069 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720915504070 2024.07.13 20:05:04)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 7f2f767f2f29296a2b706c242e787a7a29787b797d)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8305          1720916617115 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720916617116 2024.07.13 20:23:37)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 56065354560000430756450d075153505751505154)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 67(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 68(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 70(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 82(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 86(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 89(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 92(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 94(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 98(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 100(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 102(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 104(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 107(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 111(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 114(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 86(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720916617132 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720916617133 2024.07.13 20:23:37)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 6535356465333973306b703e3c63316260626d6331)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720916617149 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720916617150 2024.07.13 20:23:37)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 75252474752326602771652f277320737072727023)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720916617174 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720916617175 2024.07.13 20:23:37)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 84d5828a85d2d492d6d195dfd18287828c83868281)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720916617189 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720916617190 2024.07.13 20:23:37)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 94c5979a92c3c983929a81cd9392969295929792c6)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720916617203 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720916617204 2024.07.13 20:23:37)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a4f4a1f3f3f2f5b2a0a1e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720916617227 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720916617228 2024.07.13 20:23:37)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code c393c396c19593d5c6c2879997c597c5c7c5c2c4c7)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3178          1720916617248 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720916617249 2024.07.13 20:23:37)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code d383d4818684d2c4d7d5d7d29589d1d685d580d585d5d4)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1720916617296 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1720916617297 2024.07.13 20:23:37)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 01500406025603170754135b510755045707020757)
	(_ent
		(_time 1720916617294)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1720916617323 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1720916617324 2024.07.13 20:23:37)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 21712d25757776362474337a752722262527282777)
	(_ent
		(_time 1720916617321)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720916617343 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720916617345 2024.07.13 20:23:37)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 30603334356731263461246a683666366537333636)
	(_ent
		(_time 1720916617343)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720916617369 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720916617370 2024.07.13 20:23:37)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 500053530307054752554809575750560455065604)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720916617383 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720916617384 2024.07.13 20:23:37)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 5f0f535c5c0808495a0a4a050d5956590a595c595b)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720916617404 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720916617405 2024.07.13 20:23:37)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 6f3f686e3b383a793b6e7c35366a39696a693a696d)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3006          1720916617424 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720916617425 2024.07.13 20:23:37)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 7e2f797f2e292d68262a6d252b787b797c7b287878)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720916617449 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720916617450 2024.07.13 20:23:37)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 9ece9a90cdc8c88bca918dc5cf999b9bc8999a989c)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8374          1720916674668 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720916674669 2024.07.13 20:24:34)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 2072242526767635712e337b712725262127262722)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 68(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 69(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 72(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 81(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 84(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 88(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 91(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 94(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 96(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 100(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 102(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 104(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 106(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 109(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 113(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 116(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 88(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 8374          1720916675834 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720916675835 2024.07.13 20:24:35)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code b4e6bce1b6e2e2a1e5baa7efe5b3b1b2b5b3b2b3b6)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 68(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 69(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 72(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 81(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 84(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 88(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 91(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 94(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 96(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 100(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 102(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 104(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 106(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 109(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 113(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 116(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 88(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720916675852 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720916675853 2024.07.13 20:24:35)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code c4969990c59298d291cad19f9dc290c3c1c3ccc290)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720916675868 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720916675869 2024.07.13 20:24:35)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code d4868886d58287c186d0c48e86d281d2d1d3d3d182)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720916675898 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720916675899 2024.07.13 20:24:35)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code f3a0f8a3f5a5a3e5a1a6e2a8a6f5f0f5fbf4f1f5f6)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720916675912 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720916675913 2024.07.13 20:24:35)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0251540502555f15040c175b050400040304010450)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720916675926 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720916675927 2024.07.13 20:24:35)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 025052045354531406074159560403045105070403)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720916675957 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720916675958 2024.07.13 20:24:35)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 227077262174723427236678762476242624232526)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3178          1720916675973 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720916675974 2024.07.13 20:24:35)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 316363346666302635373530776b333467376237673736)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1720916676001 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1720916676002 2024.07.13 20:24:35)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 51020053520653475704430b015705540757525707)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1720916676016 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1720916676017 2024.07.13 20:24:36)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 60323860353637776535723b346663676466696636)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720916676028 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720916676030 2024.07.13 20:24:36)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 70222770752771667421642a287626762577737676)
	(_ent
		(_time 1720916676028)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1150          1720916676054 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720916676055 2024.07.13 20:24:36)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 8fddd8818ad8da988d8a97d688888f89db8ad989db)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 3)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720916676067 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720916676068 2024.07.13 20:24:36)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 8fddd7818cd8d8998ada9ad5dd898689da898c898b)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720916676081 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720916676082 2024.07.13 20:24:36)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 9fcdcc91cbc8ca89cb9e8cc5c69ac9999a99ca999d)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3006          1720916676095 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720916676096 2024.07.13 20:24:36)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code aefdfdf9fef9fdb8f6fabdf5fba8aba9acabf8a8a8)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720916676120 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720916676121 2024.07.13 20:24:36)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code ce9c9e9a9d9898db9ac1dd959fc9cbcb98c9cac8cc)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1182          1720916723733 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720916723734 2024.07.13 20:25:23)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code c7c8c592939092d0c5c5df9ec0c0c7c193c291c193)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 8374          1720916727460 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720916727461 2024.07.13 20:25:27)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 5d0a5f5f0f0b0b480c534e060c5a585b5c5a5b5a5f)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 68(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 69(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 72(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 81(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 84(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 88(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 91(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 94(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 96(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 100(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 102(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 104(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 106(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 109(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 113(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 116(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 88(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720916727478 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720916727479 2024.07.13 20:25:27)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 6d3a3a6c3c3b317b38637836346b396a686a656b39)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720916727491 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720916727492 2024.07.13 20:25:27)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 7d2a2b7c2c2b2e682f796d272f7b287b787a7a782b)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720916727517 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720916727518 2024.07.13 20:25:27)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 8cda8d82dadadc9aded99dd7d98a8f8a848b8e8a89)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720916727530 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720916727531 2024.07.13 20:25:27)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 9cca9892cdcbc18b9a9289c59b9a9e9a9d9a9f9ace)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720916727545 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720916727546 2024.07.13 20:25:27)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code abfca9fcaafdfabdafaee8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720916727567 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720916727568 2024.07.13 20:25:27)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code bbecbcefe8edebadbebaffe1efbdefbdbfbdbabcbf)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3178          1720916727581 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720916727582 2024.07.13 20:25:27)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code cb9ccb9ecf9ccadccfcdcfca8d91c9ce9dcd98cd9dcdcc)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1720916727611 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1720916727612 2024.07.13 20:25:27)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code eabce9b8b9bde8fcecbff8b0baecbeefbcece9ecbc)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1720916727627 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1720916727628 2024.07.13 20:25:27)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code faadf0aafeacadedffafe8a1aefcf9fdfefcf3fcac)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720916727639 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720916727641 2024.07.13 20:25:27)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 095e0b0e055e081f0d581d53510f5f0f5c0e0a0f0f)
	(_ent
		(_time 1720916727639)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1182          1720916727665 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720916727666 2024.07.13 20:25:27)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 287f2a2c737f7d3f2a2a30712f2f282e7c2d7e2e7c)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 4)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720916727678 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720916727679 2024.07.13 20:25:27)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 287f252c757f7f3e2d7d3d727a2e212e7d2e2b2e2c)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720916727691 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720916727692 2024.07.13 20:25:27)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 386f3e3c326f6d2e6c392b62613d6e3e3d3e6d3e3a)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3006          1720916727705 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720916727706 2024.07.13 20:25:27)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 481e4e4a451f1b5e101c5b131d4e4d4f4a4d1e4e4e)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720916727730 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720916727731 2024.07.13 20:25:27)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 67306266663131723368743c366062623160636165)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1214          1720918225593 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720918225594 2024.07.13 20:50:25)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 6a6b3a6a683d3f7d686872336d6d6a6c3e6f3c6c3e)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 8374          1720918230627 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720918230628 2024.07.13 20:50:30)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 121d101416444407431c0149431517141315141510)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 68(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 69(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 72(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 81(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 84(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 88(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 91(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 94(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 96(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 100(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 102(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 104(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 106(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 109(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 113(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 116(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 88(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720918230649 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720918230650 2024.07.13 20:50:30)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 313e663535676d27643f246a683765363436393765)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720918230671 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720918230672 2024.07.13 20:50:30)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 404f1642451613551244501a124615464547474516)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720918230713 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720918230714 2024.07.13 20:50:30)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 6f616e6f3c393f793d3a7e343a696c6967686d696a)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720918230733 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720918230734 2024.07.13 20:50:30)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 7f717b7f2b28226879716a2678797d797e797c792d)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720918230751 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720918230752 2024.07.13 20:50:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8f808d818ad9de998b8accd4db898e89dc888a898e)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720918230791 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720918230792 2024.07.13 20:50:30)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code bdb2bae9e8ebedabb8bcf9e7e9bbe9bbb9bbbcbab9)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3178          1720918230815 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720918230816 2024.07.13 20:50:30)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code cdc2cd98cf9accdac9cbc9cc8b97cfc89bcb9ecb9bcbca)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1720918230866 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1720918230867 2024.07.13 20:50:30)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 0c02080b5d5b0e1a0a591e565c0a58095a0a0f0a5a)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1720918230885 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1720918230886 2024.07.13 20:50:30)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 1b14161c1c4d4c0c1e4e09404f1d181c1f1d121d4d)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720918230903 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720918230905 2024.07.13 20:50:30)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 2b24292e7c7c2a3d2f7a3f71732d7d2d7e2c282d2d)
	(_ent
		(_time 1720918230903)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1720918230939 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720918230940 2024.07.13 20:50:30)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 4a454848481d1f5d484852134d4d4a4c1e4f1c4c1e)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720918230958 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720918230959 2024.07.13 20:50:30)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 5a5557595e0d0d4c5f0f4f00085c535c0f5c595c5e)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720918231020 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720918231021 2024.07.13 20:50:31)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 98979e9692cfcd8ecc998bc2c19dce9e9d9ecd9e9a)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3006          1720918231039 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720918231040 2024.07.13 20:50:31)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b7b9b1e3b5e0e4a1efe3a4ece2b1b2b0b5b2e1b1b1)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720918231075 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720918231076 2024.07.13 20:50:31)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code d7d8d284d68181c283d8c48c86d0d2d281d0d3d1d5)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000050 55 3178          1720920246654 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720920246655 2024.07.13 21:24:06)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 313234346666302635373530776b333467376237673736)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(28)(1)(2)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(28)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 8374          1720920266207 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720920266208 2024.07.13 21:24:26)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 8cdb8f83d9dada99dd829fd7dd8b898a8d8b8a8b8e)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 68(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 69(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 72(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 81(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 84(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 88(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 91(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 94(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 96(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 100(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 102(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 104(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 106(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 109(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 113(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 116(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 88(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720920266238 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720920266239 2024.07.13 21:24:26)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code abfcfdfdfcfdf7bdfea5bef0f2adffacaeaca3adff)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720920266263 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720920266264 2024.07.13 21:24:26)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code ca9d9d9f9e9c99df98ceda9098cc9fcccfcdcdcf9c)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720920266304 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720920266305 2024.07.13 21:24:26)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code f9aff9a9f5afa9efabace8a2acfffafff1fefbfffc)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720920266328 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720920266329 2024.07.13 21:24:26)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 095f0d0e025e541e0f071c500e0f0b0f080f0a0f5b)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720920266360 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720920266361 2024.07.13 21:24:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 287f2a2c737e793e2c2d6b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720920266408 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720920266409 2024.07.13 21:24:26)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 57005054510107415256130d035103515351565053)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3178          1720920266438 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720920266439 2024.07.13 21:24:26)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 762176772621776172707277302c747320702570207071)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1720920266485 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1720920266486 2024.07.13 21:24:26)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code a5f3a6f3a2f2a7b3a3f0b7fff5a3f1a0f3a3a6a3f3)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1720920266509 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1720920266510 2024.07.13 21:24:26)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code c493ce91959293d3c191d69f90c2c7c3c0c2cdc292)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720920266532 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720920266534 2024.07.13 21:24:26)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code d483d187d583d5c2d085c08e8cd282d281d3d7d2d2)
	(_ent
		(_time 1720920266532)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1720920266573 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720920266574 2024.07.13 21:24:26)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 035401055354561401011b5a040403055706550557)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720920266593 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720920266594 2024.07.13 21:24:26)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 12451f15454545041747074840141b144714111416)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720920266618 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720920266619 2024.07.13 21:24:26)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 3265343632656724663321686b3764343734673430)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3006          1720920266640 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720920266641 2024.07.13 21:24:26)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 41174743451612571915521a144744464344174747)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720920266709 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720920266710 2024.07.13 21:24:26)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 8fd88a80dfd9d99adb809cd4de888a8ad9888b898d)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 8374          1720920418577 structural
(_unit VHDL(avr_cpu 0 7(structural 0 15))
	(_version vf5)
	(_time 1720920418578 2024.07.13 21:26:58)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code c393c797c69595d692cdd09892c4c6c5c2c4c5c4c1)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 66(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 68(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 69(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 72(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 81(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu 0 84(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(data_out1reg))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 88(_ent . mux)
		(_gen
			((n)(_code 1))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 91(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 94(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst data_memory 0 96(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_data))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 100(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 102(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 104(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 106(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 109(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 113(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 116(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 16(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 17(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 18(_arch(_uni))))
		(_sig(_int next_pc 1 0 19(_arch(_uni))))
		(_sig(_int memRead -1 0 21(_arch(_uni))))
		(_sig(_int memWrite -1 0 22(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 25(_arch(_uni))))
		(_sig(_int wb2_type -1 0 26(_arch(_uni))))
		(_sig(_int branch -1 0 27(_arch(_uni))))
		(_sig(_int addorsub -1 0 28(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 29(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 30(_arch(_uni))))
		(_sig(_int iostatus -1 0 31(_arch(_uni))))
		(_sig(_int data1ormux -1 0 32(_arch(_uni))))
		(_sig(_int setorclr -1 0 33(_arch(_uni))))
		(_sig(_int stackWrite -1 0 34(_arch(_uni))))
		(_sig(_int sregWrite -1 0 35(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 36(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 37(_arch(_uni))))
		(_sig(_int datamem_address -1 0 38(_arch(_uni))))
		(_sig(_int pc_control -1 0 39(_arch(_uni))))
		(_sig(_int irreg_control -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 41(_arch(_uni))))
		(_sig(_int pc_operation 2 0 42(_arch(_uni))))
		(_sig(_int pc_settype -1 0 43(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 46(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 46(_arch(_uni))))
		(_sig(_int selected_address 1 0 47(_arch(_uni))))
		(_sig(_int pc_write 4 0 48(_arch(_uni))))
		(_sig(_int write_data 4 0 49(_arch(_uni))))
		(_sig(_int statusReg 4 0 50(_arch(_uni))))
		(_sig(_int prepost_data 1 0 51(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 52(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 53(_arch(_uni))))
		(_sig(_int alu_output 4 0 56(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 56(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 58(_arch(_uni))))
		(_sig(_int data_branch 4 0 58(_arch(_uni))))
		(_sig(_int branch_enable -1 0 59(_arch(_uni))))
		(_sig(_int wbdataone 4 0 61(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 61(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 63(_arch(_uni))))
		(_type(_int ~ANONYMOUS~1 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 88(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(49))(_sens(31)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1028          1720920418601 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720920418602 2024.07.13 21:26:58)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code e2b2b3b0e5b4bef4b7ecf7b9bbe4b6e5e7e5eae4b6)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1720920418630 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1720920418631 2024.07.13 21:26:58)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 01515207055752145305115b530754070406060457)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1720920418710 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1720920418711 2024.07.13 21:26:58)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 4f1e4b4d1c191f591d1a5e141a494c4947484d494a)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1720920418746 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1720920418747 2024.07.13 21:26:58)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 6f3e6e6e3b38327869617a3668696d696e696c693d)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1653          1720920418765 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1720920418766 2024.07.13 21:26:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7e2e797f78282f687a7b3d252a787f782d797b787f)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2142          1720920418801 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 29))
	(_version vf5)
	(_time 1720920418802 2024.07.13 21:26:58)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 9dcd9f92c8cbcd8b989cd9c7c99bc99b999b9c9a99)
	(_ent
		(_time 1720832881814)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int dataout 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 31(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 32(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(13(100))))))
			(line__37(_arch 1 0 37(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(13(102))(13(101))))))
			(write(_arch 2 0 39(_prcs(_trgt(13)(13(100))(13(102))(13(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 61(_prcs(_simple)(_trgt(12))(_sens(2)(3)(13))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3178          1720920418830 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 55))
	(_version vf5)
	(_time 1720920418831 2024.07.13 21:26:58)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code bdedb8e9bfeabcaab9bbb9bcfbe7bfb8ebbbeebbebbbba)
	(_ent
		(_time 1720832882065)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int iostatus -1 0 31(_ent(_out))))
		(_port(_int data1ormux -1 0 32(_ent(_out))))
		(_port(_int setorclr -1 0 33(_ent(_out))))
		(_port(_int stackWrite -1 0 35(_ent(_out))))
		(_port(_int sregWrite -1 0 36(_ent(_out))))
		(_port(_int retlatchlo -1 0 38(_ent(_out))))
		(_port(_int retlatchhi -1 0 39(_ent(_out))))
		(_port(_int datamem_address -1 0 41(_ent(_out))))
		(_port(_int pc_control -1 0 43(_ent(_out))))
		(_port(_int irreg_control -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 47(_ent(_out))))
		(_port(_int pc_operation 1 0 49(_ent(_out))))
		(_port(_int pc_settype -1 0 50(_ent(_out))))
		(_port(_int ALU_enable -1 0 51(_ent(_out))))
		(_type(_int state 0 57(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state (_to i 0 i 11))))
		(_sig(_int present_state 3 0 60(_arch(_uni))))
		(_sig(_int next_state 3 0 60(_arch(_uni))))
		(_var(_int get_command -3 0 75(_prcs 1)))
		(_var(_int get_command -3 0 322(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 63(_prcs(_simple)(_trgt(28))(_sens(0)(3))(_read(29)))))
			(outputs(_arch 1 0 74(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(1)(2)(28)))))
			(nxt_state(_arch 2 0 321(_prcs(_simple)(_trgt(29))(_sens(1)(2)(28)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1720920418870 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1720920418871 2024.07.13 21:26:58)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code ecbdeabebdbbeefaeab9feb6bceab8e9baeaefeaba)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1720920418889 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1720920418890 2024.07.13 21:26:58)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code fbabf4abfcadacecfeaee9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1720920418908 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1720920418910 2024.07.13 21:26:58)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 0b5b0a0c5c5c0a1d0f5a1f51530d5d0d5e0c080d0d)
	(_ent
		(_time 1720920418908)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1720920418943 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1720920418944 2024.07.13 21:26:58)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 2a7a2b2e287d7f3d282832732d2d2a2c7e2f7c2c7e)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1720920418961 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1720920418962 2024.07.13 21:26:58)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 4919474b151e1e5f4c1c5c131b4f404f1c4f4a4f4d)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1720920418979 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1720920418980 2024.07.13 21:26:58)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 59095c5b520e0c4f0d584a03005c0f5f5c5f0c5f5b)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3006          1720920418997 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1720920418998 2024.07.13 21:26:58)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 69386c69653e3a7f313d7a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_var(_int get_command -2 0 126(_prcs 3)))
		(_var(_int get_command -2 0 159(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 102(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 114(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 125(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 158(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1720920419073 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1720920419074 2024.07.13 21:26:59)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code b7e7b1e2b6e1e1a2e3b8a4ece6b0b2b2e1b0b3b1b5)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000049 55 764           1721234413580 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721234413581 2024.07.17 12:40:13)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 20737024267773362525367a762624262626272624)
	(_ent
		(_time 1721234413578)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000049 55 764           1721266798251 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 18))
	(_version vf5)
	(_time 1721266798252 2024.07.17 21:39:58)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code c0c7c795c69793d6c5c5d69a96c6c4c6c6c6c7c6c4)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000049 55 764           1721266887292 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 18))
	(_version vf5)
	(_time 1721266887293 2024.07.17 21:41:27)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 8787d58986d0d491828291ddd18183818181808183)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721266887298 structural
(_unit VHDL(full_adder 0 31(structural 0 41))
	(_version vf5)
	(_time 1721266887299 2024.07.17 21:41:27)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 8787d78885d08091d585c1ddd78183818381828085)
	(_ent
		(_time 1721266887296)
	)
	(_inst instance_one 0 45(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 46(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 42(_arch(_uni))))
		(_sig(_int temp2 -1 0 42(_arch(_uni))))
		(_sig(_int temp3 -1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000049 55 764           1721269947726 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721269947727 2024.07.17 22:32:27)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 5d595b5e0f0a0e4b58584b070b5b595b5b5b5a5b59)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721269947736 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1721269947737 2024.07.17 22:32:27)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 6d69696c3c3a6a7b3f6f2b373d6b696b696b686a6f)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000049 55 764           1721269959403 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721269959404 2024.07.17 22:32:39)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code f5f7a7a5f6a2a6e3f0f0e3afa3f3f1f3f3f3f2f3f1)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721269959409 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1721269959410 2024.07.17 22:32:39)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code f5f7a5a4f5a2f2e3a7f7b3afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 2950          1721269959415 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1721269959416 2024.07.17 22:32:39)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 04070102095357120f02105e57020d030002050200)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1275          1721669952534 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1721669952535 2024.07.22 13:39:12)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code 68673c68693f697e68397a33306d3e6e6b6e3e6f6d)
	(_ent
		(_time 1721669952530)
	)
	(_object
		(_gen(_int n -1 0 8 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1721671385970 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1721671385971 2024.07.22 14:03:05)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code c5c493909392c3d092c5d59e96c3c0c2c6c3c6c3c4)
	(_ent
		(_time 1721671385968)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1275          1721671424730 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1721671424731 2024.07.22 14:03:44)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code 3334373639643225336221686b3665353035653436)
	(_ent
		(_time 1721671424728)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1239          1721672937972 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1721672937973 2024.07.22 14:28:57)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code 45401146471245524747521f404245424243114245)
	(_ent
		(_time 1721672937970)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 3163          1721682021794 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1721682021795 2024.07.22 17:00:21)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code f9adf3a9f5aeaaefa2ffeaa2acfffcfefbfcafffff)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(14)(7)(8(d_2_0))(8)(9))(_sens(10)(2))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(13)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(11)(2))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(11)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 3407          1721684604018 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721684604019 2024.07.22 17:43:24)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code c4c091919693c5d3c0c2cf91829ec6c192c297c292c2c3)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 9635          1721684633921 structural
(_unit VHDL(avr_cpu 0 7(structural 0 16))
	(_version vf5)
	(_time 1721684633922 2024.07.22 17:43:53)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 96c1939896c0c083c8c285cdc79193909791909194)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 79(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 81(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 82(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 85(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 94(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 97(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 99(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 103(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 106(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 109(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 112(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 116(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 120(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 122(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 124(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 126(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 129(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 133(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 136(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 17(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 18(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 19(_arch(_uni))))
		(_sig(_int next_pc 1 0 20(_arch(_uni))))
		(_sig(_int memRead -1 0 22(_arch(_uni))))
		(_sig(_int memWrite -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 24(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 26(_arch(_uni))))
		(_sig(_int wb2_type -1 0 27(_arch(_uni))))
		(_sig(_int branch -1 0 28(_arch(_uni))))
		(_sig(_int addorsub -1 0 29(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 30(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 31(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 32(_arch(_uni))))
		(_sig(_int iostatus -1 0 33(_arch(_uni))))
		(_sig(_int data1ormux -1 0 34(_arch(_uni))))
		(_sig(_int setorclr -1 0 35(_arch(_uni))))
		(_sig(_int stackWrite -1 0 36(_arch(_uni))))
		(_sig(_int sregWrite -1 0 37(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 38(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 39(_arch(_uni))))
		(_sig(_int datamem_address -1 0 40(_arch(_uni))))
		(_sig(_int pc_control -1 0 41(_arch(_uni))))
		(_sig(_int irreg_control -1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 43(_arch(_uni))))
		(_sig(_int pc_operation 2 0 44(_arch(_uni))))
		(_sig(_int pc_settype -1 0 45(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 49(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 49(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 49(_arch(_uni))))
		(_sig(_int selected_address 1 0 50(_arch(_uni))))
		(_sig(_int pc_write 4 0 51(_arch(_uni))))
		(_sig(_int write_data 4 0 52(_arch(_uni))))
		(_sig(_int statusReg 4 0 53(_arch(_uni))))
		(_sig(_int prepost_data 1 0 54(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 55(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 56(_arch(_uni))))
		(_sig(_int alu_output 4 0 59(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 59(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 61(_arch(_uni))))
		(_sig(_int data_branch 4 0 61(_arch(_uni))))
		(_sig(_int branch_enable -1 0 62(_arch(_uni))))
		(_sig(_int wbdataone 4 0 64(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 64(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 66(_arch(_uni))))
		(_sig(_int mux_address1 1 0 68(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 70(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 72(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 74(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 75(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 76(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 103(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 106(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(56))(_sens(32)(33)))))
			(line__106(_arch 1 0 106(_assignment(_trgt(57))(_sens(5(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000051 55 9635          1721684658457 structural
(_unit VHDL(avr_cpu 0 7(structural 0 16))
	(_version vf5)
	(_time 1721684658458 2024.07.22 17:44:18)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 6a6c6f6b3d3c3c7f343e79313b6d6f6c6b6d6c6d68)
	(_ent
		(_time 1720831819471)
	)
	(_inst pc 0 79(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 81(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 82(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 85(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 94(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 97(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 99(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 103(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 106(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 109(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 112(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 116(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 120(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 122(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 124(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 126(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 129(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 133(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 136(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 17(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 18(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 19(_arch(_uni))))
		(_sig(_int next_pc 1 0 20(_arch(_uni))))
		(_sig(_int memRead -1 0 22(_arch(_uni))))
		(_sig(_int memWrite -1 0 23(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 24(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 26(_arch(_uni))))
		(_sig(_int wb2_type -1 0 27(_arch(_uni))))
		(_sig(_int branch -1 0 28(_arch(_uni))))
		(_sig(_int addorsub -1 0 29(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 30(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 31(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 32(_arch(_uni))))
		(_sig(_int iostatus -1 0 33(_arch(_uni))))
		(_sig(_int data1ormux -1 0 34(_arch(_uni))))
		(_sig(_int setorclr -1 0 35(_arch(_uni))))
		(_sig(_int stackWrite -1 0 36(_arch(_uni))))
		(_sig(_int sregWrite -1 0 37(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 38(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 39(_arch(_uni))))
		(_sig(_int datamem_address -1 0 40(_arch(_uni))))
		(_sig(_int pc_control -1 0 41(_arch(_uni))))
		(_sig(_int irreg_control -1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 43(_arch(_uni))))
		(_sig(_int pc_operation 2 0 44(_arch(_uni))))
		(_sig(_int pc_settype -1 0 45(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 49(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 49(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 49(_arch(_uni))))
		(_sig(_int selected_address 1 0 50(_arch(_uni))))
		(_sig(_int pc_write 4 0 51(_arch(_uni))))
		(_sig(_int write_data 4 0 52(_arch(_uni))))
		(_sig(_int statusReg 4 0 53(_arch(_uni))))
		(_sig(_int prepost_data 1 0 54(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 55(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 56(_arch(_uni))))
		(_sig(_int alu_output 4 0 59(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 59(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 61(_arch(_uni))))
		(_sig(_int data_branch 4 0 61(_arch(_uni))))
		(_sig(_int branch_enable -1 0 62(_arch(_uni))))
		(_sig(_int wbdataone 4 0 64(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 64(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 66(_arch(_uni))))
		(_sig(_int mux_address1 1 0 68(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 70(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 72(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 74(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 75(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 76(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 103(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 106(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(56))(_sens(32)(33)))))
			(line__106(_arch 1 0 106(_assignment(_trgt(57))(_sens(5(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000051 55 1028          1721684658522 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721684658523 2024.07.22 17:44:18)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code a8aef8fea5fef4befda6bdf3f1aefcafadafa0aefc)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1721684658557 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721684658558 2024.07.22 17:44:18)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code d7d18685d58184c285d3c78d85d182d1d2d0d0d281)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1721684658596 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721684658597 2024.07.22 17:44:18)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code f6f1f0a6f5a0a6e0a4a3e7ada3f0f5f0fef1f4f0f3)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1721684658631 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1721684658632 2024.07.22 17:44:18)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 1512171312424802131b004c121317131413161347)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 2269          1721684658661 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1721684658662 2024.07.22 17:44:18)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 3533343031636523303a716f613361333133343231)
	(_ent
		(_time 1721684658659)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 25(_array -1((_dto i 4 i 0)))))
		(_port(_int ioaddress 2 0 25(_ent(_in))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 3((_to i 0 i 65535)))))
		(_sig(_int dataMemory 4 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(14(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(14(102))(14(101))))))
			(write(_arch 2 0 41(_prcs(_trgt(14)(14(100))(14(102))(14(101)))(_sens(0)(1)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8)))(_dssslsensitivity 2)(_mon))))
			(read(_arch 3 0 63(_prcs(_simple)(_trgt(13))(_sens(2)(3)(14))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000050 55 3407          1721684658690 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721684658691 2024.07.22 17:44:18)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 545252570603554350525f01120e565102520752025253)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1721684658721 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1721684658722 2024.07.22 17:44:18)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 737476737224716575266129237527762575707525)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1721684658753 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1721684658754 2024.07.22 17:44:18)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 92949e9dc5c4c58597c780c9c694919596949b94c4)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1721684658775 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1721684658777 2024.07.22 17:44:18)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code b2b4b1e7b5e5b3a4b6e3a6e8eab4e4b4e7b5b1b4b4)
	(_ent
		(_time 1721684658775)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1721684658809 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1721684658810 2024.07.22 17:44:18)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code d1d7d283838684c6d3d3c988d6d6d1d785d487d785)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1721684658836 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1721684658837 2024.07.22 17:44:18)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code e1e7edb2b5b6b6f7e4b4f4bbb3e7e8e7b4e7e2e7e5)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1721684658868 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1721684658869 2024.07.22 17:44:18)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 0f090b085b585a195b0e1c55560a59090a095a090d)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3163          1721684658899 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1721684658900 2024.07.22 17:44:18)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 2f282b2b7c787c3974293c747a292a282d2a792929)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1351          1721684659014 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721684659015 2024.07.22 17:44:19)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 9c9a9b92c9caca89c8938fc7cd9b9999ca9b989a9e)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 22(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_cnst(_int period -2 0 18(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 19(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)(3)))))
			(time_cntrl(_arch 2 0 37(_prcs(_wait_for)(_trgt(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000049 55 764           1721684659045 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721684659046 2024.07.22 17:44:19)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code bbbdb9efefece8adbebeade1edbdbfbdbdbdbcbdbf)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721684659054 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1721684659055 2024.07.22 17:44:19)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code bbbdbbeeececbcade9b9fde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 2950          1721684659063 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1721684659064 2024.07.22 17:44:19)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code cbcdc89e909c98ddc0ccdf9198cdc2cccfcdcacdcf)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1275          1721684659095 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1721684659096 2024.07.22 17:44:19)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code eaeceeb9b2bdebfceabbf8b1b2efbcece9ecbcedef)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1721684659130 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1721684659131 2024.07.22 17:44:19)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code 090f0d0f535e0f1c5e0919525a0f0c0e0a0f0a0f08)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1239          1721684659163 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1721684659164 2024.07.22 17:44:19)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code 292e2e2c277e293e2b2b3e732c2e292e2e2f7d2e29)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1653          1721684676942 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1721684676943 2024.07.22 17:44:36)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9e9ccc9198c8cf889a9bddc5ca989f98cd999b989f)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . behavorial 1 -1)
)
I 000050 55 3407          1721686688759 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721686688760 2024.07.22 18:18:08)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 5202075106055345565459071408505704540154045455)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(32)(1)(2)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(32)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 2174          1721691501784 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1721691501785 2024.07.22 19:38:21)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 2a2b2e2e7a7c7a3c2f7d6e707e2c7e2c2e2c2b2d2e)
	(_ent
		(_time 1721691501772)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_input -1 0 25(_ent(_in))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(14(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(14(102))(14(101))))))
			(write(_arch 2 0 41(_prcs(_simple)(_trgt(14)(14(100))(14(102))(14(101))(14(2_7)))(_sens(0)(1))(_mon)(_read(14)(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)))))
			(read(_arch 3 0 64(_prcs(_simple)(_trgt(13))(_sens(14)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 1690          1721692889882 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1721692889883 2024.07.22 20:01:29)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 77782376232126617374342c237176712470727176)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 1028          1721692906425 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721692906426 2024.07.22 20:01:46)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 0a58080d5e5c561c5f041f51530c5e0d0f0d020c5e)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1721692906456 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721692906457 2024.07.22 20:01:46)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 2a78292e7e7c793f782e3a70782c7f2c2f2d2d2f7c)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1721692906498 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721692906499 2024.07.22 20:01:46)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 580b0c5b550e084e0a0d49030d5e5b5e505f5a5e5d)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1721692906529 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1721692906530 2024.07.22 20:01:46)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 782b2978722f256f7e766d217f7e7a7e797e7b7e2a)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1690          1721692906553 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1721692906554 2024.07.22 20:01:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 87d5d089d3d1d6918384c4dcd3818681d480828186)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2386          1721692906582 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1721692906583 2024.07.22 20:01:46)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code a7f5f5f0a1f1f7b1a2f3e3fdf3a1f3a1a3a1a6a0a3)
	(_ent
		(_time 1721692906580)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_VPORTAIN -1 0 25(_ent(_in))))
		(_port(_int temp_VPORTDOUT -1 0 26(_ent(_out))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(15(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(15(102))(15(101))))))
			(line__41(_arch 2 0 41(_assignment(_alias((temp_VPORTDOUT)(dataMemory(13_7))))(_simpleassign BUF)(_trgt(13))(_sens(15(13_7))))))
			(write(_arch 3 0 42(_prcs(_simple)(_trgt(15)(15(100))(15(102))(15(101))(15(2_7)))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)(15)))))
			(read(_arch 4 0 65(_prcs(_simple)(_trgt(14))(_sens(2)(3)(15))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (15(13_7))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 3421          1721692906613 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721692906614 2024.07.22 20:01:46)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code c69493939691c7d1c2c0cd93809cc4c390c095c090c0c1)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(770)
		(771)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1721692906654 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1721692906655 2024.07.22 20:01:46)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f5a6a3a4f2a2f7e3f3a0e7afa5f3a1f0a3f3f6f3a3)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1721692906679 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1721692906680 2024.07.22 20:01:46)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 04570d02555253130151165f5002070300020d0252)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1721692906701 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1721692906704 2024.07.22 20:01:46)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 24772221257325322075307e7c2272227123272222)
	(_ent
		(_time 1721692906701)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1721692906749 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1721692906750 2024.07.22 20:01:46)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 520154510305074550504a0b555552540657045406)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1110000000001000"\))((_string \"1110000000011000"\))((_string \"0000111100010000"\))((_string \"1100111111111110"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1721692906781 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1721692906782 2024.07.22 20:01:46)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 72217b73252525647727672820747b742774717476)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1721692906813 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1721692906814 2024.07.22 20:01:46)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 91c2939f92c6c487c59082cbc894c7979497c49793)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3163          1721692906829 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1721692906830 2024.07.22 20:01:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code a1f3a3f6a5f6f2b7faa7b2faf4a7a4a6a3a4f7a7a7)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000051 55 1275          1721692906864 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1721692906865 2024.07.22 20:01:46)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code c093c295c997c1d6c091d29b98c596c6c3c696c7c5)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1721692906890 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1721692906891 2024.07.22 20:01:46)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code df8cdc8dda88d9ca88dfcf848cd9dad8dcd9dcd9de)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1239          1721692906918 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1721692906919 2024.07.22 20:01:46)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code feacfeafaca9fee9fcfce9a4fbf9fef9f9f8aaf9fe)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 764           1721692906943 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721692906944 2024.07.22 20:01:46)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 0e5d0b085d595d180b0b185458080a08080809080a)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721692906949 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1721692906950 2024.07.22 20:01:46)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 1e4d19184e4919084c1c58444e181a181a181b191c)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 2950          1721692906955 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1721692906956 2024.07.22 20:01:46)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 1e4d1a1942494d0815190a444d1817191a181f181a)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 9805          1721693064146 structural
(_unit VHDL(avr_cpu 0 8(structural 0 18))
	(_version vf5)
	(_time 1721693064147 2024.07.22 20:04:24)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 21232724267777347f73327a702624272026272623)
	(_ent
		(_time 1721693064143)
	)
	(_inst pc 0 81(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 83(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 84(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 87(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 96(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 99(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 101(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 105(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 108(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 111(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 116(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 118(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((temp_VPORTAIN)(push_button))
			((temp_VPORTDOUT)(temp_output))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 122(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 124(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 126(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 128(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 131(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 135(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 138(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int push_button -1 0 12(_ent(_in))))
		(_port(_int temp_output -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 19(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 20(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 21(_arch(_uni))))
		(_sig(_int next_pc 1 0 22(_arch(_uni))))
		(_sig(_int memRead -1 0 24(_arch(_uni))))
		(_sig(_int memWrite -1 0 25(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 26(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 28(_arch(_uni))))
		(_sig(_int wb2_type -1 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_sig(_int addorsub -1 0 31(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 32(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 33(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 34(_arch(_uni))))
		(_sig(_int iostatus -1 0 35(_arch(_uni))))
		(_sig(_int data1ormux -1 0 36(_arch(_uni))))
		(_sig(_int setorclr -1 0 37(_arch(_uni))))
		(_sig(_int stackWrite -1 0 38(_arch(_uni))))
		(_sig(_int sregWrite -1 0 39(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 40(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 41(_arch(_uni))))
		(_sig(_int datamem_address -1 0 42(_arch(_uni))))
		(_sig(_int pc_control -1 0 43(_arch(_uni))))
		(_sig(_int irreg_control -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 45(_arch(_uni))))
		(_sig(_int pc_operation 2 0 46(_arch(_uni))))
		(_sig(_int pc_settype -1 0 47(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 51(_arch(_uni))))
		(_sig(_int selected_address 1 0 52(_arch(_uni))))
		(_sig(_int pc_write 4 0 53(_arch(_uni))))
		(_sig(_int write_data 4 0 54(_arch(_uni))))
		(_sig(_int statusReg 4 0 55(_arch(_uni))))
		(_sig(_int prepost_data 1 0 56(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 57(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 58(_arch(_uni))))
		(_sig(_int alu_output 4 0 61(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 61(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 63(_arch(_uni))))
		(_sig(_int data_branch 4 0 63(_arch(_uni))))
		(_sig(_int branch_enable -1 0 64(_arch(_uni))))
		(_sig(_int wbdataone 4 0 66(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 66(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 68(_arch(_uni))))
		(_sig(_int mux_address1 1 0 70(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 72(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 74(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 76(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 77(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 78(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 105(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 108(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(58))(_sens(34)(35)))))
			(line__108(_arch 1 0 108(_assignment(_trgt(59))(_sens(7(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000050 55 1515          1721693118931 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721693118932 2024.07.22 20:05:18)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 2e297b2b7d78783b7a793d757f292b2b78292a282c)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(clock_gen(_arch 1 0 27(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 2 0 38(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 5 -1)
)
I 000051 55 1214          1721693915048 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1721693915049 2024.07.22 20:18:35)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code fbf9ffabfaacaeecf9f9e3a2fcfcfbfdaffeadfdaf)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1001101100010111"\))((_string \"1001100001101111"\))((_string \"1001100100010111"\))((_string \"1001101001101111"\))((_string \"1100111111111011"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000050 55 1587          1721694004605 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721694004606 2024.07.22 20:20:04)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code d681d785d68080c383d4c58d87d1d3d380d1d2d0d4)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000050 55 1587          1721694056111 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721694056112 2024.07.22 20:20:56)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 020252050654541757001159530507075405060400)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000050 55 3421          1721694386897 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721694386898 2024.07.22 20:26:26)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 1f1e1a181f481e081b19144a59451d1a49194c19491918)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(32)(1)(2)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(32)(1)(2)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(771)
		(770)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 9805          1721694388259 structural
(_unit VHDL(avr_cpu 0 8(structural 0 18))
	(_version vf5)
	(_time 1721694388260 2024.07.22 20:26:28)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 7e7f2d7e2d28286b202c6d252f797b787f7978797c)
	(_ent
		(_time 1721693064142)
	)
	(_inst pc 0 81(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 83(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 84(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 87(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 96(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 99(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 101(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 105(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 108(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 111(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 116(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 118(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((temp_VPORTAIN)(push_button))
			((temp_VPORTDOUT)(temp_output))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 122(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 124(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 126(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 128(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 131(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 135(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 138(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int push_button -1 0 12(_ent(_in))))
		(_port(_int temp_output -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 19(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 20(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 21(_arch(_uni))))
		(_sig(_int next_pc 1 0 22(_arch(_uni))))
		(_sig(_int memRead -1 0 24(_arch(_uni))))
		(_sig(_int memWrite -1 0 25(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 26(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 28(_arch(_uni))))
		(_sig(_int wb2_type -1 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_sig(_int addorsub -1 0 31(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 32(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 33(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 34(_arch(_uni))))
		(_sig(_int iostatus -1 0 35(_arch(_uni))))
		(_sig(_int data1ormux -1 0 36(_arch(_uni))))
		(_sig(_int setorclr -1 0 37(_arch(_uni))))
		(_sig(_int stackWrite -1 0 38(_arch(_uni))))
		(_sig(_int sregWrite -1 0 39(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 40(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 41(_arch(_uni))))
		(_sig(_int datamem_address -1 0 42(_arch(_uni))))
		(_sig(_int pc_control -1 0 43(_arch(_uni))))
		(_sig(_int irreg_control -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 45(_arch(_uni))))
		(_sig(_int pc_operation 2 0 46(_arch(_uni))))
		(_sig(_int pc_settype -1 0 47(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 51(_arch(_uni))))
		(_sig(_int selected_address 1 0 52(_arch(_uni))))
		(_sig(_int pc_write 4 0 53(_arch(_uni))))
		(_sig(_int write_data 4 0 54(_arch(_uni))))
		(_sig(_int statusReg 4 0 55(_arch(_uni))))
		(_sig(_int prepost_data 1 0 56(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 57(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 58(_arch(_uni))))
		(_sig(_int alu_output 4 0 61(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 61(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 63(_arch(_uni))))
		(_sig(_int data_branch 4 0 63(_arch(_uni))))
		(_sig(_int branch_enable -1 0 64(_arch(_uni))))
		(_sig(_int wbdataone 4 0 66(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 66(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 68(_arch(_uni))))
		(_sig(_int mux_address1 1 0 70(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 72(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 74(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 76(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 77(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 78(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 105(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 108(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(58))(_sens(34)(35)))))
			(line__108(_arch 1 0 108(_assignment(_trgt(59))(_sens(7(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000051 55 1028          1721694388279 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721694388280 2024.07.22 20:26:28)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code 8e8f8881ded8d298db809bd5d788da898b898688da)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1721694388301 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721694388302 2024.07.22 20:26:28)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 9d9c9a92cccbce88cf998dc7cf9bc89b989a9a98cb)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1721694388338 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721694388339 2024.07.22 20:26:28)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code cccc9c999a9a9cda9e99dd9799cacfcac4cbcecac9)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1721694388361 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1721694388362 2024.07.22 20:26:28)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code dcdc898f8d8b81cbdad2c985dbdadedadddadfda8e)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1690          1721694388378 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1721694388379 2024.07.22 20:26:28)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code ebeab8b8eabdbafdefe8a8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2386          1721694388403 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1721694388404 2024.07.22 20:26:28)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 0b0a5c0d585d5b1d0e5f4f515f0d5f0d0f0d0a0c0f)
	(_ent
		(_time 1721692906579)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_VPORTAIN -1 0 25(_ent(_in))))
		(_port(_int temp_VPORTDOUT -1 0 26(_ent(_out))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(15(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(15(102))(15(101))))))
			(line__41(_arch 2 0 41(_assignment(_alias((temp_VPORTDOUT)(dataMemory(13_7))))(_simpleassign BUF)(_trgt(13))(_sens(15(13_7))))))
			(write(_arch 3 0 42(_prcs(_simple)(_trgt(15)(15(100))(15(102))(15(101))(15(2_7)))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)(15)))))
			(read(_arch 4 0 65(_prcs(_simple)(_trgt(14))(_sens(2)(3)(15))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (15(13_7))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 3421          1721694388427 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721694388428 2024.07.22 20:26:28)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 1a1b4a1d1d4d1b0d1e1c114f5c40181f4c1c491c4c1c1d)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(771)
		(770)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1721694388460 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1721694388461 2024.07.22 20:26:28)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 3a3a693e696d382c3c6f28606a3c6e3f6c3c393c6c)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1721694388476 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1721694388477 2024.07.22 20:26:28)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 4948134b151f1e5e4c1c5b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1721694388498 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1721694388500 2024.07.22 20:26:28)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 68693d69653f697e6c397c32306e3e6e3d6f6b6e6e)
	(_ent
		(_time 1721694388498)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1721694388539 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1721694388540 2024.07.22 20:26:28)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 8889dd86d3dfdd9f8a8a90d18f8f888edc8dde8edc)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1001101100010111"\))((_string \"1001100001101111"\))((_string \"1001100100010111"\))((_string \"1001101001101111"\))((_string \"1100111111111011"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1721694388561 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1721694388562 2024.07.22 20:26:28)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code a7a6fdf0f5f0f0b1a2f2b2fdf5a1aea1f2a1a4a1a3)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1721694388583 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1721694388584 2024.07.22 20:26:28)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code b7b6e6e2b2e0e2a1e3b6a4edeeb2e1b1b2b1e2b1b5)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3163          1721694388602 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1721694388603 2024.07.22 20:26:28)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d6d68784d58185c08dd0c58d83d0d3d1d4d380d0d0)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1587          1721694388637 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721694388638 2024.07.22 20:26:28)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code f5f4a7a4f6a3a3e0a0f7e6aea4f2f0f0a3f2f1f3f7)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000051 55 1275          1721694388657 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1721694388658 2024.07.22 20:26:28)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code 05045303095204130554175e5d0053030603530200)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1721694388683 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1721694388684 2024.07.22 20:26:28)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code 24257320737322317324347f772221232722272225)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1239          1721694388711 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1721694388712 2024.07.22 20:26:28)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code 34346030376334233636236e313334333332603334)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 764           1721694388737 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721694388738 2024.07.22 20:26:28)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 535203505604004556564509055557555555545557)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721694388743 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1721694388744 2024.07.22 20:26:28)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 535201515504544501511509035557555755565451)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 2950          1721694388749 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1721694388750 2024.07.22 20:26:28)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 53520250590400455854470900555a545755525557)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1703          1721695860154 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721695860155 2024.07.22 20:51:00)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 11414516154742044315014b431744171416161447)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1703          1721696136572 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721696136573 2024.07.22 20:55:36)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code d7d38a85d58184c285d3c78d85d182d1d2d0d0d281)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1703          1721696843996 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721696843997 2024.07.22 21:07:23)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 34646531356267216630246e663261323133333162)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000050 55 1587          1721697231759 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721697231760 2024.07.22 21:13:51)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code eab8beb8bdbcbcffbfe8f9b1bbedefefbcedeeece8)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000050 55 1587          1721697241342 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721697241343 2024.07.22 21:14:01)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 54525156560202410156470f055351510253505256)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000051 55 9805          1721697835098 structural
(_unit VHDL(avr_cpu 0 8(structural 0 18))
	(_version vf5)
	(_time 1721697835099 2024.07.22 21:23:55)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code aaada8fcfdfcfcbff4f8b9f1fbadafacabadacada8)
	(_ent
		(_time 1721693064142)
	)
	(_inst pc 0 81(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 83(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 84(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 87(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 96(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 99(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 101(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 105(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 108(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 111(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 116(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 118(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((temp_VPORTAIN)(push_button))
			((temp_VPORTDOUT)(temp_output))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 122(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 124(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 126(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 128(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 131(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 135(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 138(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int push_button -1 0 12(_ent(_in))))
		(_port(_int temp_output -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 19(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 20(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 21(_arch(_uni))))
		(_sig(_int next_pc 1 0 22(_arch(_uni))))
		(_sig(_int memRead -1 0 24(_arch(_uni))))
		(_sig(_int memWrite -1 0 25(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 26(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 28(_arch(_uni))))
		(_sig(_int wb2_type -1 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_sig(_int addorsub -1 0 31(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 32(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 33(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 34(_arch(_uni))))
		(_sig(_int iostatus -1 0 35(_arch(_uni))))
		(_sig(_int data1ormux -1 0 36(_arch(_uni))))
		(_sig(_int setorclr -1 0 37(_arch(_uni))))
		(_sig(_int stackWrite -1 0 38(_arch(_uni))))
		(_sig(_int sregWrite -1 0 39(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 40(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 41(_arch(_uni))))
		(_sig(_int datamem_address -1 0 42(_arch(_uni))))
		(_sig(_int pc_control -1 0 43(_arch(_uni))))
		(_sig(_int irreg_control -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 45(_arch(_uni))))
		(_sig(_int pc_operation 2 0 46(_arch(_uni))))
		(_sig(_int pc_settype -1 0 47(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 51(_arch(_uni))))
		(_sig(_int selected_address 1 0 52(_arch(_uni))))
		(_sig(_int pc_write 4 0 53(_arch(_uni))))
		(_sig(_int write_data 4 0 54(_arch(_uni))))
		(_sig(_int statusReg 4 0 55(_arch(_uni))))
		(_sig(_int prepost_data 1 0 56(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 57(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 58(_arch(_uni))))
		(_sig(_int alu_output 4 0 61(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 61(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 63(_arch(_uni))))
		(_sig(_int data_branch 4 0 63(_arch(_uni))))
		(_sig(_int branch_enable -1 0 64(_arch(_uni))))
		(_sig(_int wbdataone 4 0 66(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 66(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 68(_arch(_uni))))
		(_sig(_int mux_address1 1 0 70(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 72(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 74(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 76(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 77(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 78(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 105(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 108(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(58))(_sens(34)(35)))))
			(line__108(_arch 1 0 108(_assignment(_trgt(59))(_sens(7(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000051 55 1028          1721697835127 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721697835128 2024.07.22 21:23:55)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code c9ce9e9dc59f95df9cc7dc9290cf9dcecccec1cf9d)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1721697835202 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1721697835203 2024.07.22 21:23:55)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 181f491f154e4b0d4a1c08424a1e4d1e1d1f1f1d4e)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1721697835230 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1721697835231 2024.07.22 21:23:55)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 37313132356167216562266c623134313f30353132)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1721697835248 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1721697835249 2024.07.22 21:23:55)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 4640454542111b514048531f414044404740454014)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1690          1721697835265 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1721697835266 2024.07.22 21:23:55)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 56515355030007405255150d025057500551535057)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2386          1721697835293 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1721697835294 2024.07.22 21:23:55)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 75727574712325637021312f217321737173747271)
	(_ent
		(_time 1721692906579)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_VPORTAIN -1 0 25(_ent(_in))))
		(_port(_int temp_VPORTDOUT -1 0 26(_ent(_out))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(15(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(15(102))(15(101))))))
			(line__41(_arch 2 0 41(_assignment(_alias((temp_VPORTDOUT)(dataMemory(13_7))))(_simpleassign BUF)(_trgt(13))(_sens(15(13_7))))))
			(write(_arch 3 0 42(_prcs(_simple)(_trgt(15)(15(100))(15(102))(15(101))(15(2_7)))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)(15)))))
			(read(_arch 4 0 65(_prcs(_simple)(_trgt(14))(_sens(2)(3)(15))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (15(13_7))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 3421          1721697835330 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1721697835331 2024.07.22 21:23:55)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 9592929ac6c2948291939ec0d3cf9790c393c693c39392)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(771)
		(770)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1721697835367 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1721697835368 2024.07.22 21:23:55)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code b4b2b0e1b2e3b6a2b2e1a6eee4b2e0b1e2b2b7b2e2)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1721697835397 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1721697835398 2024.07.22 21:23:55)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code d3d4de81858584c4d686c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1721697835422 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1721697835424 2024.07.22 21:23:55)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code f2f5f0a3f5a5f3e4f6a3e6a8aaf4a4f4a7f5f1f4f4)
	(_ent
		(_time 1721697835422)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1721697835469 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1721697835470 2024.07.22 21:23:55)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 212622257376743623233978262621277524772775)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1001101100010111"\))((_string \"1001100001101111"\))((_string \"1001100100010111"\))((_string \"1001101001101111"\))((_string \"1100111111111011"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1721697835486 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1721697835487 2024.07.22 21:23:55)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 31363d34656666273464246b633738376437323735)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1721697835512 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1721697835513 2024.07.22 21:23:55)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 50575752520705460451430a095506565556055652)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3163          1721697835570 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1721697835571 2024.07.22 21:23:55)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 8f898881dcd8dc99d4899cd4da898a888d8ad98989)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1587          1721697835602 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1721697835603 2024.07.22 21:23:55)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code aea9aaf8fdf8f8bbfbacbdf5ffa9ababf8a9aaa8ac)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000051 55 1275          1721697835635 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1721697835636 2024.07.22 21:23:55)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code cdcaca98909accdbcd9cdf9695c89bcbcecb9bcac8)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1721697835677 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1721697835678 2024.07.22 21:23:55)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code ecebeabfecbbeaf9bbecfcb7bfeae9ebefeaefeaed)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1239          1721697835718 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1721697835719 2024.07.22 21:23:55)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code 1b1d1d1d4e4c1b0c19190c411e1c1b1c1c1d4f1c1b)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 764           1721697835745 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1721697835746 2024.07.22 21:23:55)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 3a3d383f6d6d692c3f3f2c606c3c3e3c3c3c3d3c3e)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1721697835755 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1721697835756 2024.07.22 21:23:55)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 3a3d3a3e6e6d3d2c68387c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 2950          1721697835766 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1721697835767 2024.07.22 21:23:55)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 4a4d4948121d195c414d5e10194c434d4e4c4b4c4e)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1239          1721701447168 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1721701447169 2024.07.22 22:24:07)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code 585c595a570f584f5a594f025d5f585f5f5e0c5f58)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 9805          1722479608588 structural
(_unit VHDL(avr_cpu 0 8(structural 0 18))
	(_version vf5)
	(_time 1722479608589 2024.07.31 22:33:28)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code 8adfde85dddcdc9fd4d899d1db8d8f8c8b8d8c8d88)
	(_ent
		(_time 1721693064142)
	)
	(_inst pc 0 81(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 83(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 84(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 87(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 96(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 99(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 101(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 105(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 108(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 111(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 116(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 118(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((temp_VPORTAIN)(push_button))
			((temp_VPORTDOUT)(temp_output))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 122(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 124(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 126(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 128(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 131(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 135(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 138(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int push_button -1 0 12(_ent(_in))))
		(_port(_int temp_output -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 19(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 20(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 21(_arch(_uni))))
		(_sig(_int next_pc 1 0 22(_arch(_uni))))
		(_sig(_int memRead -1 0 24(_arch(_uni))))
		(_sig(_int memWrite -1 0 25(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 26(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 28(_arch(_uni))))
		(_sig(_int wb2_type -1 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_sig(_int addorsub -1 0 31(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 32(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 33(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 34(_arch(_uni))))
		(_sig(_int iostatus -1 0 35(_arch(_uni))))
		(_sig(_int data1ormux -1 0 36(_arch(_uni))))
		(_sig(_int setorclr -1 0 37(_arch(_uni))))
		(_sig(_int stackWrite -1 0 38(_arch(_uni))))
		(_sig(_int sregWrite -1 0 39(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 40(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 41(_arch(_uni))))
		(_sig(_int datamem_address -1 0 42(_arch(_uni))))
		(_sig(_int pc_control -1 0 43(_arch(_uni))))
		(_sig(_int irreg_control -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 45(_arch(_uni))))
		(_sig(_int pc_operation 2 0 46(_arch(_uni))))
		(_sig(_int pc_settype -1 0 47(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 51(_arch(_uni))))
		(_sig(_int selected_address 1 0 52(_arch(_uni))))
		(_sig(_int pc_write 4 0 53(_arch(_uni))))
		(_sig(_int write_data 4 0 54(_arch(_uni))))
		(_sig(_int statusReg 4 0 55(_arch(_uni))))
		(_sig(_int prepost_data 1 0 56(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 57(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 58(_arch(_uni))))
		(_sig(_int alu_output 4 0 61(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 61(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 63(_arch(_uni))))
		(_sig(_int data_branch 4 0 63(_arch(_uni))))
		(_sig(_int branch_enable -1 0 64(_arch(_uni))))
		(_sig(_int wbdataone 4 0 66(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 66(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 68(_arch(_uni))))
		(_sig(_int mux_address1 1 0 70(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 72(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 74(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 76(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 77(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 78(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 105(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 108(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(58))(_sens(34)(35)))))
			(line__108(_arch 1 0 108(_assignment(_trgt(59))(_sens(7(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000051 55 1028          1722479608632 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1722479608633 2024.07.31 22:33:28)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code aaffabfcfefcf6bcffa4bff1f3acfeadafada2acfe)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1722479608659 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1722479608660 2024.07.31 22:33:28)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code c99cc99cc59f9adc9bcdd9939bcf9ccfcccececc9f)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1722479608697 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1722479608698 2024.07.31 22:33:28)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code f8acafa8f5aea8eeaaade9a3adfefbfef0fffafefd)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1722479608725 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1722479608726 2024.07.31 22:33:28)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0753560002505a100109125e000105010601040155)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1690          1722479608750 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1722479608751 2024.07.31 22:33:28)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 27727023737176312324647c732126217420222126)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2386          1722479608785 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1722479608786 2024.07.31 22:33:28)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code 46131444411016504312021c124012404240474142)
	(_ent
		(_time 1721692906579)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_VPORTAIN -1 0 25(_ent(_in))))
		(_port(_int temp_VPORTDOUT -1 0 26(_ent(_out))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(15(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(15(102))(15(101))))))
			(line__41(_arch 2 0 41(_assignment(_alias((temp_VPORTDOUT)(dataMemory(13_7))))(_simpleassign BUF)(_trgt(13))(_sens(15(13_7))))))
			(write(_arch 3 0 42(_prcs(_simple)(_trgt(15)(15(100))(15(102))(15(101))(15(2_7)))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)(15)))))
			(read(_arch 4 0 65(_prcs(_simple)(_trgt(14))(_sens(2)(3)(15))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (15(13_7))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 3421          1722479608815 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 60))
	(_version vf5)
	(_time 1722479608816 2024.07.31 22:33:28)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 653030653632647261636e30233f676033633663336362)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 62(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 66(_arch(_uni))))
		(_sig(_int next_state 3 0 66(_arch(_uni))))
		(_var(_int get_command -3 0 81(_prcs 1)))
		(_var(_int get_command -3 0 373(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 69(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 372(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(771)
		(770)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1722479608850 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1722479608851 2024.07.31 22:33:28)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 84d0d28b82d3869282d196ded482d081d2828782d2)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1722479608877 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1722479608878 2024.07.31 22:33:28)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code a4f1fbf3f5f2f3b3a1f1b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1722479608896 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1722479608898 2024.07.31 22:33:28)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code b3e6e3e6b5e4b2a5b7e2a7e9ebb5e5b5e6b4b0b5b5)
	(_ent
		(_time 1722479608896)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1722479608936 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1722479608937 2024.07.31 22:33:28)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code e2b7b2b1b3b5b7f5e0e0fabbe5e5e2e4b6e7b4e4b6)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1001101100010111"\))((_string \"1001100001101111"\))((_string \"1001100100010111"\))((_string \"1001101001101111"\))((_string \"1100111111111011"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1722479608962 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 16))
	(_version vf5)
	(_time 1722479608963 2024.07.31 22:33:28)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code f2a7ada2a5a5a5e4f7a7e7a8a0f4fbf4a7f4f1f4f6)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1722479608988 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 18))
	(_version vf5)
	(_time 1722479608989 2024.07.31 22:33:28)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 11431317124644074510024b481447171417441713)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 19(_int(_uni))))
		(_sig(_int x -1 0 20(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3163          1722479609015 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1722479609016 2024.07.31 22:33:29)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 30633235356763266b36236b653635373235663636)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1587          1722479609128 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1722479609129 2024.07.31 22:33:29)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 9ecc9f90cdc8c88bcb9c8dc5cf999b9bc8999a989c)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000051 55 1275          1722479609158 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1722479609159 2024.07.31 22:33:29)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code bdefbfe9e0eabcabbdecafe6e5b8ebbbbebbebbab8)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1722479609185 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1722479609186 2024.07.31 22:33:29)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code dc8edf8edc8bdac98bdccc878fdad9dbdfdadfdadd)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1239          1722479609212 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1722479609213 2024.07.31 22:33:29)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code ecbfecbeb8bbecfbeeedfbb6e9ebecebebeab8ebec)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 764           1722479609242 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1722479609243 2024.07.31 22:33:29)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 0b590e0d5f5c581d0e0e1d515d0d0f0d0d0d0c0d0f)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
I 000051 55 1165          1722479609252 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1722479609253 2024.07.31 22:33:29)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 1b491c1d4c4c1c0d49195d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 2950          1722479609260 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1722479609261 2024.07.31 22:33:29)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 2a782e2e727d793c212d3e70792c232d2e2c2b2c2e)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 9805          1722525084722 structural
(_unit VHDL(avr_cpu 0 8(structural 0 18))
	(_version vf5)
	(_time 1722525084723 2024.08.01 11:11:24)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code a7f3a1f1a6f1f1b2f9f5b4fcf6a0a2a1a6a0a1a0a5)
	(_ent
		(_time 1721693064142)
	)
	(_inst pc 0 81(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 83(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 84(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 87(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 96(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 99(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 101(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 105(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 108(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 111(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 116(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 118(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((temp_VPORTAIN)(push_button))
			((temp_VPORTDOUT)(temp_output))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 122(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 124(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 126(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 128(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 131(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 135(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 138(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int push_button -1 0 12(_ent(_in))))
		(_port(_int temp_output -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 19(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 20(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 21(_arch(_uni))))
		(_sig(_int next_pc 1 0 22(_arch(_uni))))
		(_sig(_int memRead -1 0 24(_arch(_uni))))
		(_sig(_int memWrite -1 0 25(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 26(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 28(_arch(_uni))))
		(_sig(_int wb2_type -1 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_sig(_int addorsub -1 0 31(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 32(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 33(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 34(_arch(_uni))))
		(_sig(_int iostatus -1 0 35(_arch(_uni))))
		(_sig(_int data1ormux -1 0 36(_arch(_uni))))
		(_sig(_int setorclr -1 0 37(_arch(_uni))))
		(_sig(_int stackWrite -1 0 38(_arch(_uni))))
		(_sig(_int sregWrite -1 0 39(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 40(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 41(_arch(_uni))))
		(_sig(_int datamem_address -1 0 42(_arch(_uni))))
		(_sig(_int pc_control -1 0 43(_arch(_uni))))
		(_sig(_int irreg_control -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 45(_arch(_uni))))
		(_sig(_int pc_operation 2 0 46(_arch(_uni))))
		(_sig(_int pc_settype -1 0 47(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 51(_arch(_uni))))
		(_sig(_int selected_address 1 0 52(_arch(_uni))))
		(_sig(_int pc_write 4 0 53(_arch(_uni))))
		(_sig(_int write_data 4 0 54(_arch(_uni))))
		(_sig(_int statusReg 4 0 55(_arch(_uni))))
		(_sig(_int prepost_data 1 0 56(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 57(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 58(_arch(_uni))))
		(_sig(_int alu_output 4 0 61(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 61(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 63(_arch(_uni))))
		(_sig(_int data_branch 4 0 63(_arch(_uni))))
		(_sig(_int branch_enable -1 0 64(_arch(_uni))))
		(_sig(_int wbdataone 4 0 66(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 66(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 68(_arch(_uni))))
		(_sig(_int mux_address1 1 0 70(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 72(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 74(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 76(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 77(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 78(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 105(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 108(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(58))(_sens(34)(35)))))
			(line__108(_arch 1 0 108(_assignment(_trgt(59))(_sens(7(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
I 000051 55 1028          1722525084772 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1722525084773 2024.08.01 11:11:24)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code d6828585d5808ac083d8c38d8fd082d1d3d1ded082)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1703          1722525084819 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1722525084820 2024.08.01 11:11:24)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 05515803055356105701155f570350030002020053)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1003          1722525084885 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1722525084886 2024.08.01 11:11:24)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 530659505505034501064208065550555b54515556)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1256          1722525084919 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1722525084920 2024.08.01 11:11:24)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 72277d7272252f65747c672b757470747374717420)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
I 000051 55 1690          1722525084957 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1722525084958 2024.08.01 11:11:24)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 92c69b9dc3c4c3849691d1c9c6949394c195979493)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2386          1722525085010 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1722525085011 2024.08.01 11:11:25)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code d084dc82d18680c6d584948a84d684d6d4d6d1d7d4)
	(_ent
		(_time 1721692906579)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_VPORTAIN -1 0 25(_ent(_in))))
		(_port(_int temp_VPORTDOUT -1 0 26(_ent(_out))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(15(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(15(102))(15(101))))))
			(line__41(_arch 2 0 41(_assignment(_alias((temp_VPORTDOUT)(dataMemory(13_7))))(_simpleassign BUF)(_trgt(13))(_sens(15(13_7))))))
			(write(_arch 3 0 42(_prcs(_simple)(_trgt(15)(15(100))(15(102))(15(101))(15(2_7)))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)(15)))))
			(read(_arch 4 0 65(_prcs(_simple)(_trgt(14))(_sens(2)(3)(15))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (15(13_7))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 3421          1722525085045 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 62))
	(_version vf5)
	(_time 1722525085046 2024.08.01 11:11:25)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code efbbe4bcefb8eef8ebe9e4baa9b5edeab9e9bce9b9e9e8)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 64(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 68(_arch(_uni))))
		(_sig(_int next_state 3 0 68(_arch(_uni))))
		(_var(_int get_command -3 0 83(_prcs 1)))
		(_var(_int get_command -3 0 375(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 71(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 82(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 374(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(771)
		(770)
	)
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1722525085142 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1722525085143 2024.08.01 11:11:25)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 4d18444e1b1a4f5b4b185f171d4b19481b4b4e4b1b)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 994           1722525085177 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1722525085178 2024.08.01 11:11:25)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 6c386c6c6a3a3b7b69397e37386a6f6b686a656a3a)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
I 000041 55 1796 1722525085217 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1722525085219 2024.08.01 11:11:25)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 9bcf9495cccc9a8d9fca8fc1c39dcd9dce9c989d9d)
	(_ent
		(_time 1722525085217)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
I 000051 55 1214          1722525085290 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1722525085291 2024.08.01 11:11:25)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code da8ed588d88d8fcdd8d8c283dddddadc8edf8cdc8e)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1001101100010111"\))((_string \"1001100001101111"\))((_string \"1001100100010111"\))((_string \"1001101001101111"\))((_string \"1100111111111011"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 965           1722525085346 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 17))
	(_version vf5)
	(_time 1722525085347 2024.08.01 11:11:25)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code 184c401f454f4f0e1d4d0d424a1e111e4d1e1b1e1c)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1124          1722525085434 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 19))
	(_version vf5)
	(_time 1722525085435 2024.08.01 11:11:25)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code 76222576722123602277652c2f7320707370237074)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 20(_int(_uni))))
		(_sig(_int x -1 0 21(_int(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000051 55 3163          1722525085485 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1722525085486 2024.08.01 11:11:25)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code a5f0f6f2a5f2f6b3fea3b6fef0a3a0a2a7a0f3a3a3)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
I 000050 55 1587          1722525085688 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1722525085689 2024.08.01 11:11:25)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code 70242370762626652572632b217775752677747672)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
I 000051 55 1275          1722525085728 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1722525085729 2024.08.01 11:11:25)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code 9fcbcf90c0c89e899fce8dc4c79ac9999c99c9989a)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
I 000051 55 1016          1722525085767 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1722525085768 2024.08.01 11:11:25)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code beeaefeab8e9b8abe9beaee5edb8bbb9bdb8bdb8bf)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1239          1722525085796 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1722525085797 2024.08.01 11:11:25)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code dd888f8e8e8addcadfdcca87d8dadddadadb89dadd)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
V 000049 55 764           1722525085835 dataflow
(_unit VHDL(dfg 0 7(dataflow 0 17))
	(_version vf5)
	(_time 1722525085836 2024.08.01 11:11:25)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code fda9abadafaaaeebf8f8eba7abfbf9fbfbfbfafbf9)
	(_ent
		(_time 1721234413577)
	)
	(_object
		(_port(_int a -1 0 9(_ent(_in))))
		(_port(_int b -1 0 10(_ent(_in))))
		(_port(_int c -1 0 11(_ent(_in))))
		(_port(_int y1 -1 0 12(_ent(_out))))
		(_port(_int y2 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . dataflow 2 -1)
)
V 000051 55 1165          1722525085849 structural
(_unit VHDL(full_adder 0 31(structural 0 40))
	(_version vf5)
	(_time 1722525085850 2024.08.01 11:11:25)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 0c58590b5a5b0b1a5e0e4a565c0a080a080a090b0e)
	(_ent
		(_time 1721266887295)
	)
	(_inst instance_one 0 44(_ent . dfg)
		(_port
			((a)(bit_one))
			((b)(bit_two))
			((c)(bit_two))
			((y1)(temp1))
			((y2)(temp2))
		)
	)
	(_inst instance_two 0 45(_ent . dfg)
		(_port
			((a)(temp1))
			((b)(carry_in))
			((c)(carry_in))
			((y1)(sum))
			((y2)(temp3))
		)
	)
	(_object
		(_port(_int bit_one -1 0 33(_ent(_in))))
		(_port(_int bit_two -1 0 34(_ent(_in))))
		(_port(_int carry_in -1 0 35(_ent(_in))))
		(_port(_int sum -1 0 36(_ent(_out))))
		(_port(_int carry_out -1 0 37(_ent(_out))))
		(_sig(_int temp1 -1 0 41(_arch(_uni))))
		(_sig(_int temp2 -1 0 41(_arch(_uni))))
		(_sig(_int temp3 -1 0 41(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
V 000051 55 2950          1722525085863 structural
(_unit VHDL(eightbitadder 0 55(structural 0 65))
	(_version vf5)
	(_time 1722525085864 2024.08.01 11:11:25)
	(_source(\../src/dual_function_gate.vhd\))
	(_parameters tan)
	(_code 1c484a1b464b4f0a171b08464f1a151b181a1d1a18)
	(_ent
		(_time 1721269947744)
	)
	(_inst instance_1 0 83(_ent . full_adder)
		(_port
			((bit_one)(operand_one(0)))
			((bit_two)(operand_two(0)))
			((carry_in)(carry_in))
			((sum)(sum(0)))
			((carry_out)(carry1))
		)
	)
	(_inst instance_2 0 85(_ent . full_adder)
		(_port
			((bit_one)(operand_one(1)))
			((bit_two)(operand_two(1)))
			((carry_in)(carry1))
			((sum)(sum(1)))
			((carry_out)(carry2))
		)
	)
	(_inst instance_3 0 87(_ent . full_adder)
		(_port
			((bit_one)(operand_one(2)))
			((bit_two)(operand_two(2)))
			((carry_in)(carry2))
			((sum)(sum(2)))
			((carry_out)(carry3))
		)
	)
	(_inst instance_4 0 89(_ent . full_adder)
		(_port
			((bit_one)(operand_one(3)))
			((bit_two)(operand_two(3)))
			((carry_in)(carry3))
			((sum)(sum(3)))
			((carry_out)(carry4))
		)
	)
	(_inst instance_5 0 91(_ent . full_adder)
		(_port
			((bit_one)(operand_one(4)))
			((bit_two)(operand_two(4)))
			((carry_in)(carry4))
			((sum)(sum(4)))
			((carry_out)(carry5))
		)
	)
	(_inst instance_6 0 93(_ent . full_adder)
		(_port
			((bit_one)(operand_one(5)))
			((bit_two)(operand_two(5)))
			((carry_in)(carry5))
			((sum)(sum(5)))
			((carry_out)(carry6))
		)
	)
	(_inst instance_7 0 95(_ent . full_adder)
		(_port
			((bit_one)(operand_one(6)))
			((bit_two)(operand_two(6)))
			((carry_in)(carry6))
			((sum)(sum(6)))
			((carry_out)(carry7))
		)
	)
	(_inst instance_8 0 97(_ent . full_adder)
		(_port
			((bit_one)(operand_one(7)))
			((bit_two)(operand_two(7)))
			((carry_in)(carry7))
			((sum)(sum(7)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 57(_array -1((_dto i 7 i 0)))))
		(_port(_int operand_one 0 0 57(_ent(_in))))
		(_port(_int operand_two 0 0 58(_ent(_in))))
		(_port(_int carry_in -1 0 59(_ent(_in))))
		(_port(_int sum 0 0 60(_ent(_out))))
		(_port(_int carry_out -1 0 61(_ent(_out))))
		(_sig(_int sum1 -1 0 66(_arch(_uni))))
		(_sig(_int sum2 -1 0 67(_arch(_uni))))
		(_sig(_int sum3 -1 0 68(_arch(_uni))))
		(_sig(_int sum4 -1 0 69(_arch(_uni))))
		(_sig(_int sum5 -1 0 70(_arch(_uni))))
		(_sig(_int sum6 -1 0 71(_arch(_uni))))
		(_sig(_int sum7 -1 0 72(_arch(_uni))))
		(_sig(_int sum8 -1 0 73(_arch(_uni))))
		(_sig(_int carry1 -1 0 74(_arch(_uni))))
		(_sig(_int carry2 -1 0 75(_arch(_uni))))
		(_sig(_int carry3 -1 0 76(_arch(_uni))))
		(_sig(_int carry4 -1 0 77(_arch(_uni))))
		(_sig(_int carry5 -1 0 78(_arch(_uni))))
		(_sig(_int carry6 -1 0 79(_arch(_uni))))
		(_sig(_int carry7 -1 0 80(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 9805          1722530585135 structural
(_unit VHDL(avr_cpu 0 8(structural 0 18))
	(_version vf5)
	(_time 1722530585136 2024.08.01 12:43:05)
	(_source(\../src/avr_cpu.vhd\))
	(_parameters tan)
	(_code b8b7ecedb6eeeeade6eaabe3e9bfbdbeb9bfbebfba)
	(_ent
		(_time 1721693064142)
	)
	(_inst pc 0 81(_ent . program_counter)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((pc_control)(pc_control))
			((next_address)(next_pc))
			((curr_address)(temp_address))
		)
	)
	(_inst fpm 0 83(_ent . flash_pm_memory)
		(_port
			((address)(temp_address))
			((data_out)(temp_dataout))
		)
	)
	(_inst ir 0 84(_ent . instruction_register)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((irreg_control)(irreg_control))
			((instruction_in)(temp_dataout))
			((instruction_out)(temp_instruction))
		)
	)
	(_inst control 0 87(_ent . control_logic)
		(_port
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((branch_enable)(branch_enable))
			((clk)(clk))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeRegister1)(writeRegister1))
			((writeRegister2)(writeRegister2))
			((wb1_type)(wb1_type))
			((wb2_type)(wb2_type))
			((branch)(branch))
			((addorsub)(addorsub))
			((pclh_byte)(pclh_byte))
			((writeDatamux)(writeDatamux))
			((iostatus)(iostatus))
			((data1ormux)(data1ormux))
			((setorclr)(setorclr))
			((stackWrite)(stackWrite))
			((sregWrite)(sregWrite))
			((retlatchlo)(retlatchlo))
			((retlatchhi)(retlatchhi))
			((datamem_address)(datamem_address))
			((datamem_address2)(datamem_address2))
			((pc_control)(pc_control))
			((irreg_control)(irreg_control))
			((ALU_operation)(ALU_operation))
			((pc_operation)(pc_operation))
			((pc_settype)(pc_settype))
			((ALU_enable)(ALU_enable))
		)
	)
	(_inst reg_file 0 96(_ent . register_file)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((instruction)(temp_instruction))
			((write_en1)(writeRegister1))
			((write_en2)(writeRegister2))
			((write_data1)(wbdataone))
			((write_data2)(wbdatatwo))
			((data_out1)(data_out1reg))
			((data_out2)(data_out2reg))
			((data_out3)(data_out3reg))
		)
	)
	(_inst alu_mux 0 99(_ent . mux)
		(_gen
			((n)(_code 2))
		)
		(_port
			((data_1)(data_out1reg))
			((data_2)(mem_dataout))
			((option)(alumuxoption))
			((data_out)(alu_dataone))
		)
	)
	(_inst alu 0 101(_ent . alu)
		(_port
			((alu_enable)(ALU_enable))
			((sreg)(statusReg))
			((alu_op)(ALU_operation))
			((operand_1)(alu_dataone))
			((operand_2)(data_out2reg))
			((alu_output)(alu_output))
			((cpu_flags)(cpu_flags))
		)
	)
	(_inst address_mux 0 105(_ent . mux)
		(_gen
			((n)(_code 3))
		)
		(_port
			((data_1)(~ANONYMOUS~0))
			((data_2)(stack_pointer))
			((option)(datamem_address))
			((data_out)(muxaddress1))
		)
	)
	(_inst address_mux2 0 108(_ent . mux)
		(_gen
			((n)(_code 4))
		)
		(_port
			((data_1)(muxaddress1))
			((data_2)(~ANONYMOUS~6))
			((option)(datamem_address2))
			((data_out)(selected_address))
		)
	)
	(_inst write1_mux 0 111(_ent . mux)
		(_gen
			((n)(_code 5))
		)
		(_port
			((data_1)(temp_address(d_7_0)))
			((data_2)(temp_address(d_15_8)))
			((option)(pclh_byte))
			((data_out)(pc_write))
		)
	)
	(_inst write2_mux 0 114(_ent . mux)
		(_gen
			((n)(_code 6))
		)
		(_port
			((data_1)(pc_write))
			((data_2)(data_out3reg))
			((option)(writeDatamux))
			((data_out)(write_data))
		)
	)
	(_inst write3_mux 0 116(_ent . mux)
		(_gen
			((n)(_code 7))
		)
		(_port
			((data_1)(write_data))
			((data_2)(alu_output))
			((option)(writeDatamux2))
			((data_out)(write_datafinal))
		)
	)
	(_inst data_memory 0 118(_ent . datamem)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((address)(selected_address))
			((memRead)(memRead))
			((memWrite)(memWrite))
			((writeData)(write_datafinal))
			((statusReg_en)(sregWrite))
			((writeStatusReg)(cpu_flags))
			((statusReg)(statusReg))
			((stack_write)(stackWrite))
			((stack_data)(prepost_data))
			((stack_pointer)(stack_pointer))
			((temp_VPORTAIN)(push_button))
			((temp_VPORTDOUT)(temp_output))
			((dataout)(mem_dataout))
		)
	)
	(_inst pre_post_incrementor 0 122(_ent . incdec)
		(_port
			((data_in)(selected_address))
			((operation)(addorsub))
			((data_out)(prepost_data))
		)
	)
	(_inst branch_mux1 0 124(_ent . mux)
		(_gen
			((n)(_code 8))
		)
		(_port
			((data_1)(statusReg))
			((data_2)(mem_dataout))
			((option)(iostatus))
			((data_out)(branch1_muxout))
		)
	)
	(_inst branch_mux2 0 126(_ent . mux)
		(_gen
			((n)(_code 9))
		)
		(_port
			((data_1)(branch1_muxout))
			((data_2)(data_out1reg))
			((option)(data1ormux))
			((data_out)(data_branch))
		)
	)
	(_inst branch_entity 0 128(_ent . branch_en)
		(_port
			((data)(data_branch))
			((select_bit)(data_out2reg(d_2_0)))
			((branch_type)(branch))
			((set)(setorclr))
			((branch_enable)(branch_enable))
		)
	)
	(_inst write_back 0 131(_ent . write_back)
		(_port
			((execute_contents)(alu_output))
			((datamem_contents)(mem_dataout))
			((rf_dataone)(data_out1reg))
			((rf_datatwo)(data_out2reg))
			((incdec_one)(prepost_data(d_7_0)))
			((incdec_two)(prepost_data(d_15_8)))
			((byte1_options)(wb1_type))
			((byte2_options)(wb2_type))
			((output_contents1)(wbdataone))
			((output_contents2)(wbdatatwo))
		)
	)
	(_inst retlatch 0 135(_ent . retlatch)
		(_port
			((clk)(clk))
			((enable_low)(retlatchlo))
			((enable_high)(retlatchhi))
			((data_in)(mem_dataout))
			((data_out)(pcfromstack))
		)
	)
	(_inst next_pcen 0 138(_ent . new_pc)
		(_port
			((current_pc)(temp_address))
			((branch_type)(branch))
			((branch_enable)(branch_enable))
			((offset)(temp_instruction(d_11_0)))
			((next_instruction)(temp_dataout))
			((return_stack)(pcfromstack))
			((set_type)(pc_settype))
			((operation)(pc_operation))
			((new_pc)(next_pc))
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int push_button -1 0 12(_ent(_in))))
		(_port(_int temp_output -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int temp_instruct 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_address 1 0 19(_arch(_uni))))
		(_sig(_int temp_dataout 1 0 20(_arch(_uni))))
		(_sig(_int temp_instruction 1 0 21(_arch(_uni))))
		(_sig(_int next_pc 1 0 22(_arch(_uni))))
		(_sig(_int memRead -1 0 24(_arch(_uni))))
		(_sig(_int memWrite -1 0 25(_arch(_uni))))
		(_sig(_int writeRegister1 -1 0 26(_arch(_uni))))
		(_sig(_int writeRegister2 -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_sig(_int wb1_type 2 0 28(_arch(_uni))))
		(_sig(_int wb2_type -1 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_sig(_int addorsub -1 0 31(_arch(_uni))))
		(_sig(_int pclh_byte -1 0 32(_arch(_uni))))
		(_sig(_int writeDatamux -1 0 33(_arch(_uni))))
		(_sig(_int writeDatamux2 -1 0 34(_arch(_uni))))
		(_sig(_int iostatus -1 0 35(_arch(_uni))))
		(_sig(_int data1ormux -1 0 36(_arch(_uni))))
		(_sig(_int setorclr -1 0 37(_arch(_uni))))
		(_sig(_int stackWrite -1 0 38(_arch(_uni))))
		(_sig(_int sregWrite -1 0 39(_arch(_uni))))
		(_sig(_int retlatchlo -1 0 40(_arch(_uni))))
		(_sig(_int retlatchhi -1 0 41(_arch(_uni))))
		(_sig(_int datamem_address -1 0 42(_arch(_uni))))
		(_sig(_int pc_control -1 0 43(_arch(_uni))))
		(_sig(_int irreg_control -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_operation 3 0 45(_arch(_uni))))
		(_sig(_int pc_operation 2 0 46(_arch(_uni))))
		(_sig(_int pc_settype -1 0 47(_arch(_uni))))
		(_sig(_int ALU_enable -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_out1reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out2reg 4 0 51(_arch(_uni))))
		(_sig(_int data_out3reg 4 0 51(_arch(_uni))))
		(_sig(_int selected_address 1 0 52(_arch(_uni))))
		(_sig(_int pc_write 4 0 53(_arch(_uni))))
		(_sig(_int write_data 4 0 54(_arch(_uni))))
		(_sig(_int statusReg 4 0 55(_arch(_uni))))
		(_sig(_int prepost_data 1 0 56(_arch(_uni))))
		(_sig(_int stack_pointer 1 0 57(_arch(_uni))))
		(_sig(_int mem_dataout 4 0 58(_arch(_uni))))
		(_sig(_int alu_output 4 0 61(_arch(_uni))))
		(_sig(_int cpu_flags 4 0 61(_arch(_uni))))
		(_sig(_int branch1_muxout 4 0 63(_arch(_uni))))
		(_sig(_int data_branch 4 0 63(_arch(_uni))))
		(_sig(_int branch_enable -1 0 64(_arch(_uni))))
		(_sig(_int wbdataone 4 0 66(_arch(_uni))))
		(_sig(_int wbdatatwo 4 0 66(_arch(_uni))))
		(_sig(_int pcfromstack 1 0 68(_arch(_uni))))
		(_sig(_int mux_address1 1 0 70(_arch(_uni))))
		(_sig(_int datamem_address2 -1 0 72(_arch(_uni))))
		(_sig(_int alumuxoption -1 0 74(_arch(_uni))))
		(_sig(_int alu_dataone 4 0 76(_arch(_uni))))
		(_sig(_int write_datafinal 4 0 77(_arch(_uni))))
		(_sig(_int muxaddress1 1 0 78(_arch(_uni))))
		(_type(_int ~ANONYMOUS~3 0 105(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~0 5 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~7 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_int ~ANONYMOUS~6 6 0 108(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(data_out1reg)(data_out2reg)))(_trgt(58))(_sens(34)(35)))))
			(line__108(_arch 1 0 108(_assignment(_trgt(59))(_sens(7(d_7_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . structural 10 -1)
)
V 000051 55 1028          1722530585181 behavioral
(_unit VHDL(mux 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1722530585182 2024.08.01 12:43:05)
	(_source(\../src/general_mux.vhd\))
	(_parameters tan)
	(_code e7e8e6b5e5b1bbf1b2e9f2bcbee1b3e0e2e0efe1b3)
	(_ent
		(_time 1720832881578)
	)
	(_object
		(_gen(_int n -1 0 8 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int data_1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int data_2 1 0 11(_ent(_in))))
		(_port(_int option -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 2 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
V 000051 55 1703          1722530585216 behavioral
(_unit VHDL(new_pc 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1722530585217 2024.08.01 12:43:05)
	(_source(\../src/new_pc.vhd\))
	(_parameters tan)
	(_code 06090500055055135402165c540053000301010350)
	(_ent
		(_time 1720836490261)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int current_pc 0 0 9(_ent(_in))))
		(_port(_int branch_type -1 0 10(_ent(_in))))
		(_port(_int branch_enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int offset 1 0 12(_ent(_in))))
		(_port(_int next_instruction 0 0 13(_ent(_in))))
		(_port(_int return_stack 0 0 14(_ent(_in))))
		(_port(_int set_type -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16(_array -1((_dto i 1 i 0)))))
		(_port(_int operation 2 0 16(_ent(_in))))
		(_port(_int new_pc 0 0 17(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26(_array -1((_dto i 8 i 0)))))
		(_var(_int two_word_preemptive 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(770)
		(50529027 50529027)
		(33686018 33686018)
		(50529027)
		(33686018)
		(515)
		(771)
		(50463235 50463490 3)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 1003          1722530585274 behavioral
(_unit VHDL(retlatch 0 7(behavioral 0 17))
	(_version vf5)
	(_time 1722530585275 2024.08.01 12:43:05)
	(_source(\../src/retlatch.vhd\))
	(_parameters tan)
	(_code 353b6130356365236760246e603336333d32373330)
	(_ent
		(_time 1720832881661)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int enable_low -1 0 10(_ent(_in))))
		(_port(_int enable_high -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 12(_ent(_out))))
		(_prcs
			(double_latch(_arch 0 0 19(_prcs(_trgt(4(d_15_8))(4(d_7_0)))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000049 55 1256          1722530585312 wb_stage
(_unit VHDL(write_back 0 5(wb_stage 0 18))
	(_version vf5)
	(_time 1722530585313 2024.08.01 12:43:05)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 646a356562333973626a713d636266626562676236)
	(_ent
		(_time 1720832881701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int execute_contents 0 0 8(_ent(_in))))
		(_port(_int datamem_contents 0 0 8(_ent(_in))))
		(_port(_int rf_dataone 0 0 9(_ent(_in))))
		(_port(_int rf_datatwo 0 0 9(_ent(_in))))
		(_port(_int incdec_one 0 0 10(_ent(_in))))
		(_port(_int incdec_two 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int byte1_options 1 0 11(_ent(_in))))
		(_port(_int byte2_options -1 0 12(_ent(_in))))
		(_port(_int output_contents1 0 0 13(_ent(_out))))
		(_port(_int output_contents2 0 0 14(_ent(_out))))
		(_prcs
			(wb_one(_arch 0 0 20(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(4)(6)))))
			(wb_two(_arch 1 0 33(_prcs(_simple)(_trgt(9))(_sens(3)(5)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . wb_stage 2 -1)
)
V 000051 55 1690          1722530585353 behavorial
(_unit VHDL(alu 0 7(behavorial 0 21))
	(_version vf5)
	(_time 1722530585354 2024.08.01 12:43:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 939cc49cc3c5c2859790d0c8c7959295c094969592)
	(_ent
		(_time 1720832881757)
	)
	(_object
		(_port(_int alu_enable -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int sreg 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int alu_op 1 0 11(_ent(_in))))
		(_port(_int operand_1 0 0 12(_ent(_in))))
		(_port(_int operand_2 0 0 13(_ent(_in))))
		(_port(_int alu_output 0 0 14(_ent(_out))))
		(_port(_int cpu_flags 0 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_var(_int output 2 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int flags 3 0 25(_prcs 0)))
		(_var(_int temp_flag -1 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50529027 50529027)
	)
	(_model . behavorial 1 -1)
)
V 000051 55 2386          1722530585395 behavioral
(_unit VHDL(datamem 0 8(behavioral 0 31))
	(_version vf5)
	(_time 1722530585396 2024.08.01 12:43:05)
	(_source(\../src/datamem.vhd\))
	(_parameters tan)
	(_code b2bde0e6b1e4e2a4b7e6f6e8e6b4e6b4b6b4b3b5b6)
	(_ent
		(_time 1721692906579)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_port(_int memRead -1 0 13(_ent(_in))))
		(_port(_int memWrite -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int writeData 1 0 15(_ent(_in))))
		(_port(_int statusReg_en -1 0 17(_ent(_in))))
		(_port(_int writeStatusReg 1 0 18(_ent(_in))))
		(_port(_int statusReg 1 0 19(_ent(_out))))
		(_port(_int stack_write -1 0 21(_ent(_in))))
		(_port(_int stack_data 0 0 22(_ent(_in))))
		(_port(_int stack_pointer 0 0 23(_ent(_out))))
		(_port(_int temp_VPORTAIN -1 0 25(_ent(_in))))
		(_port(_int temp_VPORTDOUT -1 0 26(_ent(_out))))
		(_port(_int dataout 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 33(_array 2((_to i 0 i 65535)))))
		(_sig(_int dataMemory 3 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((statusReg)(dataMemory(100))))(_trgt(8))(_sens(15(100))))))
			(line__39(_arch 1 0 39(_assignment(_alias((stack_pointer)(dataMemory(101))(dataMemory(102))))(_trgt(11))(_sens(15(102))(15(101))))))
			(line__41(_arch 2 0 41(_assignment(_alias((temp_VPORTDOUT)(dataMemory(13_7))))(_simpleassign BUF)(_trgt(13))(_sens(15(13_7))))))
			(write(_arch 3 0 42(_prcs(_simple)(_trgt(15)(15(100))(15(102))(15(101))(15(2_7)))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(9)(10(d_7_0))(10(d_15_8))(12)(15)))))
			(read(_arch 4 0 65(_prcs(_simple)(_trgt(14))(_sens(2)(3)(15))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (15(13_7))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686274 33686018)
	)
	(_model . behavioral 5 -1)
)
V 000050 55 3421          1722530585443 moore_fsm
(_unit VHDL(control_logic 0 9(moore_fsm 0 62))
	(_version vf5)
	(_time 1722530585444 2024.08.01 12:43:05)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code e1eeb4b2b6b6e0f6e5e7eab4a7bbe3e4b7e7b2e7b7e7e6)
	(_ent
		(_time 1721684587276)
	)
	(_object
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 12(_ent(_in))))
		(_port(_int branch_enable -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int memRead -1 0 16(_ent(_out))))
		(_port(_int memWrite -1 0 17(_ent(_out))))
		(_port(_int writeRegister1 -1 0 19(_ent(_out))))
		(_port(_int writeRegister2 -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int wb1_type 1 0 22(_ent(_out))))
		(_port(_int wb2_type -1 0 23(_ent(_out))))
		(_port(_int branch -1 0 25(_ent(_out))))
		(_port(_int addorsub -1 0 27(_ent(_out))))
		(_port(_int pclh_byte -1 0 28(_ent(_out))))
		(_port(_int writeDatamux -1 0 29(_ent(_out))))
		(_port(_int writeDatamux2 -1 0 30(_ent(_out))))
		(_port(_int iostatus -1 0 32(_ent(_out))))
		(_port(_int data1ormux -1 0 33(_ent(_out))))
		(_port(_int setorclr -1 0 34(_ent(_out))))
		(_port(_int stackWrite -1 0 36(_ent(_out))))
		(_port(_int sregWrite -1 0 37(_ent(_out))))
		(_port(_int retlatchlo -1 0 39(_ent(_out))))
		(_port(_int retlatchhi -1 0 40(_ent(_out))))
		(_port(_int alu_muxoption -1 0 42(_ent(_out))))
		(_port(_int datamem_address -1 0 44(_ent(_out))))
		(_port(_int datamem_address2 -1 0 45(_ent(_out))))
		(_port(_int pc_control -1 0 46(_ent(_out))))
		(_port(_int alumuxoption -1 0 48(_ent(_out))))
		(_port(_int irreg_control -1 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_operation 2 0 52(_ent(_out))))
		(_port(_int pc_operation 1 0 54(_ent(_out))))
		(_port(_int pc_settype -1 0 55(_ent(_out))))
		(_port(_int ALU_enable -1 0 56(_ent(_out))))
		(_type(_int state 0 64(_enum1 state_run rjmp_state rcall1_state rcall2_state branch_state ret1_state ret2_state ret3_state ld_state ldpre_state ldpost_state stpre_state SCBI_state (_to i 0 i 12))))
		(_sig(_int present_state 3 0 68(_arch(_uni))))
		(_sig(_int next_state 3 0 68(_arch(_uni))))
		(_var(_int get_command -3 0 83(_prcs 1)))
		(_var(_int get_command -3 0 375(_prcs 2)))
		(_prcs
			(state_reg(_arch 0 0 71(_prcs(_simple)(_trgt(32))(_sens(0)(3))(_read(33)))))
			(outputs(_arch 1 0 82(_prcs(_simple)(_trgt(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(1)(2)(32)))))
			(nxt_state(_arch 2 0 374(_prcs(_simple)(_trgt(33))(_sens(1)(2)(32)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
	)
	(_use(ieee(std_logic_1164))(.(functions))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(50529026)
		(515)
		(50528771)
		(33686275)
		(771)
		(770)
	)
	(_model . moore_fsm 3 -1)
)
V 000051 55 973           1722530585492 behavorial
(_unit VHDL(program_counter 0 6(behavorial 0 16))
	(_version vf5)
	(_time 1722530585493 2024.08.01 12:43:05)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 10461016124712061645024a401644154616131646)
	(_ent
		(_time 1720916617293)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 9(_ent(_in))))
		(_port(_int pc_control -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int next_address 0 0 11(_ent(_in))))
		(_port(_int curr_address 0 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
V 000051 55 994           1722530585530 behavorial
(_unit VHDL(instruction_register 0 7(behavorial 0 18))
	(_version vf5)
	(_time 1722530585531 2024.08.01 12:43:05)
	(_source(\../src/instruction_reg_buffer.vhd\))
	(_parameters tan)
	(_code 3f68363a3c6968283a6a2d646b393c383b39363969)
	(_ent
		(_time 1720916617320)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 10(_ent(_in))))
		(_port(_int irreg_control -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_in 0 0 12(_ent(_in))))
		(_port(_int instruction_out 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavorial 1 -1)
)
V 000041 55 1796 1722530585559 functions
(_unit VHDL(functions 0 8(functions 0 21))
	(_version vf5)
	(_time 1722530585561 2024.08.01 12:43:05)
	(_source(\../src/package.vhd\))
	(_parameters tan)
	(_code 5e09585c0e095f485a0f4a04065808580b595d5858)
	(_ent
		(_time 1722530585559)
	)
	(_object
		(_type(_int command 0 10(_enum1 ADD ADC SUB SUBI SBC SBCI AND_COMMAND ANDI OR_COMMAND ORI EOR COM NEG INC DEC RJMP JMP RCALL CALL RET CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC MOV LDI LD LD_POST LD_PRE ST ST_POST ST_PRE IN_COMMAND OUT_COMMAND PUSH POP LSR ROR_COMMAND SBI CBI FLAG_SET FLAG_CLR NOP OTHER (_to i 0 i 48))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~16 0 23(_array -1((_dto i 15 i 0)))))
		(_subprogram
			(_int get_instruction 0 0 23(_ent(_func 0 1)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(50463491)
		(50529026)
		(33751811)
		(50528770)
		(33751810)
		(33686274)
		(50463490)
		(50463234 771)
		(33686018 771)
		(33686018 515)
		(50463234 515)
		(33751554 515)
		(33751554 770)
		(33751554 514)
		(50463234 770)
		(33686018 770)
		(50529027 770)
		(50529027 514)
		(33751554 771)
		(50463235 50463235)
		(50463235 50528771)
		(50463235 33751555)
		(50463235 33686019)
		(50529027 131843)
		(50529027 197379)
		(50463235 197122)
		(50529027)
		(50463235 131586)
		(50463235 131842)
		(33686019 131586)
		(33686019)
		(33686018)
		(50463235)
		(50463234)
		(33751555)
		(33751554)
		(33686019 197122)
		(50463235 33686274 2)
		(50463235 33686274 3)
		(50463235 50463490 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . functions 1 -1)
)
V 000051 55 1214          1722530585613 behavorial
(_unit VHDL(flash_pm_memory 0 6(behavorial 0 13))
	(_version vf5)
	(_time 1722530585614 2024.08.01 12:43:05)
	(_source(\../src/flash_pm_memory.vhd\))
	(_parameters tan)
	(_code 8dda8b838adad89a8f8f95d48a8a8d8bd988db8bd9)
	(_ent
		(_time 1720832881992)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int memory 0 14(_array 1((_to i 0 i 5)))))
		(_sig(_int flash_memory 2 0 15(_arch(_uni(((_string \"1001101100010111"\))((_string \"1001100001101111"\))((_string \"1001100100010111"\))((_string \"1001101001101111"\))((_string \"1100111111111011"\))((_string \"0000000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
V 000051 55 965           1722530585649 behavioral
(_unit VHDL(incdec 0 8(behavioral 0 17))
	(_version vf5)
	(_time 1722530585650 2024.08.01 12:43:05)
	(_source(\../src/inc_dec_16.vhd\))
	(_parameters tan)
	(_code bcebb5e8baebebaab9e9a9e6eebab5bae9babfbab8)
	(_ent
		(_time 1720896504329)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 0 0 10(_ent(_in))))
		(_port(_int operation -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int temp 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000049 55 1124          1722530585694 dataflow
(_unit VHDL(branch_en 0 8(dataflow 0 19))
	(_version vf5)
	(_time 1722530585695 2024.08.01 12:43:05)
	(_source(\../src/branch_entity.vhd\))
	(_parameters tan)
	(_code db8cd9888b8c8ecd8fdac88182de8ddddedd8eddd9)
	(_ent
		(_time 1720832882036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int select_bit 1 0 11(_ent(_in))))
		(_port(_int branch_type -1 0 12(_ent(_in))))
		(_port(_int set -1 0 13(_ent(_in))))
		(_port(_int branch_enable -1 0 14(_ent(_out))))
		(_sig(_int selected_bit -1 0 20(_int(_uni))))
		(_sig(_int x -1 0 21(_int(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . dataflow 1 -1)
)
V 000051 55 3163          1722530585741 behavioral
(_unit VHDL(register_file 0 9(behavioral 0 24))
	(_version vf5)
	(_time 1722530585742 2024.08.01 12:43:05)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 194f1a1e154e4a0f421f0a424c1f1c1e1b1c4f1f1f)
	(_ent
		(_time 1720832882126)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 13(_ent(_in))))
		(_port(_int write_en1 -1 0 14(_ent(_in))))
		(_port(_int write_en2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int data_out1 1 0 18(_ent(_out))))
		(_port(_int data_out2 1 0 19(_ent(_out))))
		(_port(_int data_out3 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int memory 0 25(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int state 0 28(_enum1 regular_state update_writereg (_to i 0 i 1))))
		(_sig(_int present_state 4 0 29(_arch(_uni))))
		(_sig(_int next_state 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_towrite 5 0 31(_arch(_uni))))
		(_sig(_int pointer 5 0 32(_arch(_uni))))
		(_var(_int get_command -2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int dummy 6 0 37(_prcs 0(_string \"00000000"\))))
		(_var(_int get_command -2 0 131(_prcs 3)))
		(_var(_int get_command -2 0 164(_prcs 4)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(7)(8(d_2_0))(8)(9)(14))(_sens(2)(10))(_mon))))
			(write(_arch 1 0 107(_prcs(_trgt(10))(_sens(0)(3)(4)(5)(6)(13))(_dssslsensitivity 1)(_mon))))
			(state_reg(_arch 2 0 119(_prcs(_simple)(_trgt(11))(_sens(0)(1))(_read(12)))))
			(reg_waddress(_arch 3 0 130(_prcs(_simple)(_trgt(13))(_sens(2)(11))(_mon)(_read(14)))))
			(nxt_state(_arch 4 0 163(_prcs(_simple)(_trgt(12))(_sens(2)(11)))))
		)
		(_subprogram
			(_ext get_instruction(1 0))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext avrcpu.functions.command(1 command)))
		(_type(_ext avrcpu.functions.STD_LOGIC_VECTOR{15~downto~0}~15(1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(3 NATURAL)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(.(functions))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 131586)
		(33686275)
		(50463491)
		(33751811)
		(50463491 2)
		(33686019 131586)
		(33686019)
		(50463235)
		(33751555)
		(33751811 2)
		(50529027 2)
		(50463235 197122)
		(33686019 197122)
	)
	(_model . behavioral 5 -1)
)
V 000050 55 1587          1722530585928 testbench
(_unit VHDL(avr_cpu_tb 0 11(testbench 0 14))
	(_version vf5)
	(_time 1722530585929 2024.08.01 12:43:05)
	(_source(\../src/avr_cpu_tb.vhd\))
	(_parameters tan)
	(_code c592c591c69393d090c7d69e94c2c0c093c2c1c3c7)
	(_ent
		(_time 1720832822045)
	)
	(_inst UUT 0 23(_ent . avr_cpu)
		(_port
			((clk)(clk))
			((rst_bar)(rst_bar))
			((push_button)(push_button))
			((temp_output)(temp_output))
			((temp_instruct)(temp_instruct))
		)
	)
	(_object
		(_sig(_int clk -1 0 15(_arch(_uni))))
		(_sig(_int rst_bar -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp_instruct 0 0 17(_arch(_uni))))
		(_sig(_int push_button -1 0 18(_arch(_uni))))
		(_sig(_int temp_output -1 0 18(_arch(_uni))))
		(_cnst(_int period -2 0 19(_arch((us 4616189618054758400)))))
		(_sig(_int end_sim -3 0 20(_arch(_uni((i 0))))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(1)))))
			(pushbutton(_arch 1 0 26(_prcs(_wait_for)(_trgt(3))(_read(3)(5)))))
			(clock_gen(_arch 2 0 37(_prcs(_wait_for)(_trgt(0))(_read(0)(5)))))
			(time_cntrl(_arch 3 0 48(_prcs(_wait_for)(_trgt(5))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 6 -1)
)
V 000051 55 1275          1722530585968 behavorial
(_unit VHDL(binary_counter 0 7(behavorial 0 16))
	(_version vf5)
	(_time 1722530585969 2024.08.01 12:43:05)
	(_source(\../src/binary_counter.vhd\))
	(_parameters tan)
	(_code f4a3f7a4f9a3f5e2f4a5e6afacf1a2f2f7f2a2f3f1)
	(_ent
		(_time 1721671424727)
	)
	(_object
		(_gen(_int n -1 0 8 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int cnten -2 0 11(_ent(_in))))
		(_port(_int rst_bar -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int q 0 0 13(_ent(_out))))
		(_type(_int ~UNSIGNED{n-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
		(_var(_int output_var 1 0 19(_prcs 0(_code 3))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavorial 4 -1)
)
V 000051 55 1016          1722530586048 behavioral
(_unit VHDL(clk_prescalar 0 7(behavioral 0 16))
	(_version vf5)
	(_time 1722530586049 2024.08.01 12:43:06)
	(_source(\../src/clk_prescalar.vhd\))
	(_parameters tan)
	(_code 421543401315445715425219114447454144414443)
	(_ent
		(_time 1721671385967)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int option 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int counter 1 0 11(_ent(_in))))
		(_port(_int new_clk -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 1239          1722530586088 behavioral
(_unit VHDL(pwm 0 8(behavioral 0 19))
	(_version vf5)
	(_time 1722530586089 2024.08.01 12:43:06)
	(_source(\../src/singleslopepwm.vhd\))
	(_parameters tan)
	(_code 71277371772671667370662b747671767677257671)
	(_ent
		(_time 1721672937969)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rst_bar -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int period 0 0 13(_ent(_in))))
		(_port(_int cmp 0 0 14(_ent(_in))))
		(_port(_int pulse -1 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_var(_int counter 1 0 22(_prcs 0(_string \"0000000000000000"\))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
