[tasks]
rr_bmc rr bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
rr_bmc: depth 20

[engines]
smtbmc

[script]
rr: read_verilog -sv -formal alu_rr.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu.svh
rr: @srcdir@/alu_rr.sv
