# Reading C:/Users/home/Desktop/VIDEO/modelsim_ase/tcl/vsim/pref.tcl
# do seq_detector_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/home/Desktop/VIDEO/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Desktop/VIDEO/lab11_task2/cep2 {C:/Users/home/Desktop/VIDEO/lab11_task2/cep2/seq_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:52 on Jan 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Desktop/VIDEO/lab11_task2/cep2" C:/Users/home/Desktop/VIDEO/lab11_task2/cep2/seq_detector.sv 
# -- Compiling module seq_detector
# 
# Top level modules:
# 	seq_detector
# End time: 19:24:52 on Jan 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.seq_detector
# vsim work.seq_detector 
# Start time: 19:27:05 on Jan 23,2023
# Loading sv_std.std
# Loading work.seq_detector
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/seq_detector/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/seq_detector/clk
wave create -pattern constant -value 01111110 -range 7 0 -starttime 0ns -endtime 1000ns sim:/seq_detector/state
add wave -position insertpoint  \
sim:/seq_detector/q7
run -all
# End time: 19:47:37 on Jan 23,2023, Elapsed time: 0:20:32
# Errors: 0, Warnings: 0
