Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 19 04:06:55 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 display_enigma/letter_letter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_enigma/letter_sprite/image_addr_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 3.969ns (51.842%)  route 3.687ns (48.158%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 11.434 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.519ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=39, estimated)       1.634    -2.442    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=474, estimated)      1.559    -2.519    display_enigma/clk_pixel
    SLICE_X14Y30         FDRE                                         r  display_enigma/letter_letter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.478    -2.041 r  display_enigma/letter_letter_reg[2]/Q
                         net (fo=6, estimated)        0.967    -1.074    display_enigma/letter_sprite/blue_out_reg[0]_0[2]
    SLICE_X15Y27         LUT5 (Prop_lut5_I2_O)        0.323    -0.751 r  display_enigma/letter_sprite/g0_b3/O
                         net (fo=28, estimated)       1.058     0.307    display_enigma/letter_sprite/g0_b3_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.332     0.639 r  display_enigma/letter_sprite/image_addr3__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     0.639    display_enigma/letter_sprite/image_addr3__0_carry_i_6__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.282 r  display_enigma/letter_sprite/image_addr3__0_carry/O[3]
                         net (fo=1, estimated)        0.434     1.716    display_enigma/letter_sprite/image_addr3__0_carry_n_4
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.307     2.023 r  display_enigma/letter_sprite/i___6_carry_i_8/O
                         net (fo=1, routed)           0.000     2.023    display_enigma/letter_sprite/i___6_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.573 r  display_enigma/letter_sprite/i___6_carry_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.573    display_enigma/letter_sprite/i___6_carry_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.907 r  display_enigma/letter_sprite/i___6_carry__0_i_1/O[1]
                         net (fo=2, estimated)        0.536     3.443    display_enigma/letter_sprite/PCOUT__0[9]
    SLICE_X12Y28         LUT3 (Prop_lut3_I2_O)        0.303     3.746 r  display_enigma/letter_sprite/i___6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.746    display_enigma/letter_sprite/i___6_carry__0_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.122 r  display_enigma/letter_sprite/image_addr2_inferred__0/i___6_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     4.122    display_enigma/letter_sprite/image_addr2_inferred__0/i___6_carry__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.445 r  display_enigma/letter_sprite/image_addr2_inferred__0/i___6_carry__1/O[1]
                         net (fo=1, estimated)        0.692     5.137    display_enigma/letter_sprite/image_addr2_inferred__0/i___6_carry__1_n_6
    DSP48_X0Y10          DSP48E1                                      r  display_enigma/letter_sprite/image_addr_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=39, estimated)       1.517    11.424    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=474, estimated)      1.529    11.434    display_enigma/letter_sprite/clk_pixel
    DSP48_X0Y10          DSP48E1                                      r  display_enigma/letter_sprite/image_addr_reg/CLK
                         clock pessimism             -0.436    10.998    
                         clock uncertainty           -0.210    10.788    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.904     6.884    display_enigma/letter_sprite/image_addr_reg
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  1.747    




