// Seed: 2035640538
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  wire id_3;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wire id_8,
    output tri id_9,
    input wire id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14,
    input wire id_15,
    output tri1 id_16,
    output tri0 id_17,
    input wire id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input tri id_22,
    output supply0 id_23,
    input wor id_24,
    input wor id_25,
    output supply1 id_26,
    input tri1 id_27
);
  wire id_29;
  wire id_30;
  wire id_31;
  always_latch disable id_32;
  wire id_33;
  module_0 modCall_1 (
      id_4,
      id_22
  );
endmodule
