{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524015628118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524015628121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 20:40:28 2018 " "Processing started: Tue Apr 17 20:40:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524015628121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524015628121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524015628121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524015628386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 3 3 " "Found 3 design units, including 3 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635186 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635186 ""} { "Info" "ISGN_ENTITY_NAME" "3 ray_lut " "Found entity 3: ray_lut" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 2 2 " "Found 2 design units, including 2 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 y_ang_lut " "Found entity 1: y_ang_lut" {  } { { "ang_lut.sv" "" { Text "D:/ece_385/final_project/ang_lut.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635188 ""} { "Info" "ISGN_ENTITY_NAME" "2 x_ang_lut " "Found entity 2: x_ang_lut" {  } { { "ang_lut.sv" "" { Text "D:/ece_385/final_project/ang_lut.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse_controller.sv(15) " "Verilog HDL information at ps2_mouse_controller.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ece_385/final_project/ps2_mouse_controller.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524015635189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2m " "Found entity 1: ps2m" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ece_385/final_project/ps2_mouse_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/ece_385/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/ece_385/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635192 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_top_level.sv(43) " "Verilog HDL information at final_top_level.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524015635192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 7 7 " "Found 7 design units, including 7 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_real " "Found entity 4: div_real" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""} { "Info" "ISGN_ENTITY_NAME" "5 dot_product_scale " "Found entity 5: dot_product_scale" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""} { "Info" "ISGN_ENTITY_NAME" "6 normalize_vector " "Found entity 6: normalize_vector" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""} { "Info" "ISGN_ENTITY_NAME" "7 sqrt_real " "Found entity 7: sqrt_real" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "D:/ece_385/final_project/frame_buffer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg " "Found entity 1: sphere_reg" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "D:/ece_385/final_project/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "D:/ece_385/final_project/color_mapper.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ece_385/final_project/output_files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524015635199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524015635199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WritePixel final_top_level.sv(32) " "Verilog HDL Implicit Net warning at final_top_level.sv(32): created implicit net for \"WritePixel\"" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524015635200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Write_Index frame_buffer.sv(14) " "Verilog HDL Implicit Net warning at frame_buffer.sv(14): created implicit net for \"Write_Index\"" {  } { { "frame_buffer.sv" "" { Text "D:/ece_385/final_project/frame_buffer.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524015635200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Read_Index frame_buffer.sv(15) " "Verilog HDL Implicit Net warning at frame_buffer.sv(15): created implicit net for \"Read_Index\"" {  } { { "frame_buffer.sv" "" { Text "D:/ece_385/final_project/frame_buffer.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524015635200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "radsq collision_detection.sv(21) " "Verilog HDL Implicit Net warning at collision_detection.sv(21): created implicit net for \"radsq\"" {  } { { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524015635200 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "dTheta ang_lut.sv(139) " "Verilog HDL error at ang_lut.sv(139): value cannot be assigned to input \"dTheta\"" {  } { { "ang_lut.sv" "" { Text "D:/ece_385/final_project/ang_lut.sv" 139 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524015635205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top_level " "Elaborating entity \"final_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524015635245 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WritePixel 0 final_top_level.sv(32) " "Net \"WritePixel\" at final_top_level.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524015635249 "|final_top_level"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1524015635251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ece_385/final_project/output_files/final_project_top.map.smsg " "Generated suppressed messages file D:/ece_385/final_project/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524015635276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524015635341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 17 20:40:35 2018 " "Processing ended: Tue Apr 17 20:40:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524015635341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524015635341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524015635341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524015635341 ""}
