
==============================================================================
XRT Build Version: 2.15.0 (HEAD)
       Build Date: 2023-06-13 09:41:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.0
   Kernels:                krnl_dummy
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          a5040783-3866-4ef0-3253-47f81343a62a
   UUID (IINTF):           cf21a4fc8a7202d80393d25a2c6be95f
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u2
   Name:                   gen3x4_xdma_gc_2
   Version:                202110.1
   Generated Version:      Vivado 2021.1 (SW Build: 3247384)
   Created:
               Mon Aug 23 19:11:19 2021   FPGA Device:            xcku15p
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:u2:1.0
   Board Part:             xilinx.com:u2:part0:1.0
   Platform VBNV:          xilinx_u2_gen3x4_xdma_gc_2_202110_1
   Static UUID:            cf21a4fc-8a72-02d8-0393-d25a2c6be95f
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           _bd_top_blp_s_aclk_kernel2_ref_clk_00 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_kernel_ref_clk_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x100000000
   Bank Used:    Yes

   Name:         plram
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x4100000000
   Address Size: 0x8000
   Bank Used:    Yes
==============================================================================
Kernel: krnl_dummy

Definition
----------
   Signature: krnl_dummy (unsigned int en, void* dummy_a, void* dummy_b)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1038
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_dummy_1
   Base Address: 0x1810000

   Argument:          en
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          dummy_a
   Register Offset:   0x20
   Port:              M_AXI_GMEM
   Memory:            plram (MEM_DRAM)

   Argument:          dummy_b
   Register Offset:   0x2C
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --advanced.param compiler.userPostSysLinkOverlayTcl=xclbin/modify_dram.tcl --config xclbin/krnl_configuration.cfg --connectivity.sp krnl_dummy_1.dummy_a:plram --connectivity.sp krnl_dummy_1.dummy_b:bank0 --debug --input_files xo/krnl_dummy.xo --link --optimize 0 --output xclbin/krnl_dummy.xclbin --platform xilinx_u2_gen3x4_xdma_gc_2_202110_1 --report_level 0 --save-temps --target hw 
   Options:       --advanced.param compiler.userPostSysLinkOverlayTcl=xclbin/modify_dram.tcl
                  --config xclbin/krnl_configuration.cfg
                  --connectivity.sp krnl_dummy_1.dummy_a:plram
                  --connectivity.sp krnl_dummy_1.dummy_b:bank0
                  --debug
                  --input_files xo/krnl_dummy.xo
                  --link
                  --optimize 0
                  --output xclbin/krnl_dummy.xclbin
                  --platform xilinx_u2_gen3x4_xdma_gc_2_202110_1
                  --report_level 0
                  --save-temps
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
