Simulator report for trial_2
Thu Nov 26 19:12:56 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 20.0 ns      ;
; Simulation Netlist Size     ; 285 nodes    ;
; Simulation Coverage         ;      75.34 % ;
; Total Number of Transitions ; 385044       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; FLEX10K      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      75.34 % ;
; Total nodes checked                                 ; 285          ;
; Total output ports checked                          ; 292          ;
; Total output ports with complete 1/0-value coverage ; 220          ;
; Total output ports with no 1/0-value coverage       ; 56           ;
; Total output ports with no 1-value coverage         ; 56           ;
; Total output ports with no 0-value coverage         ; 72           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                                       ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |trial_2|always1~0                                                                                ; |trial_2|always1~0                                                                                     ; out0             ;
; |trial_2|winner~0                                                                                 ; |trial_2|winner~0                                                                                      ; out              ;
; |trial_2|clk                                                                                      ; |trial_2|clk                                                                                           ; out              ;
; |trial_2|push                                                                                     ; |trial_2|push                                                                                          ; out              ;
; |trial_2|switch                                                                                   ; |trial_2|switch                                                                                        ; out              ;
; |trial_2|dice_live[0]                                                                             ; |trial_2|dice_live[0]                                                                                  ; pin_out          ;
; |trial_2|dice_live[1]                                                                             ; |trial_2|dice_live[1]                                                                                  ; pin_out          ;
; |trial_2|dice_live[2]                                                                             ; |trial_2|dice_live[2]                                                                                  ; pin_out          ;
; |trial_2|state_1_live[0]                                                                          ; |trial_2|state_1_live[0]                                                                               ; pin_out          ;
; |trial_2|state_1_live[1]                                                                          ; |trial_2|state_1_live[1]                                                                               ; pin_out          ;
; |trial_2|state_1_live[2]                                                                          ; |trial_2|state_1_live[2]                                                                               ; pin_out          ;
; |trial_2|led_16_1[0]                                                                              ; |trial_2|led_16_1[0]                                                                                   ; pin_out          ;
; |trial_2|led_16_1[3]                                                                              ; |trial_2|led_16_1[3]                                                                                   ; pin_out          ;
; |trial_2|led_16_1[4]                                                                              ; |trial_2|led_16_1[4]                                                                                   ; pin_out          ;
; |trial_2|led_16_1[5]                                                                              ; |trial_2|led_16_1[5]                                                                                   ; pin_out          ;
; |trial_2|led_16_1[6]                                                                              ; |trial_2|led_16_1[6]                                                                                   ; pin_out          ;
; |trial_2|led_16_1[10]                                                                             ; |trial_2|led_16_1[10]                                                                                  ; pin_out          ;
; |trial_2|led_16_1[13]                                                                             ; |trial_2|led_16_1[13]                                                                                  ; pin_out          ;
; |trial_2|led_16_1[15]                                                                             ; |trial_2|led_16_1[15]                                                                                  ; pin_out          ;
; |trial_2|led_16_2[0]                                                                              ; |trial_2|led_16_2[0]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[1]                                                                              ; |trial_2|led_16_2[1]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[2]                                                                              ; |trial_2|led_16_2[2]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[3]                                                                              ; |trial_2|led_16_2[3]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[4]                                                                              ; |trial_2|led_16_2[4]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[5]                                                                              ; |trial_2|led_16_2[5]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[9]                                                                              ; |trial_2|led_16_2[9]                                                                                   ; pin_out          ;
; |trial_2|led_16_2[15]                                                                             ; |trial_2|led_16_2[15]                                                                                  ; pin_out          ;
; |trial_2|register:R_21|Q[0]                                                                       ; |trial_2|register:R_21|Q[0]                                                                            ; regout           ;
; |trial_2|register:R_21|Q[1]                                                                       ; |trial_2|register:R_21|Q[1]                                                                            ; regout           ;
; |trial_2|register:R_21|Q[2]                                                                       ; |trial_2|register:R_21|Q[2]                                                                            ; regout           ;
; |trial_2|ladder_snake:LS_2|outt~0                                                                 ; |trial_2|ladder_snake:LS_2|outt~0                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~1                                                                 ; |trial_2|ladder_snake:LS_2|outt~1                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~2                                                                 ; |trial_2|ladder_snake:LS_2|outt~2                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~3                                                                 ; |trial_2|ladder_snake:LS_2|outt~3                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~4                                                                 ; |trial_2|ladder_snake:LS_2|outt~4                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~5                                                                 ; |trial_2|ladder_snake:LS_2|outt~5                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~6                                                                 ; |trial_2|ladder_snake:LS_2|outt~6                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt~7                                                                 ; |trial_2|ladder_snake:LS_2|outt~7                                                                      ; out              ;
; |trial_2|ladder_snake:LS_2|outt[3]                                                                ; |trial_2|ladder_snake:LS_2|outt[3]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_2|outt[2]                                                                ; |trial_2|ladder_snake:LS_2|outt[2]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_2|outt[1]                                                                ; |trial_2|ladder_snake:LS_2|outt[1]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_2|outt[0]                                                                ; |trial_2|ladder_snake:LS_2|outt[0]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_1|outt~0                                                                 ; |trial_2|ladder_snake:LS_1|outt~0                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~1                                                                 ; |trial_2|ladder_snake:LS_1|outt~1                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~2                                                                 ; |trial_2|ladder_snake:LS_1|outt~2                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~3                                                                 ; |trial_2|ladder_snake:LS_1|outt~3                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~4                                                                 ; |trial_2|ladder_snake:LS_1|outt~4                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~5                                                                 ; |trial_2|ladder_snake:LS_1|outt~5                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~6                                                                 ; |trial_2|ladder_snake:LS_1|outt~6                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt~7                                                                 ; |trial_2|ladder_snake:LS_1|outt~7                                                                      ; out              ;
; |trial_2|ladder_snake:LS_1|outt[3]                                                                ; |trial_2|ladder_snake:LS_1|outt[3]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_1|outt[2]                                                                ; |trial_2|ladder_snake:LS_1|outt[2]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_1|outt[1]                                                                ; |trial_2|ladder_snake:LS_1|outt[1]                                                                     ; out              ;
; |trial_2|ladder_snake:LS_1|outt[0]                                                                ; |trial_2|ladder_snake:LS_1|outt[0]                                                                     ; out              ;
; |trial_2|overflow_control:OF_2|result[3]                                                          ; |trial_2|overflow_control:OF_2|result[3]                                                               ; out              ;
; |trial_2|overflow_control:OF_2|result[2]                                                          ; |trial_2|overflow_control:OF_2|result[2]                                                               ; out              ;
; |trial_2|overflow_control:OF_2|result[1]                                                          ; |trial_2|overflow_control:OF_2|result[1]                                                               ; out              ;
; |trial_2|overflow_control:OF_2|result[0]                                                          ; |trial_2|overflow_control:OF_2|result[0]                                                               ; out              ;
; |trial_2|overflow_control:OF_1|result[3]                                                          ; |trial_2|overflow_control:OF_1|result[3]                                                               ; out              ;
; |trial_2|overflow_control:OF_1|result[2]                                                          ; |trial_2|overflow_control:OF_1|result[2]                                                               ; out              ;
; |trial_2|overflow_control:OF_1|result[1]                                                          ; |trial_2|overflow_control:OF_1|result[1]                                                               ; out              ;
; |trial_2|overflow_control:OF_1|result[0]                                                          ; |trial_2|overflow_control:OF_1|result[0]                                                               ; out              ;
; |trial_2|register:R_12|Q[0]                                                                       ; |trial_2|register:R_12|Q[0]                                                                            ; regout           ;
; |trial_2|register:R_12|Q[1]                                                                       ; |trial_2|register:R_12|Q[1]                                                                            ; regout           ;
; |trial_2|register:R_12|Q[2]                                                                       ; |trial_2|register:R_12|Q[2]                                                                            ; regout           ;
; |trial_2|register:R_12|Q[3]                                                                       ; |trial_2|register:R_12|Q[3]                                                                            ; regout           ;
; |trial_2|register:R_11|Q[0]                                                                       ; |trial_2|register:R_11|Q[0]                                                                            ; regout           ;
; |trial_2|register:R_11|Q[1]                                                                       ; |trial_2|register:R_11|Q[1]                                                                            ; regout           ;
; |trial_2|register:R_11|Q[2]                                                                       ; |trial_2|register:R_11|Q[2]                                                                            ; regout           ;
; |trial_2|register:R_11|Q[3]                                                                       ; |trial_2|register:R_11|Q[3]                                                                            ; regout           ;
; |trial_2|adder:do_addition|result1[1]                                                             ; |trial_2|adder:do_addition|result1[1]                                                                  ; out              ;
; |trial_2|adder:do_addition|result1[2]                                                             ; |trial_2|adder:do_addition|result1[2]                                                                  ; out              ;
; |trial_2|adder:do_addition|result1[3]                                                             ; |trial_2|adder:do_addition|result1[3]                                                                  ; out              ;
; |trial_2|adder:do_addition|result1[0]                                                             ; |trial_2|adder:do_addition|result1[0]                                                                  ; out              ;
; |trial_2|adder:do_addition|result0[3]                                                             ; |trial_2|adder:do_addition|result0[3]                                                                  ; out              ;
; |trial_2|adder:do_addition|result0[2]                                                             ; |trial_2|adder:do_addition|result0[2]                                                                  ; out              ;
; |trial_2|adder:do_addition|result0[1]                                                             ; |trial_2|adder:do_addition|result0[1]                                                                  ; out              ;
; |trial_2|adder:do_addition|result0[0]                                                             ; |trial_2|adder:do_addition|result0[0]                                                                  ; out              ;
; |trial_2|counter:produce_dice|count[1]                                                            ; |trial_2|counter:produce_dice|count[1]                                                                 ; regout           ;
; |trial_2|counter:produce_dice|count~0                                                             ; |trial_2|counter:produce_dice|count~0                                                                  ; out              ;
; |trial_2|counter:produce_dice|count~1                                                             ; |trial_2|counter:produce_dice|count~1                                                                  ; out              ;
; |trial_2|counter:produce_dice|count~2                                                             ; |trial_2|counter:produce_dice|count~2                                                                  ; out              ;
; |trial_2|counter:produce_dice|count[0]                                                            ; |trial_2|counter:produce_dice|count[0]                                                                 ; regout           ;
; |trial_2|counter:produce_dice|count[2]                                                            ; |trial_2|counter:produce_dice|count[2]                                                                 ; regout           ;
; |trial_2|decoder:DEC_2|Decoder0~0                                                                 ; |trial_2|decoder:DEC_2|Decoder0~0                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~1                                                                 ; |trial_2|decoder:DEC_2|Decoder0~1                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~2                                                                 ; |trial_2|decoder:DEC_2|Decoder0~2                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~3                                                                 ; |trial_2|decoder:DEC_2|Decoder0~3                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~4                                                                 ; |trial_2|decoder:DEC_2|Decoder0~4                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~5                                                                 ; |trial_2|decoder:DEC_2|Decoder0~5                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~9                                                                 ; |trial_2|decoder:DEC_2|Decoder0~9                                                                      ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~15                                                                ; |trial_2|decoder:DEC_2|Decoder0~15                                                                     ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~0                                                                 ; |trial_2|decoder:DEC_1|Decoder0~0                                                                      ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~3                                                                 ; |trial_2|decoder:DEC_1|Decoder0~3                                                                      ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~4                                                                 ; |trial_2|decoder:DEC_1|Decoder0~4                                                                      ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~5                                                                 ; |trial_2|decoder:DEC_1|Decoder0~5                                                                      ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~6                                                                 ; |trial_2|decoder:DEC_1|Decoder0~6                                                                      ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~10                                                                ; |trial_2|decoder:DEC_1|Decoder0~10                                                                     ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~13                                                                ; |trial_2|decoder:DEC_1|Decoder0~13                                                                     ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~15                                                                ; |trial_2|decoder:DEC_1|Decoder0~15                                                                     ; out              ;
; |trial_2|overflow_control:OF_2|LessThan0~0                                                        ; |trial_2|overflow_control:OF_2|LessThan0~0                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~1                                                        ; |trial_2|overflow_control:OF_2|LessThan0~1                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~2                                                        ; |trial_2|overflow_control:OF_2|LessThan0~2                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~3                                                        ; |trial_2|overflow_control:OF_2|LessThan0~3                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~4                                                        ; |trial_2|overflow_control:OF_2|LessThan0~4                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~5                                                        ; |trial_2|overflow_control:OF_2|LessThan0~5                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~6                                                        ; |trial_2|overflow_control:OF_2|LessThan0~6                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~7                                                        ; |trial_2|overflow_control:OF_2|LessThan0~7                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~8                                                        ; |trial_2|overflow_control:OF_2|LessThan0~8                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~9                                                        ; |trial_2|overflow_control:OF_2|LessThan0~9                                                             ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~10                                                       ; |trial_2|overflow_control:OF_2|LessThan0~10                                                            ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~11                                                       ; |trial_2|overflow_control:OF_2|LessThan0~11                                                            ; out0             ;
; |trial_2|overflow_control:OF_2|LessThan0~12                                                       ; |trial_2|overflow_control:OF_2|LessThan0~12                                                            ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~0                                                        ; |trial_2|overflow_control:OF_1|LessThan0~0                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~1                                                        ; |trial_2|overflow_control:OF_1|LessThan0~1                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~2                                                        ; |trial_2|overflow_control:OF_1|LessThan0~2                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~3                                                        ; |trial_2|overflow_control:OF_1|LessThan0~3                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~5                                                        ; |trial_2|overflow_control:OF_1|LessThan0~5                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~6                                                        ; |trial_2|overflow_control:OF_1|LessThan0~6                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~7                                                        ; |trial_2|overflow_control:OF_1|LessThan0~7                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~8                                                        ; |trial_2|overflow_control:OF_1|LessThan0~8                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~9                                                        ; |trial_2|overflow_control:OF_1|LessThan0~9                                                             ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~10                                                       ; |trial_2|overflow_control:OF_1|LessThan0~10                                                            ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~11                                                       ; |trial_2|overflow_control:OF_1|LessThan0~11                                                            ; out0             ;
; |trial_2|overflow_control:OF_1|LessThan0~12                                                       ; |trial_2|overflow_control:OF_1|LessThan0~12                                                            ; out0             ;
; |trial_2|Equal0~0                                                                                 ; |trial_2|Equal0~0                                                                                      ; out0             ;
; |trial_2|Equal1~0                                                                                 ; |trial_2|Equal1~0                                                                                      ; out0             ;
; |trial_2|ladder_snake:LS_2|Equal0~0                                                               ; |trial_2|ladder_snake:LS_2|Equal0~0                                                                    ; out0             ;
; |trial_2|ladder_snake:LS_1|Equal0~0                                                               ; |trial_2|ladder_snake:LS_1|Equal0~0                                                                    ; out0             ;
; |trial_2|counter:produce_dice|Equal0~0                                                            ; |trial_2|counter:produce_dice|Equal0~0                                                                 ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|result_node[0]                                     ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|result_node[1]                                     ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|result_node[2]                                     ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~1                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~1                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~2                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~2                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[0]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[0]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[1]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[1]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[2]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[2]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[3]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add1|result_node[3]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[0]                           ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~0                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~0                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~1                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~1                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~3                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~3                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[2]                           ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[1]                           ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~5                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~5                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~6                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~6                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~8                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~8                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~9                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~9                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~10                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~10                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~11                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~11                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~12                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~12                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~13                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~13                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~14                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~14                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~15                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~15                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT    ; cout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT    ; cout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT    ; cout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[0]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[0]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[1]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[1]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[2]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[2]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[3]                                        ; |trial_2|adder:do_addition|lpm_add_sub:Add0|result_node[3]                                             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[0]                           ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~0                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~0                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~1                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~1                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~3                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~3                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[2]                           ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[1]                           ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                       ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                            ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~5                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~5                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~6                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~6                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~8                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~8                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~9                                     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~9                                          ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~10                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~10                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~11                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~11                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~12                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~12                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~13                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~13                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~14                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~14                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~15                                    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~15                                         ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT    ; cout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT    ; cout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]         ; sout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT    ; cout             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]         ; sout             ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                                    ; Output Port Name                                                             ; Output Port Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |trial_2|winner[0]~reg0                                                      ; |trial_2|winner[0]~reg0                                                      ; regout           ;
; |trial_2|led_16_1[1]                                                         ; |trial_2|led_16_1[1]                                                         ; pin_out          ;
; |trial_2|led_16_1[2]                                                         ; |trial_2|led_16_1[2]                                                         ; pin_out          ;
; |trial_2|led_16_1[7]                                                         ; |trial_2|led_16_1[7]                                                         ; pin_out          ;
; |trial_2|led_16_1[8]                                                         ; |trial_2|led_16_1[8]                                                         ; pin_out          ;
; |trial_2|led_16_1[9]                                                         ; |trial_2|led_16_1[9]                                                         ; pin_out          ;
; |trial_2|led_16_1[11]                                                        ; |trial_2|led_16_1[11]                                                        ; pin_out          ;
; |trial_2|led_16_1[12]                                                        ; |trial_2|led_16_1[12]                                                        ; pin_out          ;
; |trial_2|led_16_1[14]                                                        ; |trial_2|led_16_1[14]                                                        ; pin_out          ;
; |trial_2|led_16_2[6]                                                         ; |trial_2|led_16_2[6]                                                         ; pin_out          ;
; |trial_2|led_16_2[7]                                                         ; |trial_2|led_16_2[7]                                                         ; pin_out          ;
; |trial_2|led_16_2[8]                                                         ; |trial_2|led_16_2[8]                                                         ; pin_out          ;
; |trial_2|led_16_2[10]                                                        ; |trial_2|led_16_2[10]                                                        ; pin_out          ;
; |trial_2|led_16_2[11]                                                        ; |trial_2|led_16_2[11]                                                        ; pin_out          ;
; |trial_2|led_16_2[12]                                                        ; |trial_2|led_16_2[12]                                                        ; pin_out          ;
; |trial_2|led_16_2[13]                                                        ; |trial_2|led_16_2[13]                                                        ; pin_out          ;
; |trial_2|led_16_2[14]                                                        ; |trial_2|led_16_2[14]                                                        ; pin_out          ;
; |trial_2|winner[0]                                                           ; |trial_2|winner[0]                                                           ; pin_out          ;
; |trial_2|decoder:DEC_2|Decoder0~6                                            ; |trial_2|decoder:DEC_2|Decoder0~6                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~7                                            ; |trial_2|decoder:DEC_2|Decoder0~7                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~8                                            ; |trial_2|decoder:DEC_2|Decoder0~8                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~10                                           ; |trial_2|decoder:DEC_2|Decoder0~10                                           ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~11                                           ; |trial_2|decoder:DEC_2|Decoder0~11                                           ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~12                                           ; |trial_2|decoder:DEC_2|Decoder0~12                                           ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~13                                           ; |trial_2|decoder:DEC_2|Decoder0~13                                           ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~14                                           ; |trial_2|decoder:DEC_2|Decoder0~14                                           ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~1                                            ; |trial_2|decoder:DEC_1|Decoder0~1                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~2                                            ; |trial_2|decoder:DEC_1|Decoder0~2                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~7                                            ; |trial_2|decoder:DEC_1|Decoder0~7                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~8                                            ; |trial_2|decoder:DEC_1|Decoder0~8                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~9                                            ; |trial_2|decoder:DEC_1|Decoder0~9                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~11                                           ; |trial_2|decoder:DEC_1|Decoder0~11                                           ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~12                                           ; |trial_2|decoder:DEC_1|Decoder0~12                                           ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~14                                           ; |trial_2|decoder:DEC_1|Decoder0~14                                           ; out              ;
; |trial_2|overflow_control:OF_1|LessThan0~4                                   ; |trial_2|overflow_control:OF_1|LessThan0~4                                   ; out0             ;
; |trial_2|ladder_snake:LS_2|Equal1~0                                          ; |trial_2|ladder_snake:LS_2|Equal1~0                                          ; out0             ;
; |trial_2|ladder_snake:LS_1|Equal1~0                                          ; |trial_2|ladder_snake:LS_1|Equal1~0                                          ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0 ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0 ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]   ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]   ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~1             ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~1             ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~2             ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~2             ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1 ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1 ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]   ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]   ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[1]   ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[1]   ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~4             ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~4             ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~5             ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~5             ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0    ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~2                ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~2                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1    ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1    ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]      ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]      ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~4                ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~4                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0    ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~2                ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~2                ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1    ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1    ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]      ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]      ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~4                ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~4                ; out0             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |trial_2|winner[1]~reg0                                                       ; |trial_2|winner[1]~reg0                                                       ; regout           ;
; |trial_2|winner[0]~reg0                                                       ; |trial_2|winner[0]~reg0                                                       ; regout           ;
; |trial_2|state_1_live[3]                                                      ; |trial_2|state_1_live[3]                                                      ; pin_out          ;
; |trial_2|state_2_live[0]                                                      ; |trial_2|state_2_live[0]                                                      ; pin_out          ;
; |trial_2|state_2_live[1]                                                      ; |trial_2|state_2_live[1]                                                      ; pin_out          ;
; |trial_2|state_2_live[2]                                                      ; |trial_2|state_2_live[2]                                                      ; pin_out          ;
; |trial_2|state_2_live[3]                                                      ; |trial_2|state_2_live[3]                                                      ; pin_out          ;
; |trial_2|led_16_1[1]                                                          ; |trial_2|led_16_1[1]                                                          ; pin_out          ;
; |trial_2|led_16_1[2]                                                          ; |trial_2|led_16_1[2]                                                          ; pin_out          ;
; |trial_2|led_16_1[7]                                                          ; |trial_2|led_16_1[7]                                                          ; pin_out          ;
; |trial_2|led_16_1[8]                                                          ; |trial_2|led_16_1[8]                                                          ; pin_out          ;
; |trial_2|led_16_1[9]                                                          ; |trial_2|led_16_1[9]                                                          ; pin_out          ;
; |trial_2|led_16_1[11]                                                         ; |trial_2|led_16_1[11]                                                         ; pin_out          ;
; |trial_2|led_16_1[12]                                                         ; |trial_2|led_16_1[12]                                                         ; pin_out          ;
; |trial_2|led_16_1[14]                                                         ; |trial_2|led_16_1[14]                                                         ; pin_out          ;
; |trial_2|led_16_2[6]                                                          ; |trial_2|led_16_2[6]                                                          ; pin_out          ;
; |trial_2|led_16_2[7]                                                          ; |trial_2|led_16_2[7]                                                          ; pin_out          ;
; |trial_2|led_16_2[8]                                                          ; |trial_2|led_16_2[8]                                                          ; pin_out          ;
; |trial_2|led_16_2[10]                                                         ; |trial_2|led_16_2[10]                                                         ; pin_out          ;
; |trial_2|led_16_2[11]                                                         ; |trial_2|led_16_2[11]                                                         ; pin_out          ;
; |trial_2|led_16_2[12]                                                         ; |trial_2|led_16_2[12]                                                         ; pin_out          ;
; |trial_2|led_16_2[13]                                                         ; |trial_2|led_16_2[13]                                                         ; pin_out          ;
; |trial_2|led_16_2[14]                                                         ; |trial_2|led_16_2[14]                                                         ; pin_out          ;
; |trial_2|winner[0]                                                            ; |trial_2|winner[0]                                                            ; pin_out          ;
; |trial_2|winner[1]                                                            ; |trial_2|winner[1]                                                            ; pin_out          ;
; |trial_2|register:R_22|Q[0]                                                   ; |trial_2|register:R_22|Q[0]                                                   ; regout           ;
; |trial_2|register:R_22|Q[1]                                                   ; |trial_2|register:R_22|Q[1]                                                   ; regout           ;
; |trial_2|register:R_22|Q[2]                                                   ; |trial_2|register:R_22|Q[2]                                                   ; regout           ;
; |trial_2|register:R_22|Q[3]                                                   ; |trial_2|register:R_22|Q[3]                                                   ; regout           ;
; |trial_2|register:R_21|Q[3]                                                   ; |trial_2|register:R_21|Q[3]                                                   ; regout           ;
; |trial_2|decoder:DEC_2|Decoder0~6                                             ; |trial_2|decoder:DEC_2|Decoder0~6                                             ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~7                                             ; |trial_2|decoder:DEC_2|Decoder0~7                                             ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~8                                             ; |trial_2|decoder:DEC_2|Decoder0~8                                             ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~10                                            ; |trial_2|decoder:DEC_2|Decoder0~10                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~11                                            ; |trial_2|decoder:DEC_2|Decoder0~11                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~12                                            ; |trial_2|decoder:DEC_2|Decoder0~12                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~13                                            ; |trial_2|decoder:DEC_2|Decoder0~13                                            ; out              ;
; |trial_2|decoder:DEC_2|Decoder0~14                                            ; |trial_2|decoder:DEC_2|Decoder0~14                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~1                                             ; |trial_2|decoder:DEC_1|Decoder0~1                                             ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~2                                             ; |trial_2|decoder:DEC_1|Decoder0~2                                             ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~7                                             ; |trial_2|decoder:DEC_1|Decoder0~7                                             ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~8                                             ; |trial_2|decoder:DEC_1|Decoder0~8                                             ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~9                                             ; |trial_2|decoder:DEC_1|Decoder0~9                                             ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~11                                            ; |trial_2|decoder:DEC_1|Decoder0~11                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~12                                            ; |trial_2|decoder:DEC_1|Decoder0~12                                            ; out              ;
; |trial_2|decoder:DEC_1|Decoder0~14                                            ; |trial_2|decoder:DEC_1|Decoder0~14                                            ; out              ;
; |trial_2|overflow_control:OF_1|LessThan0~4                                    ; |trial_2|overflow_control:OF_1|LessThan0~4                                    ; out0             ;
; |trial_2|ladder_snake:LS_2|Equal1~0                                           ; |trial_2|ladder_snake:LS_2|Equal1~0                                           ; out0             ;
; |trial_2|ladder_snake:LS_1|Equal1~0                                           ; |trial_2|ladder_snake:LS_1|Equal1~0                                           ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0  ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]    ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[0]    ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~1              ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~1              ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~2              ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~2              ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1  ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1  ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]    ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[2]    ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[1]    ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|datab_node[1]    ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~4              ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~4              ; out0             ;
; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~5              ; |trial_2|counter:produce_dice|lpm_add_sub:Add0|addcore:adder|_~5              ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0     ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~2                 ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~2                 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1     ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1     ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]       ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|datab_node[3]       ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1 ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~4                 ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~4                 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~7                 ; |trial_2|adder:do_addition|lpm_add_sub:Add1|addcore:adder|_~7                 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~2                 ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~2                 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1     ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1     ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1 ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~4                 ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~4                 ; out0             ;
; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~7                 ; |trial_2|adder:do_addition|lpm_add_sub:Add0|addcore:adder|_~7                 ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Nov 26 19:12:54 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off trial_2 -c trial_2
Info: Using vector source file "F:/DLD_Assignment/Trail_Debug/Trial_2/trial_2.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 2.0 ns on register "|trial_2|register:R_22|Q[1]"
Warning: Found clock-sensitive change during active clock edge at time 2.0 ns on register "|trial_2|register:R_22|Q[3]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      75.34 %
Info: Number of transitions in simulation is 385044
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Thu Nov 26 19:12:56 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


