<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Varun's Verilog</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/verilog.css">
    </head>
    <body>
        <div id="container--main">
        <a href="verilog.html">&#x2190; Go Back</a>
        <h1>Verilog</h1>
        <h2>Number representation in Verilog:</h2>
        <section class="section--page">
            <div id="wrapper--techstack__items">
                <strong>Declaration: </br>&lt;size&gt; &lt;radix&gt; &lt;value&gt = </strong>
                <div class="card--techstack"><span>
                    <p>&lt;size&gt;  &lt;- No.of Bits </p>
                    <p>&lt;radix&gt; &lt;- Number Representation </p>
                    <p>&lt;value&gt; &lt;- Consecutive value - O to f, x, z</p>
                    <ul>
                        <li>Binary      -> b (or) B</li>
                        <li>Octal       -> o (or) O</li>
                        <li>Decimal     -> d (or) D</li>
                        <li>HexaDecimal -> h (or) H</li>
                    </ul>
                    <p>Ex1: 4'b 0101</p>
                    <p>Ex2: 8'h 0101xxxx</p>
                    <p>Ex3: 12'o 3zx7 = 011 zzz xxx 111</p>
                </span></div>
            </div>
        </section>

        <h2>Arthimetic Operators &lt;/&gt;:</h2>
        <ul id="qualifications--list">
            <li>⚡ Design Entry.</li>
            <li>⚡ Design Verification.</li>
            <li>⚡ Test Generations.</li>
            <li>⚡ Synthesis.</li>
            <li>⚡ Timing and fault analysis.</li>
        </ul>

        </div>
    </body>
</html>