begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * SPDX-License-Identifier: BSD-3-Clause  *  * Copyright(c) 2002-2011 Exar Corp.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification are permitted provided the following conditions are met:  *  *    1. Redistributions of source code must retain the above copyright notice,  *       this list of conditions and the following disclaimer.  *  *    2. Redistributions in binary form must reproduce the above copyright  *       notice, this list of conditions and the following disclaimer in the  *       documentation and/or other materials provided with the distribution.  *  *    3. Neither the name of the Exar Corporation nor the names of its  *       contributors may be used to endorse or promote products derived from  *       this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  * POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*$FreeBSD$*/
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|VXGE_HAL_MRPCIM_REGS_H
end_ifndef

begin_define
define|#
directive|define
name|VXGE_HAL_MRPCIM_REGS_H
end_define

begin_macro
name|__EXTERN_BEGIN_DECLS
end_macro

begin_typedef
typedef|typedef
struct|struct
name|vxge_hal_mrpcim_reg_t
block|{
comment|/* 0x00000 */
name|u64
name|g3fbct_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INT_STATUS_ERR_G3IF_INT
value|mBIT(0)
comment|/* 0x00008 */
name|u64
name|g3fbct_int_mask
decl_stmt|;
comment|/* 0x00010 */
name|u64
name|g3fbct_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_SM_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_GDDR3_DECC
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_GDDR3_U_DECC
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_CTRL_FIFO_DECC
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_GDDR3_SECC
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_GDDR3_U_SECC
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_G3FBCT_ERR_REG_G3IF_CTRL_FIFO_SECC
value|mBIT(31)
comment|/* 0x00018 */
name|u64
name|g3fbct_err_mask
decl_stmt|;
comment|/* 0x00020 */
name|u64
name|g3fbct_err_alarm
decl_stmt|;
comment|/* 0x00028 */
name|u64
name|g3fbct_config0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_RD_CMD_LATENCY_RPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_RD_CMD_LATENCY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_REFRESH_PER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_TRC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_TRRD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_TFAW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 50, 6)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG0_RD_FIFO_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 58, 6)
comment|/* 0x00030 */
name|u64
name|g3fbct_config1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_BIC_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_BIC_OFF
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_IGNORE_BEM
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_RD_SAMPLING
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_CMD_START_PHASE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_BIC_HI_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_BIC_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG1_ECC_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x00038 */
name|u64
name|g3fbct_config2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG2_DEV_USE_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG2_DEV_USE_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG2_ARBITER_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG2_DEFINE_CAD
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG2_DEFINE_NOP_AD
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3FBCT_CONFIG2_LAST_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 13)
comment|/* 0x00040 */
name|u64
name|g3fbct_init0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_BAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_WL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_DLL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_TM
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_CL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_BT
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT0_MRS_BL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x00048 */
name|u64
name|g3fbct_init1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_BAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_AD_TER
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_ID
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_RON
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_AL
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_TWR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT1_EMRS_DQ_TER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x00050 */
name|u64
name|g3fbct_init2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT2_EMRS_DR_STR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT2_START_INI
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT2_POWER_UP_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT2_ACTIVE_CMD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x00058 */
name|u64
name|g3fbct_init3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TRP_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TMRD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TWR2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TRD2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TRCDR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TRCDW_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TWR2RD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT3_TRD2WR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x00060 */
name|u64
name|g3fbct_init4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_TRFC_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_REFRESH_BURSTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_CKE_INIT_VAL
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_VENDOR_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_OOO_DEPTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 6)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_ICTRL_INIT_DONE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT4_IOCAL_WAIT_DISABLE
value|mBIT(63)
comment|/* 0x00068 */
name|u64
name|g3fbct_init5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT5_TRAS_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT5_TVID_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT5_TWR_APRE2CMD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT5_TRD_APRE2CMD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT5_TWR_APRE2CMD_CON
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT5_GDDR3_DLL_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x00070 */
name|u64
name|g3fbct_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING1_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00078 */
name|u64
name|g3fbct_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING2_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00080 */
name|u64
name|g3fbct_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING3_DLL_TRA_DATA10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00088 */
name|u64
name|g3fbct_dll_training4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING4_DLL_TRA_DATA11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00090 */
name|u64
name|g3fbct_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING6_DLL_TRA_DATA20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00098 */
name|u64
name|g3fbct_dll_training7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING7_DLL_TRA_DATA21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x000a0 */
name|u64
name|g3fbct_dll_training8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING8_DLL_TRA_DATA30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x000a8 */
name|u64
name|g3fbct_dll_training9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING9_DLL_TRA_DATA31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x000b0 */
name|u64
name|g3fbct_dll_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING5_DLL_TRA_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 14)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING5_DLL_TRA_CADD0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 11)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING5_DLL_TRA_CADD1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 11)
comment|/* 0x000b8 */
name|u64
name|g3fbct_dll_training10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING10_DLL_TP_READS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING10_DLL_SAMPLES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING10_TRA_LOOPS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING10_TRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING10_TRA_STEP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 7)
comment|/* 0x000c0 */
name|u64
name|g3fbct_dll_training11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING11_ICTRL_DLL_TRA_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_G3FBCT_DLL_TRAINING11_ICTRL_DLL_TRA_DIS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
comment|/* 0x000c8 */
name|u64
name|g3fbct_init6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TWR_APRE2RD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TWR_APRE2WR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TWR_APRE2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TWR_APRE2ACT_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TRD_APRE2RD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TRD_APRE2WR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TRD_APRE2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_INIT6_TRD_APRE2ACT_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 60, 4)
comment|/* 0x000d0 */
name|u64
name|g3fbct_test0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST0_TEST_START_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 14)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST0_TEST_END_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST0_TEST_START_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 11)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST0_TEST_END_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 11)
comment|/* 0x000d8 */
name|u64
name|g3fbct_test01
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_TEST_BANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_TEST_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_TEST_MODE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_TEST_GO
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_TEST_DONE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_ECC_DEC_TEST_FAIL_CNTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 16)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST01_TEST_DATA_ADDR
value|mBIT(63)
comment|/* 0x000e0 */
name|u64
name|g3fbct_test1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST1_TX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x000e8 */
name|u64
name|g3fbct_test2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST2_TX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x000f0 */
name|u64
name|g3fbct_test11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST11_TX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x000f8 */
name|u64
name|g3fbct_test21
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST21_TX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00100 */
name|u64
name|g3fbct_test3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST3_ECC_DEC_RX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00108 */
name|u64
name|g3fbct_test4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST4_ECC_DEC_RX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00110 */
name|u64
name|g3fbct_test31
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST31_ECC_DEC_RX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00118 */
name|u64
name|g3fbct_test41
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST41_ECC_DEC_RX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00120 */
name|u64
name|g3fbct_test5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST5_ECC_DEC_RX_FAILED_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00128 */
name|u64
name|g3fbct_test6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST6_ECC_DEC_RX_FAILED_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x00130 */
name|u64
name|g3fbct_test51
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST51_ECC_DEC_RX_FAILED_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x00138 */
name|u64
name|g3fbct_test61
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST61_ECC_DEC_RX_FAILED_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x00140 */
name|u64
name|g3fbct_test7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST7_ECC_DEC_TEST_FAILED_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 14)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST7_ECC_DEC_TEST_FAILED_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 11)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST7_ECC_DEC_TEST_FAILED_BANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
comment|/* 0x00148 */
name|u64
name|g3fbct_test71
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST71_ECC_DEC_TEST_FAILED_RADD1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 14)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST71_ECC_DEC_TEST_FAILED_CADD1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 11)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TEST71_ECC_DEC_TEST_FAILED_BANK1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
name|u8
name|unused001b0
index|[
literal|0x001b0
operator|-
literal|0x00150
index|]
decl_stmt|;
comment|/* 0x001b0 */
name|u64
name|g3fbct_loop_back
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_TDATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_MODE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_GO
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_DONE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_RDLL_IDLE_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x001b8 */
name|u64
name|g3fbct_loop_back1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_RDLL_START_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_RDLL_END_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_WDLL_IDLE_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_WDLL_START_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_WDLL_END_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_STEPS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_RDLL_MIN_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK1_RDLL_MAX_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x001c0 */
name|u64
name|g3fbct_loop_back2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK2_WDLL_MIN_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK2_WDLL_MAX_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
comment|/* 0x001c8 */
name|u64
name|g3fbct_loop_back3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK3_LBCTRL_CM_RDLL_RESULT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK3_LBCTRL_CM_WDLL_RESULT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK3_LBCTRL_CM_RDLL_MON_RESULT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
comment|/* 0x001d0 */
name|u64
name|g3fbct_loop_back4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK4_LBCTRL_IO_PASS_FAILN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x001d8 */
name|u64
name|g3fbct_loop_back5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK5_RDLL_START_IO_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK5_RDLL_END_IO_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
name|u8
name|unused00200
index|[
literal|0x00200
operator|-
literal|0x001e0
index|]
decl_stmt|;
comment|/* 0x00200 */
name|u64
name|g3fbct_loop_back_rdll
index|[
literal|4
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_RDLL_LBCTRL_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_RDLL_LBCTRL_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_RDLL_LBCTRL_MON_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_RDLL_LBCTRL_MON_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
comment|/* 0x00220 */
name|u64
name|g3fbct_loop_back_wdll
index|[
literal|4
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_WDLL_LBCTRL_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_LOOP_BACK_WDLL_LBCTRL_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
comment|/* 0x00240 */
name|u64
name|g3fbct_tran_wrd_cnt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TRAN_WRD_CNT_CTRL_PIPE_WR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TRAN_WRD_CNT_CTRL_PIPE_RD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x00248 */
name|u64
name|g3fbct_tran_ap_cnt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_TRAN_AP_CNT_CTRL_PIPE_ACT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TRAN_AP_CNT_CTRL_PIPE_PRE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_G3FBCT_TRAN_AP_CNT_UPDATE
value|mBIT(39)
comment|/* 0x00250 */
name|u64
name|g3fbct_g3bist
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3FBCT_G3BIST_DISABLE_MAIN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3FBCT_G3BIST_DISABLE_ICTRL
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3FBCT_G3BIST_BTCTRL_STATUS_MAIN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3FBCT_G3BIST_BTCTRL_STATUS_ICTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
name|u8
name|unused00a00
index|[
literal|0x00a00
operator|-
literal|0x00258
index|]
decl_stmt|;
comment|/* 0x00a00 */
name|u64
name|wrdma_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RC_ALARM_RC_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RXDRM_SM_ERR_RXDRM_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RXDCM_SM_ERR_RXDCM_SM_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RXDWM_SM_ERR_RXDWM_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RDA_ERR_RDA_INT
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RDA_ECC_DB_RDA_ECC_DB_INT
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_RDA_ECC_SG_RDA_ECC_SG_INT
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_FRF_ALARM_FRF_INT
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_ROCRC_ALARM_ROCRC_INT
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_WDE0_ALARM_WDE0_INT
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_WDE1_ALARM_WDE1_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_WDE2_ALARM_WDE2_INT
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_WRDMA_INT_STATUS_WDE3_ALARM_WDE3_INT
value|mBIT(17)
comment|/* 0x00a08 */
name|u64
name|wrdma_int_mask
decl_stmt|;
comment|/* 0x00a10 */
name|u64
name|rc_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_FTC_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_FTC_SM_PHASE_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_BTDWM_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_BTC_SM_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_BTDCM_SM_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_BTDRM_SM_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_RMM_RXD_RC_ECC_DB_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_RMM_RXD_RC_ECC_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_RHS_RXD_RHS_ECC_DB_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_RHS_RXD_RHS_ECC_SG_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_RMM_SM_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_RC_ALARM_REG_BTC_VPATH_MISMATCH_ERR
value|mBIT(12)
comment|/* 0x00a18 */
name|u64
name|rc_alarm_mask
decl_stmt|;
comment|/* 0x00a20 */
name|u64
name|rc_alarm_alarm
decl_stmt|;
comment|/* 0x00a28 */
name|u64
name|rxdrm_sm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXDRM_SM_ERR_REG_PRC_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x00a30 */
name|u64
name|rxdrm_sm_err_mask
decl_stmt|;
comment|/* 0x00a38 */
name|u64
name|rxdrm_sm_err_alarm
decl_stmt|;
comment|/* 0x00a40 */
name|u64
name|rxdcm_sm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXDCM_SM_ERR_REG_PRC_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x00a48 */
name|u64
name|rxdcm_sm_err_mask
decl_stmt|;
comment|/* 0x00a50 */
name|u64
name|rxdcm_sm_err_alarm
decl_stmt|;
comment|/* 0x00a58 */
name|u64
name|rxdwm_sm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXDWM_SM_ERR_REG_PRC_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x00a60 */
name|u64
name|rxdwm_sm_err_mask
decl_stmt|;
comment|/* 0x00a68 */
name|u64
name|rxdwm_sm_err_alarm
decl_stmt|;
comment|/* 0x00a70 */
name|u64
name|rda_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_SM0_ERR_ALARM
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_MISC_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_PCIX_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_RXD_ECC_DB_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_FRM_ECC_DB_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_UQM_ECC_DB_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_IMM_ECC_DB_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_RDA_ERR_REG_RDA_TIM_ECC_DB_ERR
value|mBIT(7)
comment|/* 0x00a78 */
name|u64
name|rda_err_mask
decl_stmt|;
comment|/* 0x00a80 */
name|u64
name|rda_err_alarm
decl_stmt|;
comment|/* 0x00a88 */
name|u64
name|rda_ecc_db_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDA_ECC_DB_REG_RDA_RXD_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x00a90 */
name|u64
name|rda_ecc_db_mask
decl_stmt|;
comment|/* 0x00a98 */
name|u64
name|rda_ecc_db_alarm
decl_stmt|;
comment|/* 0x00aa0 */
name|u64
name|rda_ecc_sg_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDA_ECC_SG_REG_RDA_RXD_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x00aa8 */
name|u64
name|rda_ecc_sg_mask
decl_stmt|;
comment|/* 0x00ab0 */
name|u64
name|rda_ecc_sg_alarm
decl_stmt|;
comment|/* 0x00ab8 */
name|u64
name|rqa_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RQA_ERR_REG_RQA_SM_ERR_ALARM
value|mBIT(0)
comment|/* 0x00ac0 */
name|u64
name|rqa_err_mask
decl_stmt|;
comment|/* 0x00ac8 */
name|u64
name|rqa_err_alarm
decl_stmt|;
comment|/* 0x00ad0 */
name|u64
name|frf_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FRF_ALARM_REG_PRC_VP_FRF_SM_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x00ad8 */
name|u64
name|frf_alarm_mask
decl_stmt|;
comment|/* 0x00ae0 */
name|u64
name|frf_alarm_alarm
decl_stmt|;
comment|/* 0x00ae8 */
name|u64
name|rocrc_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_QCC_BYP_ECC_DB
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_QCC_BYP_ECC_SG
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_NOA_NMA_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_NOA_IMMM_ECC_DB
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_NOA_IMMM_ECC_SG
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_UDQ_UMQM_ECC_DB
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_UDQ_UMQM_ECC_SG
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_NOA_RCBM_ECC_DB
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_NOA_RCBM_ECC_SG
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_MULTI_EGB_RSVD_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_MULTI_EGB_OWN_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_MULTI_BYP_OWN_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_OWN_NOT_ASSIGNED_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_OWN_RSVD_SYNC_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_QCQ_LOST_EGB_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_RCQ_BYPQ0_OVERFLOW
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_RCQ_BYPQ1_OVERFLOW
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_RCQ_BYPQ2_OVERFLOW
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_ROCRC_ALARM_REG_NOA_WCT_CMD_FIFO_ERR
value|mBIT(22)
comment|/* 0x00af0 */
name|u64
name|rocrc_alarm_mask
decl_stmt|;
comment|/* 0x00af8 */
name|u64
name|rocrc_alarm_alarm
decl_stmt|;
comment|/* 0x00b00 */
name|u64
name|wde0_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WDE0_ALARM_REG_WDE0_DCC_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_WDE0_ALARM_REG_WDE0_PRM_SM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_WDE0_ALARM_REG_WDE0_CP_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_WDE0_ALARM_REG_WDE0_CP_CMD_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_WDE0_ALARM_REG_WDE0_PCR_SM_ERR
value|mBIT(4)
comment|/* 0x00b08 */
name|u64
name|wde0_alarm_mask
decl_stmt|;
comment|/* 0x00b10 */
name|u64
name|wde0_alarm_alarm
decl_stmt|;
comment|/* 0x00b18 */
name|u64
name|wde1_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WDE1_ALARM_REG_WDE1_DCC_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_WDE1_ALARM_REG_WDE1_PRM_SM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_WDE1_ALARM_REG_WDE1_CP_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_WDE1_ALARM_REG_WDE1_CP_CMD_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_WDE1_ALARM_REG_WDE1_PCR_SM_ERR
value|mBIT(4)
comment|/* 0x00b20 */
name|u64
name|wde1_alarm_mask
decl_stmt|;
comment|/* 0x00b28 */
name|u64
name|wde1_alarm_alarm
decl_stmt|;
comment|/* 0x00b30 */
name|u64
name|wde2_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WDE2_ALARM_REG_WDE2_DCC_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_WDE2_ALARM_REG_WDE2_PRM_SM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_WDE2_ALARM_REG_WDE2_CP_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_WDE2_ALARM_REG_WDE2_CP_CMD_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_WDE2_ALARM_REG_WDE2_PCR_SM_ERR
value|mBIT(4)
comment|/* 0x00b38 */
name|u64
name|wde2_alarm_mask
decl_stmt|;
comment|/* 0x00b40 */
name|u64
name|wde2_alarm_alarm
decl_stmt|;
comment|/* 0x00b48 */
name|u64
name|wde3_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WDE3_ALARM_REG_WDE3_DCC_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_WDE3_ALARM_REG_WDE3_PRM_SM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_WDE3_ALARM_REG_WDE3_CP_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_WDE3_ALARM_REG_WDE3_CP_CMD_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_WDE3_ALARM_REG_WDE3_PCR_SM_ERR
value|mBIT(4)
comment|/* 0x00b50 */
name|u64
name|wde3_alarm_mask
decl_stmt|;
comment|/* 0x00b58 */
name|u64
name|wde3_alarm_alarm
decl_stmt|;
comment|/* 0x00b60 */
name|u64
name|rc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RC_CFG_RXD_ERR_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_RC_CFG_RXD_RD_RO
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_RC_CFG_FIXED_BUFFER_SIZE
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_RC_CFG_ENABLE_VP_CFG_CHANGE_WHILE_BUSY
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_RC_CFG_PRESERVE_BUFFER_SIZE
value|mBIT(15)
comment|/* 0x00b68 */
name|u64
name|ecc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ECC_CFG_RXD_RC_ECC_ENABLE_N
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_ECC_CFG_RXD_RHS_ECC_ENABLE_N
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_ECC_CFG_NOA_IMMM_ECC_ENABLE_N
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_ECC_CFG_UDQ_UMQM_ECC_ENABLE_N
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_ECC_CFG_RCBM_CQB_ECC_ENABLE_N
value|mBIT(7)
comment|/* 0x00b70 */
name|u64
name|rxd_cfg_1bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_QW_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_QW2WRITE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_HCW_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_RTH_VAL_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_RTH_VAL_W0OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_RTH_VAL_W1OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_HEAD_OWN_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_1BM_HEAD_OWN_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00b78 */
name|u64
name|rxd_cfg1_1bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_1BM_BUFF1_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_1BM_TRSF_CODE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_1BM_TRSF_CODE_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_1BM_RTH_BUCKET_DATA_QWOF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00b80 */
name|u64
name|rxd_cfg2_1bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_1BM_RTH_BUCKET_DATA_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_1BM_BUFF1_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_1BM_FRM_INFO_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_1BM_FRM_INFO_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00b88 */
name|u64
name|rxd_cfg3_1bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_1BM_BUFF1_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_1BM_TAIL_OWN_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_1BM_TAIL_OWN_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_1BM_HEAD_OWN_BIT_IDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_1BM_TAIL_OWN_BIT_IDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00b90 */
name|u64
name|rxd_cfg4_1bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_L3C_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_L3C_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_L4C_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_L4C_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_VTAG_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_VTAG_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_RTH_INFO_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_1BM_RTH_INFO_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00b98 */
name|u64
name|rxd_cfg_3bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_QW_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_QW2WRITE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_HCW_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_RTH_VAL_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_RTH_VAL_W0OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_RTH_VAL_W1OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_HEAD_OWN_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_3BM_HEAD_OWN_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00ba0 */
name|u64
name|rxd_cfg1_3bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_3BM_BUFF1_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_3BM_BUFF2_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_3BM_BUFF3_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_3BM_TRSF_CODE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_3BM_TRSF_CODE_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_3BM_RTH_BUCKET_DATA_QWOF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00ba8 */
name|u64
name|rxd_cfg2_3bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_3BM_RTH_BUCKET_DATA_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_3BM_BUFF1_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_3BM_BUFF2_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_3BM_BUFF3_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_3BM_FRM_INFO_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_3BM_FRM_INFO_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00bb0 */
name|u64
name|rxd_cfg3_3bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_BUFF1_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_BUFF2_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_BUFF3_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_TAIL_OWN_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_TAIL_OWN_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_HEAD_OWN_BIT_IDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_3BM_TAIL_OWN_BIT_IDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00bb8 */
name|u64
name|rxd_cfg4_3bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_L3C_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_L3C_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_L4C_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_L4C_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_VTAG_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_VTAG_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_RTH_INFO_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_3BM_RTH_INFO_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00bc0 */
name|u64
name|rxd_cfg_5bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_QW_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_QW2WRITE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_HCW_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_RTH_VAL_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_RTH_VAL_W0OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_RTH_VAL_W1OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_HEAD_OWN_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG_5BM_HEAD_OWN_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00bc8 */
name|u64
name|rxd_cfg1_5bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_BUFF1_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_BUFF2_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_BUFF3_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_BUFF4_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_BUFF5_SIZE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_TRSF_CODE_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_TRSF_CODE_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG1_5BM_RTH_BUCKET_DATA_QWOF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00bd0 */
name|u64
name|rxd_cfg2_5bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_RTH_BUCKET_DATA_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_BUFF1_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_BUFF2_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_BUFF3_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_BUFF4_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_BUFF5_SIZE_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_FRM_INFO_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG2_5BM_FRM_INFO_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00bd8 */
name|u64
name|rxd_cfg3_5bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_BUFF1_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_BUFF2_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_BUFF3_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_BUFF4_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_BUFF5_PTR_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_TAIL_OWN_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_TAIL_OWN_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_HEAD_OWN_BIT_IDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG3_5BM_TAIL_OWN_BIT_IDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00be0 */
name|u64
name|rxd_cfg4_5bm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_L3C_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_L3C_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_L4C_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_L4C_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_VTAG_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_VTAG_WOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_RTH_INFO_QWOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_RXD_CFG4_5BM_RTH_INFO_BOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x00be8 */
name|u64
name|rx_w_round_robin_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_0_RX_W_PRIORITY_SS_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00bf0 */
name|u64
name|rx_w_round_robin_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_1_RX_W_PRIORITY_SS_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00bf8 */
name|u64
name|rx_w_round_robin_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_2_RX_W_PRIORITY_SS_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c00 */
name|u64
name|rx_w_round_robin_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_3_RX_W_PRIORITY_SS_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c08 */
name|u64
name|rx_w_round_robin_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_4_RX_W_PRIORITY_SS_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c10 */
name|u64
name|rx_w_round_robin_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_5_RX_W_PRIORITY_SS_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c18 */
name|u64
name|rx_w_round_robin_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_6_RX_W_PRIORITY_SS_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c20 */
name|u64
name|rx_w_round_robin_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_7_RX_W_PRIORITY_SS_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c28 */
name|u64
name|rx_w_round_robin_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_8_RX_W_PRIORITY_SS_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c30 */
name|u64
name|rx_w_round_robin_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_9_RX_W_PRIORITY_SS_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c38 */
name|u64
name|rx_w_round_robin_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_10_RX_W_PRIORITY_SS_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c40 */
name|u64
name|rx_w_round_robin_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_11_RX_W_PRIORITY_SS_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c48 */
name|u64
name|rx_w_round_robin_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_12_RX_W_PRIORITY_SS_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c50 */
name|u64
name|rx_w_round_robin_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_13_RX_W_PRIORITY_SS_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c58 */
name|u64
name|rx_w_round_robin_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_14_RX_W_PRIORITY_SS_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c60 */
name|u64
name|rx_w_round_robin_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_15_RX_W_PRIORITY_SS_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c68 */
name|u64
name|rx_w_round_robin_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_16_RX_W_PRIORITY_SS_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c70 */
name|u64
name|rx_w_round_robin_17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_17_RX_W_PRIORITY_SS_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c78 */
name|u64
name|rx_w_round_robin_18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_18_RX_W_PRIORITY_SS_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c80 */
name|u64
name|rx_w_round_robin_19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_153
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_154
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_155
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_156
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_157
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_158
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_19_RX_W_PRIORITY_SS_159
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c88 */
name|u64
name|rx_w_round_robin_20
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_160
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_161
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_162
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_163
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_164
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_165
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_166
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_20_RX_W_PRIORITY_SS_167
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00c90 */
name|u64
name|rx_w_round_robin_21
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_21_RX_W_PRIORITY_SS_168
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_21_RX_W_PRIORITY_SS_169
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_W_ROUND_ROBIN_21_RX_W_PRIORITY_SS_170
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
comment|/* 0x00c98 */
name|u64
name|rx_queue_priority_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_0_RX_Q_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ca0 */
name|u64
name|rx_queue_priority_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_1_RX_Q_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ca8 */
name|u64
name|rx_queue_priority_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_PRIORITY_2_RX_Q_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
name|u8
name|unused00cc8
index|[
literal|0x00cc8
operator|-
literal|0x00cb0
index|]
decl_stmt|;
comment|/* 0x00cc8 */
name|u64
name|replication_queue_priority
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_REPLICATION_QUEUE_PRIORITY_REPLICATION_QUEUE_PRIORITY
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 59, 5)
comment|/* 0x00cd0 */
name|u64
name|rx_queue_select
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SELECT_NUMBER
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SELECT_ENABLE_CODE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SELECT_ENABLE_HIERARCHICAL_PRTY
value|mBIT(23)
comment|/* 0x00cd8 */
name|u64
name|rqa_vpbp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RQA_VPBP_CTRL_WR_XON_DIS
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RQA_VPBP_CTRL_ROCRC_DIS
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RQA_VPBP_CTRL_TXPE_DIS
value|mBIT(31)
comment|/* 0x00ce0 */
name|u64
name|rx_multi_cast_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_CTRL_TIME_OUT_DIS
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_CTRL_FRM_DROP_DIS
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_CTRL_NO_RXD_TIME_OUT_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 30)
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_CTRL_TIME_OUT_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x00ce8 */
name|u64
name|wde_prm_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WDE_PRM_CTRL_SPAV_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 10)
define|#
directive|define
name|VXGE_HAL_WDE_PRM_CTRL_SPLIT_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_WDE_PRM_CTRL_SPLIT_ON_1ST_ROW
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_WDE_PRM_CTRL_SPLIT_ON_ROW_BNDRY
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_WDE_PRM_CTRL_FB_ROW_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
comment|/* 0x00cf0 */
name|u64
name|noa_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_FRM_PRTY_QUOTA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_NON_FRM_PRTY_QUOTA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_IGNORE_KDFC_IF_STATUS
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_MAX_JOB_CNT_FOR_WDE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 4)
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_MAX_JOB_CNT_FOR_WDE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 4)
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_MAX_JOB_CNT_FOR_WDE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 4)
define|#
directive|define
name|VXGE_HAL_NOA_CTRL_MAX_JOB_CNT_FOR_WDE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 60, 4)
comment|/* 0x00cf8 */
name|u64
name|phase_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_QCC_WR_PHASE_EN
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_QCC_RD_PHASE_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_IMMM_WR_PHASE_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_IMMM_RD_PHASE_EN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_UMQM_WR_PHASE_EN
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_UMQM_RD_PHASE_EN
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_RCBM_WR_PHASE_EN
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_RCBM_RD_PHASE_EN
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_RXD_RC_WR_PHASE_EN
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_RXD_RC_RD_PHASE_EN
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_RXD_RHS_WR_PHASE_EN
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PHASE_CFG_RXD_RHS_RD_PHASE_EN
value|mBIT(43)
comment|/* 0x00d00 */
name|u64
name|rcq_bypq_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RCQ_BYPQ_CFG_OVERFLOW_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 22)
define|#
directive|define
name|VXGE_HAL_RCQ_BYPQ_CFG_BYP_ON_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RCQ_BYPQ_CFG_BYP_OFF_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 55, 9)
name|u8
name|unused00e00
index|[
literal|0x00e00
operator|-
literal|0x00d08
index|]
decl_stmt|;
comment|/* 0x00e00 */
name|u64
name|doorbell_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DOORBELL_INT_STATUS_KDFC_ERR_REG_TXDMA_KDFC_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_DOORBELL_INT_STATUS_USDC_ERR_REG_TXDMA_USDC_INT
value|mBIT(15)
comment|/* 0x00e08 */
name|u64
name|doorbell_int_mask
decl_stmt|;
comment|/* 0x00e10 */
name|u64
name|kdfc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_KDFC_KDFC_ECC_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_KDFC_KDFC_ECC_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_KDFC_KDFC_SM_ERR_ALARM
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_KDFC_KDFC_MISC_ERR_1
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_KDFC_KDFC_PCIX_ERR
value|mBIT(39)
comment|/* 0x00e18 */
name|u64
name|kdfc_err_mask
decl_stmt|;
comment|/* 0x00e20 */
name|u64
name|kdfc_err_reg_alarm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_ALARM_KDFC_KDFC_ECC_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_ALARM_KDFC_KDFC_ECC_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_ALARM_KDFC_KDFC_SM_ERR_ALARM
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_ALARM_KDFC_KDFC_MISC_ERR_1
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_KDFC_ERR_REG_ALARM_KDFC_KDFC_PCIX_ERR
value|mBIT(39)
comment|/* 0x00e28 */
name|u64
name|usdc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_FIFO_ECC_SG_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_WA_ECC_SG_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_CA_ECC_SG_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_SA_ECC_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_FIFO_ECC_DB_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_WA_ECC_DB_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_CA_ECC_DB_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_SA_ECC_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_USDC_SM_ERR_ALARM
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_USDC_MISC_ERR_0
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_USDC_MISC_ERR_1
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_USDC_USDC_PCI_ERR
value|mBIT(39)
comment|/* 0x00e30 */
name|u64
name|usdc_err_mask
decl_stmt|;
comment|/* 0x00e38 */
name|u64
name|usdc_err_reg_alarm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_FIFO_ECC_SG_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_WA_ECC_SG_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_CA_ECC_SG_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_SA_ECC_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_FIFO_ECC_DB_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_WA_ECC_DB_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_CA_ECC_DB_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_SA_ECC_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_USDC_SM_ERR_ALARM
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_USDC_MISC_ERR_0
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_USDC_MISC_ERR_1
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_USDC_ERR_REG_ALARM_USDC_USDC_PCI_ERR
value|mBIT(39)
comment|/* 0x00e40 */
name|u64
name|kdfc_vp_partition_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_0_ENABLE
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_0_LENGTH_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_0_LENGTH_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e48 */
name|u64
name|kdfc_vp_partition_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_1_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_1_LENGTH_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_1_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_1_LENGTH_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e50 */
name|u64
name|kdfc_vp_partition_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_2_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_2_LENGTH_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_2_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_2_LENGTH_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e58 */
name|u64
name|kdfc_vp_partition_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_3_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_3_LENGTH_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_3_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_3_LENGTH_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e60 */
name|u64
name|kdfc_vp_partition_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_4_LENGTH_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_4_LENGTH_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e68 */
name|u64
name|kdfc_vp_partition_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_5_LENGTH_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_5_LENGTH_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e70 */
name|u64
name|kdfc_vp_partition_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_6_LENGTH_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_6_LENGTH_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e78 */
name|u64
name|kdfc_vp_partition_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_7_LENGTH_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_7_LENGTH_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x00e80 */
name|u64
name|kdfc_vp_partition_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VP_PARTITION_8_LENGTH_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
comment|/* 0x00e88 */
name|u64
name|kdfc_w_round_robin_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00e90 */
name|u64
name|kdfc_w_round_robin_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00e98 */
name|u64
name|kdfc_w_round_robin_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_2_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ea0 */
name|u64
name|kdfc_w_round_robin_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_3_NUMBER_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ea8 */
name|u64
name|kdfc_w_round_robin_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_4_NUMBER_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00eb0 */
name|u64
name|kdfc_w_round_robin_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_5_NUMBER_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00eb8 */
name|u64
name|kdfc_w_round_robin_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_6_NUMBER_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ec0 */
name|u64
name|kdfc_w_round_robin_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_7_NUMBER_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ec8 */
name|u64
name|kdfc_w_round_robin_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_8_NUMBER_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ed0 */
name|u64
name|kdfc_w_round_robin_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_9_NUMBER_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ed8 */
name|u64
name|kdfc_w_round_robin_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_10_NUMBER_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ee0 */
name|u64
name|kdfc_w_round_robin_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_11_NUMBER_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ee8 */
name|u64
name|kdfc_w_round_robin_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_12_NUMBER_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ef0 */
name|u64
name|kdfc_w_round_robin_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_13_NUMBER_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ef8 */
name|u64
name|kdfc_w_round_robin_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_14_NUMBER_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f00 */
name|u64
name|kdfc_w_round_robin_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_15_NUMBER_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f08 */
name|u64
name|kdfc_w_round_robin_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_16_NUMBER_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f10 */
name|u64
name|kdfc_w_round_robin_17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_17_NUMBER_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f18 */
name|u64
name|kdfc_w_round_robin_18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_18_NUMBER_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f20 */
name|u64
name|kdfc_w_round_robin_19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_19_NUMBER_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x00f28 */
name|u64
name|kdfc_w_round_robin_20
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_20_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f30 */
name|u64
name|kdfc_w_round_robin_21
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_21_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f38 */
name|u64
name|kdfc_w_round_robin_22
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_22_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f40 */
name|u64
name|kdfc_w_round_robin_23
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_23_NUMBER_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f48 */
name|u64
name|kdfc_w_round_robin_24
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_24_NUMBER_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f50 */
name|u64
name|kdfc_w_round_robin_25
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_25_NUMBER_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f58 */
name|u64
name|kdfc_w_round_robin_26
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_26_NUMBER_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f60 */
name|u64
name|kdfc_w_round_robin_27
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_27_NUMBER_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f68 */
name|u64
name|kdfc_w_round_robin_28
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_28_NUMBER_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f70 */
name|u64
name|kdfc_w_round_robin_29
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_29_NUMBER_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f78 */
name|u64
name|kdfc_w_round_robin_30
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_30_NUMBER_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f80 */
name|u64
name|kdfc_w_round_robin_31
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_31_NUMBER_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f88 */
name|u64
name|kdfc_w_round_robin_32
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_32_NUMBER_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f90 */
name|u64
name|kdfc_w_round_robin_33
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_33_NUMBER_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00f98 */
name|u64
name|kdfc_w_round_robin_34
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_34_NUMBER_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fa0 */
name|u64
name|kdfc_w_round_robin_35
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_35_NUMBER_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fa8 */
name|u64
name|kdfc_w_round_robin_36
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_36_NUMBER_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fb0 */
name|u64
name|kdfc_w_round_robin_37
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_37_NUMBER_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fb8 */
name|u64
name|kdfc_w_round_robin_38
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_38_NUMBER_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fc0 */
name|u64
name|kdfc_w_round_robin_39
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_39_NUMBER_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x00fc8 */
name|u64
name|kdfc_w_round_robin_40
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_40_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fd0 */
name|u64
name|kdfc_w_round_robin_41
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_41_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fd8 */
name|u64
name|kdfc_w_round_robin_42
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_42_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fe0 */
name|u64
name|kdfc_w_round_robin_43
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_43_NUMBER_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00fe8 */
name|u64
name|kdfc_w_round_robin_44
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_44_NUMBER_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ff0 */
name|u64
name|kdfc_w_round_robin_45
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_45_NUMBER_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x00ff8 */
name|u64
name|kdfc_w_round_robin_46
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_46_NUMBER_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01000 */
name|u64
name|kdfc_w_round_robin_47
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_47_NUMBER_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01008 */
name|u64
name|kdfc_w_round_robin_48
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_48_NUMBER_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01010 */
name|u64
name|kdfc_w_round_robin_49
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_49_NUMBER_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01018 */
name|u64
name|kdfc_w_round_robin_50
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_50_NUMBER_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01020 */
name|u64
name|kdfc_w_round_robin_51
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_51_NUMBER_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01028 */
name|u64
name|kdfc_w_round_robin_52
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_52_NUMBER_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01030 */
name|u64
name|kdfc_w_round_robin_53
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_53_NUMBER_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01038 */
name|u64
name|kdfc_w_round_robin_54
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_54_NUMBER_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01040 */
name|u64
name|kdfc_w_round_robin_55
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_55_NUMBER_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01048 */
name|u64
name|kdfc_w_round_robin_56
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_56_NUMBER_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01050 */
name|u64
name|kdfc_w_round_robin_57
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_57_NUMBER_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01058 */
name|u64
name|kdfc_w_round_robin_58
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_58_NUMBER_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x01060 */
name|u64
name|kdfc_w_round_robin_59
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_W_ROUND_ROBIN_59_NUMBER_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01068 */
name|u64
name|kdfc_entry_type_sel_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x01070 */
name|u64
name|kdfc_entry_type_sel_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_ENTRY_TYPE_SEL_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
comment|/* 0x01078 */
name|u64
name|kdfc_fifo_0_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_0_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01080 */
name|u64
name|kdfc_fifo_1_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_1_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01088 */
name|u64
name|kdfc_fifo_2_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_2_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01090 */
name|u64
name|kdfc_fifo_3_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_3_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01098 */
name|u64
name|kdfc_fifo_4_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_4_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010a0 */
name|u64
name|kdfc_fifo_5_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_5_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010a8 */
name|u64
name|kdfc_fifo_6_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_6_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010b0 */
name|u64
name|kdfc_fifo_7_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_7_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010b8 */
name|u64
name|kdfc_fifo_8_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_8_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010c0 */
name|u64
name|kdfc_fifo_9_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_9_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010c8 */
name|u64
name|kdfc_fifo_10_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_10_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010d0 */
name|u64
name|kdfc_fifo_11_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_11_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010d8 */
name|u64
name|kdfc_fifo_12_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_12_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010e0 */
name|u64
name|kdfc_fifo_13_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_13_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010e8 */
name|u64
name|kdfc_fifo_14_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_14_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010f0 */
name|u64
name|kdfc_fifo_15_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_15_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x010f8 */
name|u64
name|kdfc_fifo_16_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_16_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01100 */
name|u64
name|kdfc_fifo_17_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_17_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01108 */
name|u64
name|kdfc_fifo_18_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_18_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01110 */
name|u64
name|kdfc_fifo_19_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_19_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01118 */
name|u64
name|kdfc_fifo_20_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_20_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01120 */
name|u64
name|kdfc_fifo_21_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_21_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01128 */
name|u64
name|kdfc_fifo_22_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_22_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01130 */
name|u64
name|kdfc_fifo_23_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_23_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01138 */
name|u64
name|kdfc_fifo_24_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_24_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01140 */
name|u64
name|kdfc_fifo_25_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_25_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01148 */
name|u64
name|kdfc_fifo_26_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_26_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01150 */
name|u64
name|kdfc_fifo_27_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_27_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01158 */
name|u64
name|kdfc_fifo_28_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_28_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01160 */
name|u64
name|kdfc_fifo_29_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_29_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01168 */
name|u64
name|kdfc_fifo_30_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_30_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01170 */
name|u64
name|kdfc_fifo_31_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_31_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01178 */
name|u64
name|kdfc_fifo_32_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_32_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01180 */
name|u64
name|kdfc_fifo_33_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_33_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01188 */
name|u64
name|kdfc_fifo_34_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_34_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01190 */
name|u64
name|kdfc_fifo_35_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_35_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01198 */
name|u64
name|kdfc_fifo_36_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_36_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011a0 */
name|u64
name|kdfc_fifo_37_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_37_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011a8 */
name|u64
name|kdfc_fifo_38_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_38_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011b0 */
name|u64
name|kdfc_fifo_39_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_39_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011b8 */
name|u64
name|kdfc_fifo_40_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_40_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011c0 */
name|u64
name|kdfc_fifo_41_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_41_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011c8 */
name|u64
name|kdfc_fifo_42_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_42_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011d0 */
name|u64
name|kdfc_fifo_43_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_43_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011d8 */
name|u64
name|kdfc_fifo_44_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_44_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011e0 */
name|u64
name|kdfc_fifo_45_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_45_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011e8 */
name|u64
name|kdfc_fifo_46_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_46_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011f0 */
name|u64
name|kdfc_fifo_47_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_47_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x011f8 */
name|u64
name|kdfc_fifo_48_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_48_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01200 */
name|u64
name|kdfc_fifo_49_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_49_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01208 */
name|u64
name|kdfc_fifo_50_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FIFO_50_CTRL_WRR_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x01210 */
name|u64
name|kdfc_krnl_usr_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_KRNL_USR_CTRL_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
comment|/* 0x01218 */
name|u64
name|kdfc_pda_monitor
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_PDA_MONITOR_KDFC_ACCEPT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_PDA_MONITOR_FIFO_NO
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_KDFC_PDA_MONITOR_FIFO_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_PDA_MONITOR_TYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_KDFC_PDA_MONITOR_VP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
comment|/* 0x01220 */
name|u64
name|kdfc_mp_monitor
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_MP_MONITOR_KDFC_ACCEPT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_MP_MONITOR_FIFO_NO
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_KDFC_MP_MONITOR_FIFO_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_MP_MONITOR_TYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_KDFC_MP_MONITOR_VP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
comment|/* 0x01228 */
name|u64
name|kdfc_pe_monitor
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_PE_MONITOR_KDFC_CREDIT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_PE_MONITOR_FIFO_NO
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_KDFC_PE_MONITOR_FIFO_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 15)
define|#
directive|define
name|VXGE_HAL_KDFC_PE_MONITOR_TYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_KDFC_PE_MONITOR_VP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_PE_MONITOR_IMM_DATA_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
comment|/* 0x01230 */
name|u64
name|kdfc_read_cntrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_READ_CNTRL_KDFC_FREEZE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_READ_CNTRL_KDFC_RDCTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_READ_CNTRL_KDFC_WORD_SEL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_KDFC_READ_CNTRL_KDFC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x01238 */
name|u64
name|kdfc_read_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_READ_DATA_READ_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x01240 */
name|u64
name|kdfc_force_valid_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_FORCE_VALID_CTRL_FORCE_VALID
value|mBIT(7)
comment|/* 0x01248 */
name|u64
name|kdfc_multi_cycle_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_MULTI_CYCLE_CTRL_MULTI_CYCLE_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
comment|/* 0x01250 */
name|u64
name|kdfc_ecc_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_ECC_CTRL_ECC_DISABLE
value|mBIT(7)
comment|/* 0x01258 */
name|u64
name|kdfc_vpbp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CTRL_RD_XON_DIS
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CTRL_ROCRC_DIS
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CTRL_H2L_DIS
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CTRL_MSG_ONE_DIS
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CTRL_MSG_DMQ_DIS
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CTRL_PDA_DIS
value|mBIT(55)
name|u8
name|unused01600
index|[
literal|0x01600
operator|-
literal|0x01260
index|]
decl_stmt|;
comment|/* 0x01600 */
name|u64
name|rxmac_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_INT_STATUS_RXMAC_GEN_ERR_RXMAC_GEN_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_INT_STATUS_RXMAC_ECC_ERR_RXMAC_ECC_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_INT_STATUS_RXMAC_VARIOUS_ERR_RXMAC_VARIOUS_INT
value|mBIT(11)
comment|/* 0x01608 */
name|u64
name|rxmac_int_mask
decl_stmt|;
name|u8
name|unused01618
index|[
literal|0x01618
operator|-
literal|0x01610
index|]
decl_stmt|;
comment|/* 0x01618 */
name|u64
name|rxmac_gen_err_reg
decl_stmt|;
comment|/* 0x01620 */
name|u64
name|rxmac_gen_err_mask
decl_stmt|;
comment|/* 0x01628 */
name|u64
name|rxmac_gen_err_alarm
decl_stmt|;
comment|/* 0x01630 */
name|u64
name|rxmac_ecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RMAC_PORT0_RMAC_RTS_PART_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RMAC_PORT0_RMAC_RTS_PART_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RMAC_PORT1_RMAC_RTS_PART_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RMAC_PORT1_RMAC_RTS_PART_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RMAC_PORT2_RMAC_RTS_PART_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RMAC_PORT2_RMAC_RTS_PART_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_DA_LKP_PRT0_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 24, 2)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_DA_LKP_PRT0_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 26, 2)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_DA_LKP_PRT1_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 2)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_DA_LKP_PRT1_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_VID_LKP_SG_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_VID_LKP_DB_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_PN_LKP_PRT0_SG_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_PN_LKP_PRT0_DB_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_PN_LKP_PRT1_SG_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_PN_LKP_PRT1_DB_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_PN_LKP_PRT2_SG_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_PN_LKP_PRT2_DB_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_RTH_MASK_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 7)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_RTH_MASK_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 47, 7)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_RTH_LKP_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 54, 3)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_RTH_LKP_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_DS_LKP_SG_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_RXMAC_ECC_ERR_REG_RTSJ_RMAC_DS_LKP_DB_ERR
value|mBIT(61)
comment|/* 0x01638 */
name|u64
name|rxmac_ecc_err_mask
decl_stmt|;
comment|/* 0x01640 */
name|u64
name|rxmac_ecc_err_alarm
decl_stmt|;
comment|/* 0x01648 */
name|u64
name|rxmac_various_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_VARIOUS_ERR_REG_RMAC_RMAC_PORT0_FSM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RXMAC_VARIOUS_ERR_REG_RMAC_RMAC_PORT1_FSM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RXMAC_VARIOUS_ERR_REG_RMAC_RMAC_PORT2_FSM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_RXMAC_VARIOUS_ERR_REG_RMACJ_RMACJ_FSM_ERR
value|mBIT(3)
comment|/* 0x01650 */
name|u64
name|rxmac_various_err_mask
decl_stmt|;
comment|/* 0x01658 */
name|u64
name|rxmac_various_err_alarm
decl_stmt|;
comment|/* 0x01660 */
name|u64
name|rxmac_gen_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_GEN_CFG_SCALE_RMAC_UTIL
value|mBIT(11)
comment|/* 0x01668 */
name|u64
name|rxmac_authorize_all_addr
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_AUTHORIZE_ALL_ADDR_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x01670 */
name|u64
name|rxmac_authorize_all_vid
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_AUTHORIZE_ALL_VID_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
name|u8
name|unused016b8
index|[
literal|0x016b8
operator|-
literal|0x01678
index|]
decl_stmt|;
comment|/* 0x016b8 */
name|u64
name|rxmac_thresh_cross_repl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_PAUSE_LOW_UP_CROSSED
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_PAUSE_LOW_DOWN_CROSSED
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_PAUSE_HIGH_UP_CROSSED
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_PAUSE_HIGH_DOWN_CROSSED
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED0_UP_CROSSED
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED0_DOWN_CROSSED
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED1_UP_CROSSED
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED1_DOWN_CROSSED
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED2_UP_CROSSED
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED2_DOWN_CROSSED
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED3_UP_CROSSED
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_REPL_RMACJ_RED3_DOWN_CROSSED
value|mBIT(63)
comment|/* 0x016c0 */
name|u64
name|rxmac_red_rate_repl_queue
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_CRATE_THR0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_CRATE_THR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_CRATE_THR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_CRATE_THR3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_FRATE_THR0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_FRATE_THR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_FRATE_THR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_FRATE_THR3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_REPL_QUEUE_TRICKLE_EN
value|mBIT(35)
name|u8
name|unused016e0
index|[
literal|0x016e0
operator|-
literal|0x016c8
index|]
decl_stmt|;
comment|/* 0x016e0 */
name|u64
name|rxmac_cfg0_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_RMAC_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_STRIP_FCS
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_DISCARD_PFRM
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_IGNORE_FCS_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_IGNORE_LONG_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_IGNORE_USIZED_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_IGNORE_LEN_MISMATCH
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_MAX_PYLD_LEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 50, 14)
name|u8
name|unused01710
index|[
literal|0x01710
operator|-
literal|0x016f8
index|]
decl_stmt|;
comment|/* 0x01710 */
name|u64
name|rxmac_cfg2_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG2_PORT_PROM_EN
value|mBIT(3)
comment|/* 0x01728 */
name|u64
name|rxmac_pause_cfg_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_GEN_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_RCV_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_ACCEL_SEND
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_DUAL_THR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_HIGH_PTIME
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 16)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_IGNORE_PF_FCS_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_IGNORE_PF_LEN_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_LIMITER_EN
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_MAX_LIMIT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_RXMAC_PAUSE_CFG_PORT_PERMIT_RATEMGMT_CTRL
value|mBIT(59)
name|u8
name|unused01758
index|[
literal|0x01758
operator|-
literal|0x01740
index|]
decl_stmt|;
comment|/* 0x01758 */
name|u64
name|rxmac_red_cfg0_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_CFG0_PORT_RED_EN_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x01770 */
name|u64
name|rxmac_red_cfg1_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_CFG1_PORT_FINE_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_CFG1_PORT_RED_EN_REPL_QUEUE
value|mBIT(11)
comment|/* 0x01788 */
name|u64
name|rxmac_red_cfg2_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_CFG2_PORT_TRICKLE_EN_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x017a0 */
name|u64
name|rxmac_link_util_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_LINK_UTIL_PORT_RMAC_RMAC_UTILIZATION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_RXMAC_LINK_UTIL_PORT_RMAC_UTIL_CFG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_LINK_UTIL_PORT_RMAC_RMAC_FRAC_UTIL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_LINK_UTIL_PORT_RMAC_PKT_WEIGHT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_LINK_UTIL_PORT_RMAC_RMAC_SCALE_FACTOR
value|mBIT(23)
name|u8
name|unused017d0
index|[
literal|0x017d0
operator|-
literal|0x017b8
index|]
decl_stmt|;
comment|/* 0x017d0 */
name|u64
name|rxmac_status_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_STATUS_PORT_RMAC_RX_FRM_RCVD
value|mBIT(3)
name|u8
name|unused01800
index|[
literal|0x01800
operator|-
literal|0x017e8
index|]
decl_stmt|;
comment|/* 0x01800 */
name|u64
name|rxmac_rx_pa_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_IGNORE_FRAME_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_SUPPORT_SNAP_AB_N
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_SEARCH_FOR_HAO
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_SUPPORT_MOBILE_IPV6_HDRS
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_IPV6_STOP_SEARCHING
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_NO_PS_IF_UNKNOWN
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_SEARCH_FOR_ETYPE
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_TOSS_ANY_FRM_IF_L3_CSUM_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_TOSS_OFFLD_FRM_IF_L3_CSUM_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_TOSS_ANY_FRM_IF_L4_CSUM_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_TOSS_OFFLD_FRM_IF_L4_CSUM_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_TOSS_ANY_FRM_IF_RPA_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_TOSS_OFFLD_FRM_IF_RPA_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG0_JUMBO_SNAP_EN
value|mBIT(63)
comment|/* 0x01808 */
name|u64
name|rxmac_rx_pa_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG1_REPL_IPV4_TCP_INCL_PH
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG1_REPL_IPV6_TCP_INCL_PH
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG1_REPL_IPV4_UDP_INCL_PH
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG1_REPL_IPV6_UDP_INCL_PH
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG1_REPL_L4_INCL_CF
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_RXMAC_RX_PA_CFG1_REPL_STRIP_VLAN_TAG
value|mBIT(23)
name|u8
name|unused01828
index|[
literal|0x01828
operator|-
literal|0x01810
index|]
decl_stmt|;
comment|/* 0x01828 */
name|u64
name|rts_mgr_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_RTS_DP_SP_PRIORITY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_FLEX_L4PRTCL_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_ICMP_TRASH
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_TCPSYN_TRASH
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_ZL4PYLD_TRASH
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_L4PRTCL_TCP_TRASH
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_L4PRTCL_UDP_TRASH
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_L4PRTCL_FLEX_TRASH
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG0_IPFRAG_TRASH
value|mBIT(59)
comment|/* 0x01830 */
name|u64
name|rts_mgr_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG1_DA_ACTIVE_TABLE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CFG1_PN_ACTIVE_TABLE
value|mBIT(7)
comment|/* 0x01838 */
name|u64
name|rts_mgr_criteria_priority
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_ETYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_ICMP_TCPSYN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_L4PN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_RANGE_L4PN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_RTH_IT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_DS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_QOS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_ZL4PYLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 3)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_CRITERIA_PRIORITY_L4PRTCL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
comment|/* 0x01840 */
name|u64
name|rts_mgr_da_pause_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_DA_PAUSE_CFG_VPATH_VECTOR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
comment|/* 0x01848 */
name|u64
name|rts_mgr_da_slow_proto_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_DA_SLOW_PROTO_CFG_VPATH_VECTOR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
name|u8
name|unused018a8
index|[
literal|0x018a8
operator|-
literal|0x01850
index|]
decl_stmt|;
comment|/* 0x018a8 */
name|u64
name|rts_mgr_steer_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_WE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_STROBE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_BEHAV_TBL_SEL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_TABLE_SEL
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_OFFSET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 13)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_RMACJ_STATUS
value|mBIT(0)
comment|/* 0x018b0 */
name|u64
name|rts_mgr_steer_data0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA0_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x018b8 */
name|u64
name|rts_mgr_steer_data1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x018c0 */
name|u64
name|rts_mgr_steer_vpath_vector
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_VPATH_VECTOR_VPATH_VECTOR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
name|u8
name|unused01930
index|[
literal|0x01930
operator|-
literal|0x018c8
index|]
decl_stmt|;
comment|/* 0x01930 */
name|u64
name|xmac_stats_rx_xgmii_char
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_LANE_CHAR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 3)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_RXC_CHAR1
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_RXD_CHAR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_LANE_CHAR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 3)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_RXC_CHAR2
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_RXD_CHAR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_BEHAV_CHAR2_NEAR_CHAR1
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_CHAR_BEHAV_CHAR2_NUM_CHAR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 16)
comment|/* 0x01938 */
name|u64
name|xmac_stats_rx_xgmii_column1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXC_LANE0
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXD_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXC_LANE1
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXD_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXC_LANE2
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXD_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXC_LANE3
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN1_RXD_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x01940 */
name|u64
name|xmac_stats_rx_xgmii_column2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXC_LANE0
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXD_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXC_LANE1
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXD_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXC_LANE2
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXD_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXC_LANE3
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_COLUMN2_RXD_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x01948 */
name|u64
name|xmac_stats_rx_xgmii_behav_column2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_BEHAV_COLUMN2_NEAR_COL1
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_RX_XGMII_BEHAV_COLUMN2_NUM_COL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 16)
comment|/* 0x01950 */
name|u64
name|xmac_rx_xgmii_capture_ctrl_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_RX_XGMII_CAPTURE_CTRL_PORT_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XMAC_RX_XGMII_CAPTURE_CTRL_PORT_READBACK
value|mBIT(7)
comment|/* 0x01968 */
name|u64
name|dbg_stat_rx_any_frms
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_STAT_RX_ANY_FRMS_PORT0_RX_ANY_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_RX_ANY_FRMS_PORT1_RX_ANY_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_RX_ANY_FRMS_PORT2_RX_ANY_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
name|u8
name|unused01a00
index|[
literal|0x01a00
operator|-
literal|0x01970
index|]
decl_stmt|;
comment|/* 0x01a00 */
name|u64
name|rxmac_red_rate_vp
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_CRATE_THR0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_CRATE_THR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_CRATE_THR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_CRATE_THR3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_FRATE_THR0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_FRATE_THR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_FRATE_THR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 4)
define|#
directive|define
name|VXGE_HAL_RXMAC_RED_RATE_VP_FRATE_THR3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
name|u8
name|unused01c00
index|[
literal|0x01c00
operator|-
literal|0x01a88
index|]
decl_stmt|;
comment|/* 0x01c00 */
name|u64
name|rxmac_thresh_cross_vp
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_PAUSE_LOW_UP_CROSSED
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_PAUSE_LOW_DOWN_CROSSED
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_PAUSE_HIGH_UP_CROSSED
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_PAUSE_HIGH_DOWN_CROSSED
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR0_UP_CROSSED
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR0_DOWN_CROSSED
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR1_UP_CROSSED
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR1_DOWN_CROSSED
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR2_UP_CROSSED
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR2_DOWN_CROSSED
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR3_UP_CROSSED
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_RXMAC_THRESH_CROSS_VP_RMACJ_RED_THR3_DOWN_CROSSED
value|mBIT(63)
name|u8
name|unused01e00
index|[
literal|0x01e00
operator|-
literal|0x01c88
index|]
decl_stmt|;
comment|/* 0x01e00 */
name|u64
name|xgmac_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_INT_STATUS_XMAC_GEN_ERR_XMAC_GEN_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XGMAC_INT_STATUS_XMAC_LINK_ERR_PORT0_XMAC_LINK_INT_PORT0
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XGMAC_INT_STATUS_XMAC_LINK_ERR_PORT1_XMAC_LINK_INT_PORT1
define|\
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_XGMAC_INT_STATUS_XGXS_GEN_ERR_XGXS_GEN_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XGMAC_INT_STATUS_ASIC_NTWK_ERR_ASIC_NTWK_INT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_XGMAC_INT_STATUS_ASIC_GPIO_ERR_ASIC_GPIO_INT
value|mBIT(23)
comment|/* 0x01e08 */
name|u64
name|xgmac_int_mask
decl_stmt|;
comment|/* 0x01e10 */
name|u64
name|xmac_gen_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_LAGC_LAG_PORT0_ACTOR_CHURN_DETECTED
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_LAGC_LAG_PORT0_PARTNER_CHURN_DETECTED
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_LAGC_LAG_PORT0_RECEIVED_LACPDU
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_LAGC_LAG_PORT1_ACTOR_CHURN_DETECTED
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_LAGC_LAG_PORT1_PARTNER_CHURN_DETECTED
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_LAGC_LAG_PORT1_RECEIVED_LACPDU
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XLCM_LAG_FAILOVER_DETECTED
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE0_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE0_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 42, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE1_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 44, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE1_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE2_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE2_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 50, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE3_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 52, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE3_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE4_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 56, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XSTATS_RMAC_STATS_TILE4_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 58, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_ERR_REG_XMACJ_XMAC_FSM_ERR
value|mBIT(63)
comment|/* 0x01e18 */
name|u64
name|xmac_gen_err_mask
decl_stmt|;
comment|/* 0x01e20 */
name|u64
name|xmac_gen_err_alarm
decl_stmt|;
comment|/* 0x01e28 */
name|u64
name|xmac_link_err_port0_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_PORT_DOWN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_PORT_UP
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_PORT_WENT_DOWN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_PORT_WENT_UP
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_PORT_REAFFIRMED_FAULT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_PORT_REAFFIRMED_OK
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_LINK_DOWN
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMACJ_LINK_UP
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_RATEMGMT_RATE_CHANGE
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_RATEMGMT_LASI_INV
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_XMAC_LINK_ERR_PORT_REG_XMDIO_MDIO_MGR_ACCESS_COMPLETE
value|mBIT(47)
comment|/* 0x01e30 */
name|u64
name|xmac_link_err_port0_mask
decl_stmt|;
comment|/* 0x01e38 */
name|u64
name|xmac_link_err_port0_alarm
decl_stmt|;
comment|/* 0x01e40 */
name|u64
name|xmac_link_err_port1_reg
decl_stmt|;
comment|/* 0x01e48 */
name|u64
name|xmac_link_err_port1_mask
decl_stmt|;
comment|/* 0x01e50 */
name|u64
name|xmac_link_err_port1_alarm
decl_stmt|;
comment|/* 0x01e58 */
name|u64
name|xgxs_gen_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_GEN_ERR_REG_XGXS_XGXS_FSM_ERR
value|mBIT(63)
comment|/* 0x01e60 */
name|u64
name|xgxs_gen_err_mask
decl_stmt|;
comment|/* 0x01e68 */
name|u64
name|xgxs_gen_err_alarm
decl_stmt|;
comment|/* 0x01e70 */
name|u64
name|asic_ntwk_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_ERR_REG_XMACJ_NTWK_DOWN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_ERR_REG_XMACJ_NTWK_UP
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_ERR_REG_XMACJ_NTWK_WENT_DOWN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_ERR_REG_XMACJ_NTWK_WENT_UP
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_ERR_REG_XMACJ_NTWK_REAFFIRMED_FAULT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_ERR_REG_XMACJ_NTWK_REAFFIRMED_OK
value|mBIT(23)
comment|/* 0x01e78 */
name|u64
name|asic_ntwk_err_mask
decl_stmt|;
comment|/* 0x01e80 */
name|u64
name|asic_ntwk_err_alarm
decl_stmt|;
comment|/* 0x01e88 */
name|u64
name|asic_gpio_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_GPIO_ERR_REG_XMACJ_GPIO_INT
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x01e90 */
name|u64
name|asic_gpio_err_mask
decl_stmt|;
comment|/* 0x01e98 */
name|u64
name|asic_gpio_err_alarm
decl_stmt|;
comment|/* 0x01ea0 */
name|u64
name|xgmac_gen_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_GEN_STATUS_XMACJ_NTWK_OK
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XGMAC_GEN_STATUS_XMACJ_NTWK_DATA_RATE
value|mBIT(11)
comment|/* 0x01ea8 */
name|u64
name|xgmac_gen_fw_memo_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_GEN_FW_MEMO_STATUS_XMACJ_EVENTS_PENDING
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 17)
comment|/* 0x01eb0 */
name|u64
name|xgmac_gen_fw_memo_mask
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_GEN_FW_MEMO_MASK_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x01eb8 */
name|u64
name|xgmac_gen_fw_vpath_to_vsport_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_GEN_FW_VPATH_TO_VSPORT_STATUS_XMACJ_EVENTS_PENDING
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 17)
comment|/* 0x01ec0 */
name|u64
name|xgmac_main_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_MAIN_CFG_PORT_PORT_EN
value|mBIT(3)
comment|/* 0x01ed0 */
name|u64
name|xgmac_debounce_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_DEBOUNCE_PORT_PERIOD_LINK_UP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_XGMAC_DEBOUNCE_PORT_PERIOD_LINK_DOWN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_XGMAC_DEBOUNCE_PORT_PERIOD_PORT_UP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_XGMAC_DEBOUNCE_PORT_PERIOD_PORT_DOWN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
comment|/* 0x01ee0 */
name|u64
name|xgmac_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGMAC_STATUS_PORT_RMAC_REMOTE_FAULT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XGMAC_STATUS_PORT_RMAC_LOCAL_FAULT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XGMAC_STATUS_PORT_XMACJ_MAC_PHY_LAYER_AVAIL
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_XGMAC_STATUS_PORT_XMACJ_PORT_OK
value|mBIT(15)
name|u8
name|unused01f40
index|[
literal|0x01f40
operator|-
literal|0x01ef0
index|]
decl_stmt|;
comment|/* 0x01f40 */
name|u64
name|xmac_gen_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_CFG_RATEMGMT_MAC_RATE_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_CFG_TX_HEAD_DROP_WHEN_FAULT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_CFG_FAULT_BEHAVIOUR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_CFG_PERIOD_NTWK_UP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_XMAC_GEN_CFG_PERIOD_NTWK_DOWN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 4)
comment|/* 0x01f48 */
name|u64
name|xmac_timestamp
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_TIMESTAMP_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XMAC_TIMESTAMP_USE_LINK_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_TIMESTAMP_INTERVAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_XMAC_TIMESTAMP_TIMER_RESTART
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_XMAC_TIMESTAMP_XMACJ_ROLLOVER_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
comment|/* 0x01f50 */
name|u64
name|xmac_stats_gen_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_GEN_CFG_PRTAGGR_CUM_TIMER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_GEN_CFG_VPATH_CUM_TIMER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_GEN_CFG_VLAN_HANDLING
value|mBIT(15)
comment|/* 0x01f58 */
name|u64
name|xmac_stats_sys_cmd
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_SYS_CMD_OP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_SYS_CMD_STROBE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_SYS_CMD_LOC_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_SYS_CMD_OFFSET_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
comment|/* 0x01f60 */
name|u64
name|xmac_stats_sys_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATS_SYS_DATA_XSMGR_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
name|u8
name|unused01f80
index|[
literal|0x01f80
operator|-
literal|0x01f68
index|]
decl_stmt|;
comment|/* 0x01f80 */
name|u64
name|asic_ntwk_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_CTRL_REQ_TEST_NTWK
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_CTRL_PORT0_REQ_TEST_PORT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_CTRL_PORT1_REQ_TEST_PORT
value|mBIT(15)
comment|/* 0x01f88 */
name|u64
name|asic_ntwk_cfg_show_port_info
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_CFG_SHOW_PORT_INFO_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x01f90 */
name|u64
name|asic_ntwk_cfg_port_num
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_CFG_PORT_NUM_VP
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x01f98 */
name|u64
name|xmac_cfg_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_CFG_PORT_XGMII_LOOPBACK
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XMAC_CFG_PORT_XGMII_REVERSE_LOOPBACK
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XMAC_CFG_PORT_XGMII_TX_BEHAV
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_XMAC_CFG_PORT_XGMII_RX_BEHAV
value|mBIT(15)
comment|/* 0x01fb0 */
name|u64
name|xmac_station_addr_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_STATION_ADDR_PORT_MAC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
comment|/* 0x01fc0 */
name|u64
name|asic_led_activity_ctrl_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_LED_ACTIVITY_CTRL_PORT_TX_ACT_PULSE_EXTEND
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_ACTIVITY_CTRL_PORT_RX_ACT_PULSE_EXTEND
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_ACTIVITY_CTRL_PORT_COMBINE_TXRX
value|mBIT(35)
name|u8
name|unused02020
index|[
literal|0x02020
operator|-
literal|0x01fd8
index|]
decl_stmt|;
comment|/* 0x02020 */
name|u64
name|lag_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_CFG_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_CFG_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_LAG_CFG_TX_DISCARD_BEHAV
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_CFG_RX_DISCARD_BEHAV
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_CFG_PREF_INDIV_PORT_NUM
value|mBIT(19)
comment|/* 0x02028 */
name|u64
name|lag_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_STATUS_XLCM_WAITING_TO_FAILBACK
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_STATUS_XLCM_TIMER_VAL_COLD_FAILOVER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
comment|/* 0x02030 */
name|u64
name|lag_active_passive_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_ACTIVE_PASSIVE_CFG_HOT_STANDBY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_ACTIVE_PASSIVE_CFG_LACP_DECIDES
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_ACTIVE_PASSIVE_CFG_PREF_ACTIVE_PORT_NUM
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_ACTIVE_PASSIVE_CFG_AUTO_FAILBACK
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_ACTIVE_PASSIVE_CFG_FAILBACK_EN
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_LAG_ACTIVE_PASSIVE_CFG_COLD_FAILOVER_TIMEOUT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
name|u8
name|unused02040
index|[
literal|0x02040
operator|-
literal|0x02038
index|]
decl_stmt|;
comment|/* 0x02040 */
name|u64
name|lag_lacp_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_LACP_CFG_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_LACP_CFG_LACP_BEGIN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_LACP_CFG_DISCARD_LACP
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_LACP_CFG_LIBERAL_LEN_CHK
value|mBIT(15)
comment|/* 0x02048 */
name|u64
name|lag_timer_cfg_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_1_FAST_PER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_1_SLOW_PER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_1_SHORT_TIMEOUT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_1_LONG_TIMEOUT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x02050 */
name|u64
name|lag_timer_cfg_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_2_CHURN_DET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_2_AGGR_WAIT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_2_SHORT_TIMER_SCALE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_LAG_TIMER_CFG_2_LONG_TIMER_SCALE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x02058 */
name|u64
name|lag_sys_id
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_SYS_ID_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_LAG_SYS_ID_USE_PORT_ADDR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_LAG_SYS_ID_ADDR_SEL
value|mBIT(55)
comment|/* 0x02060 */
name|u64
name|lag_sys_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_SYS_CFG_SYS_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
name|u8
name|unused02070
index|[
literal|0x02070
operator|-
literal|0x02068
index|]
decl_stmt|;
comment|/* 0x02070 */
name|u64
name|lag_aggr_addr_cfg
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ADDR_CFG_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ADDR_CFG_USE_PORT_ADDR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ADDR_CFG_ADDR_SEL
value|mBIT(55)
comment|/* 0x02080 */
name|u64
name|lag_aggr_id_cfg
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ID_CFG_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x02090 */
name|u64
name|lag_aggr_admin_key
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ADMIN_KEY_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x020a0 */
name|u64
name|lag_aggr_alt_admin_key
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ALT_ADMIN_KEY_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_ALT_ADMIN_KEY_ALT_AGGR
value|mBIT(19)
comment|/* 0x020a8 */
name|u64
name|lag_aggr_oper_key
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_OPER_KEY_LAGC_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x020b8 */
name|u64
name|lag_aggr_partner_sys_id
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_PARTNER_SYS_ID_LAGC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
comment|/* 0x020c8 */
name|u64
name|lag_aggr_partner_info
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_PARTNER_INFO_LAGC_SYS_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_PARTNER_INFO_LAGC_OPER_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
comment|/* 0x020d8 */
name|u64
name|lag_aggr_state
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_STATE_LAGC_TX
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_STATE_LAGC_RX
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_STATE_LAGC_READY
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_AGGR_STATE_LAGC_INDIVIDUAL
value|mBIT(15)
name|u8
name|unused020f0
index|[
literal|0x020f0
operator|-
literal|0x020e8
index|]
decl_stmt|;
comment|/* 0x020f0 */
name|u64
name|lag_port_cfg
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_CFG_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_CFG_DISCARD_SLOW_PROTO
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_CFG_HOST_CHOSEN_AGGR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_CFG_DISCARD_UNKNOWN_SLOW_PROTO
value|mBIT(15)
comment|/* 0x02100 */
name|u64
name|lag_port_actor_admin_cfg
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_CFG_PORT_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_CFG_PORT_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_CFG_KEY_10G
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_CFG_KEY_1G
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x02110 */
name|u64
name|lag_port_actor_admin_state
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_LACP_ACTIVITY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_LACP_TIMEOUT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_AGGREGATION
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_SYNCHRONIZATION
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_COLLECTING
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_DISTRIBUTING
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_DEFAULTED
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_ADMIN_STATE_EXPIRED
value|mBIT(31)
comment|/* 0x02120 */
name|u64
name|lag_port_partner_admin_sys_id
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_SYS_ID_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
comment|/* 0x02130 */
name|u64
name|lag_port_partner_admin_cfg
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_CFG_SYS_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_CFG_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_CFG_PORT_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_CFG_PORT_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x02140 */
name|u64
name|lag_port_partner_admin_state
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_LACP_ACTIVITY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_LACP_TIMEOUT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_AGGREGATION
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_SYNCHRONIZATION
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_COLLECTING
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_DISTRIBUTING
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_DEFAULTED
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_ADMIN_STATE_EXPIRED
value|mBIT(31)
comment|/* 0x02150 */
name|u64
name|lag_port_to_aggr
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TO_AGGR_LAGC_AGGR_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TO_AGGR_LAGC_AGGR_VLD_ID
value|mBIT(19)
comment|/* 0x02160 */
name|u64
name|lag_port_actor_oper_key
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_KEY_LAGC_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x02170 */
name|u64
name|lag_port_actor_oper_state
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_LACP_ACTIVITY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_LACP_TIMEOUT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_AGGREGATION
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_SYNCHRONIZATION
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_COLLECTING
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_DISTRIBUTING
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_DEFAULTED
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_ACTOR_OPER_STATE_LAGC_EXPIRED
value|mBIT(31)
comment|/* 0x02180 */
name|u64
name|lag_port_partner_oper_sys_id
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_SYS_ID_LAGC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
comment|/* 0x02190 */
name|u64
name|lag_port_partner_oper_info
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_INFO_LAGC_SYS_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_INFO_LAGC_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_INFO_LAGC_PORT_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_INFO_LAGC_PORT_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x021a0 */
name|u64
name|lag_port_partner_oper_state
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_LACP_ACTIVITY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_LACP_TIMEOUT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_AGGREGATION
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_SYNCHRONIZATION
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_COLLECTING
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_DISTRIBUTING
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_DEFAULTED
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_PARTNER_OPER_STATE_LAGC_EXPIRED
value|mBIT(31)
comment|/* 0x021b0 */
name|u64
name|lag_port_state_vars
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_READY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_SELECTED
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_AGGR_NUM
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PORT_MOVED
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PORT_ENABLED
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PORT_DISABLED
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_NTT
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_ACTOR_CHURN
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PARTNER_CHURN
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_ACTOR_INFO_LEN_MISMATCH
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PARTNER_INFO_LEN_MISMATCH
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_COLL_INFO_LEN_MISMATCH
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_TERM_INFO_LEN_MISMATCH
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_RX_FSM_STATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_MUX_FSM_STATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 3)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_MUX_REASON
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_ACTOR_CHURN_STATE
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PARTNER_CHURN_STATE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_ACTOR_CHURN_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 56, 4)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_STATE_VARS_LAGC_PARTNER_CHURN_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 60, 4)
comment|/* 0x021c0 */
name|u64
name|lag_port_timer_cntr
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_CURRENT_while
value|(val) vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_PERIODIC_while
value|(val) vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_WAIT_while
value|(val)  vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_TX_LACP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_ACTOR_SYNC_TRANSITION_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_PARTNER_SYNC_TRANSITION_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_ACTOR_CHANGE_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_LAG_PORT_TIMER_CNTR_LAGC_PARTNER_CHANGE_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 56, 8)
name|u8
name|unused021e0
index|[
literal|0x021e0
operator|-
literal|0x021d0
index|]
decl_stmt|;
comment|/* 0x021e0 */
name|u64
name|transceiver_reset_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TRANSCEIVER_RESET_PORT_TCVR_RESET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
comment|/* 0x021f0 */
name|u64
name|transceiver_ctrl_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TRANSCEIVER_CTRL_PORT_TCVR_TX_ON
value|mBIT(3)
comment|/* 0x02200 */
name|u64
name|asic_gpio_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_GPIO_CTRL_XMACJ_GPIO_DATA_IN
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_ASIC_GPIO_CTRL_GPIO_DATA_OUT
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_ASIC_GPIO_CTRL_GPIO_OUT_EN
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x02208 */
name|u64
name|asic_led_beacon_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT0_LINK_INVERT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT0_10G_INVERT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT0_TX_ACT_INVERT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT0_RX_ACT_INVERT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT1_LINK_INVERT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT1_10G_INVERT
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT1_TX_ACT_INVERT
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_PORT1_RX_ACT_INVERT
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_AUX_LED1_INVERT
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_BEACON_CTRL_AUX_LED2_INVERT
value|mBIT(39)
comment|/* 0x02210 */
name|u64
name|asic_led_ctrl0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL0_PORT0_LINK_ON
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL0_PORT0_10G_ON
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL0_PORT1_LINK_ON
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL0_PORT1_10G_ON
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL0_AUX_LED1_ON
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL0_AUX_LED2_ON
value|mBIT(39)
comment|/* 0x02218 */
name|u64
name|asic_led_ctrl1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_LINK_SOURCE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_10G_SOURCE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_LINK_SOURCE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_10G_SOURCE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_LINK_PULSE_EXTEND
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_10G_PULSE_EXTEND
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_LINK_PULSE_EXTEND
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_10G_PULSE_EXTEND
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_LINK_EXT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_10G_EXT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_LINK_EXT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_10G_EXT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_LINK_INT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT0_10G_INT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_LINK_INT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 4)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_CTRL1_PORT1_10G_INT_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 60, 4)
comment|/* 0x02220 */
name|u64
name|asic_led_debug_sel
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_LED_DEBUG_SEL_XGMAC_SEL0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_DEBUG_SEL_XGMAC_SEL1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_DEBUG_SEL_XGMAC_SEL2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_ASIC_LED_DEBUG_SEL_XGMAC_SEL3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 6)
name|u8
name|unused02300
index|[
literal|0x02300
operator|-
literal|0x02228
index|]
decl_stmt|;
comment|/* 0x02300 */
name|u64
name|usdc_sgrp_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_PARTITION_ENABLE
value|mBIT(7)
comment|/* 0x02308 */
name|u64
name|usdc_ugrp_priority_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02310 */
name|u64
name|usdc_ugrp_priority_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_1_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02318 */
name|u64
name|usdc_ugrp_priority_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_2_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02320 */
name|u64
name|usdc_ugrp_priority_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_3_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02328 */
name|u64
name|usdc_ugrp_priority_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_4_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02330 */
name|u64
name|usdc_ugrp_priority_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_5_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02338 */
name|u64
name|usdc_ugrp_priority_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_6_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02340 */
name|u64
name|usdc_ugrp_priority_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_7_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02348 */
name|u64
name|usdc_ugrp_priority_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_8_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02350 */
name|u64
name|usdc_ugrp_priority_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_9_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02358 */
name|u64
name|usdc_ugrp_priority_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_10_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02360 */
name|u64
name|usdc_ugrp_priority_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_11_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02368 */
name|u64
name|usdc_ugrp_priority_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_12_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02370 */
name|u64
name|usdc_ugrp_priority_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_13_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02378 */
name|u64
name|usdc_ugrp_priority_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_14_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02380 */
name|u64
name|usdc_ugrp_priority_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_15_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02388 */
name|u64
name|usdc_ugrp_priority_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_UGRP_PRIORITY_16_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
name|u8
name|unused02398
index|[
literal|0x02398
operator|-
literal|0x02390
index|]
decl_stmt|;
comment|/* 0x02398 */
name|u64
name|ugrp_htn_wrr_priority_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023a0 */
name|u64
name|ugrp_htn_wrr_priority_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023a8 */
name|u64
name|ugrp_htn_wrr_priority_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_2_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023b0 */
name|u64
name|ugrp_htn_wrr_priority_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_3_NUMBER_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023b8 */
name|u64
name|ugrp_htn_wrr_priority_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_4_NUMBER_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023c0 */
name|u64
name|ugrp_htn_wrr_priority_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_5_NUMBER_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023c8 */
name|u64
name|ugrp_htn_wrr_priority_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_6_NUMBER_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023d0 */
name|u64
name|ugrp_htn_wrr_priority_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_7_NUMBER_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023d8 */
name|u64
name|ugrp_htn_wrr_priority_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_8_NUMBER_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023e0 */
name|u64
name|ugrp_htn_wrr_priority_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_9_NUMBER_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023e8 */
name|u64
name|ugrp_htn_wrr_priority_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_10_NUMBER_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023f0 */
name|u64
name|ugrp_htn_wrr_priority_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_11_NUMBER_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x023f8 */
name|u64
name|ugrp_htn_wrr_priority_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_12_NUMBER_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02400 */
name|u64
name|ugrp_htn_wrr_priority_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_13_NUMBER_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02408 */
name|u64
name|ugrp_htn_wrr_priority_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_14_NUMBER_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02410 */
name|u64
name|ugrp_htn_wrr_priority_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_15_NUMBER_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02418 */
name|u64
name|ugrp_htn_wrr_priority_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_16_NUMBER_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02420 */
name|u64
name|ugrp_htn_wrr_priority_17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_17_NUMBER_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02428 */
name|u64
name|ugrp_htn_wrr_priority_18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_18_NUMBER_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02430 */
name|u64
name|ugrp_htn_wrr_priority_19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_HTN_WRR_PRIORITY_19_NUMBER_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02438 */
name|u64
name|usdc_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_VPLANE_SGRP_OWN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
name|u8
name|unused024c8
index|[
literal|0x024c8
operator|-
literal|0x024c0
index|]
decl_stmt|;
comment|/* 0x024c8 */
name|u64
name|usdc_sgrp_assignment
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_0_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_1_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_2_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_3_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_4_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_5_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_6_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_7_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_8_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_9_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_10_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_11_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_12_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_13_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_14_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_15_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_16_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_17_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_18_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_19_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_20_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_21_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_22_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_23_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_24_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_25_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_26_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_27_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_28_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_29_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_30_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_USDC_SGRP_ASSIGNMENT_USDC_SGRP_31_ERR
value|mBIT(31)
comment|/* 0x024d0 */
name|u64
name|usdc_cntrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_CNTRL_MIN_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
comment|/* 0x024d8 */
name|u64
name|usdc_read_cntrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_READ_CNTRL_USDC_FREEZE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_USDC_READ_CNTRL_USDC_RDCTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_USDC_READ_CNTRL_USDC_WORD_SEL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_USDC_READ_CNTRL_USDC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
comment|/* 0x024e0 */
name|u64
name|usdc_read_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_READ_DATA_READ_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
name|u8
name|unused02500
index|[
literal|0x02500
operator|-
literal|0x024e8
index|]
decl_stmt|;
comment|/* 0x02500 */
name|u64
name|ugrp_srq_wrr_priority_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02508 */
name|u64
name|ugrp_srq_wrr_priority_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02510 */
name|u64
name|ugrp_srq_wrr_priority_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_2_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02518 */
name|u64
name|ugrp_srq_wrr_priority_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_3_NUMBER_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02520 */
name|u64
name|ugrp_srq_wrr_priority_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_4_NUMBER_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02528 */
name|u64
name|ugrp_srq_wrr_priority_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_5_NUMBER_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02530 */
name|u64
name|ugrp_srq_wrr_priority_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_6_NUMBER_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02538 */
name|u64
name|ugrp_srq_wrr_priority_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_7_NUMBER_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02540 */
name|u64
name|ugrp_srq_wrr_priority_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_8_NUMBER_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02548 */
name|u64
name|ugrp_srq_wrr_priority_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_9_NUMBER_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02550 */
name|u64
name|ugrp_srq_wrr_priority_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_10_NUMBER_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02558 */
name|u64
name|ugrp_srq_wrr_priority_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_11_NUMBER_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02560 */
name|u64
name|ugrp_srq_wrr_priority_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_12_NUMBER_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02568 */
name|u64
name|ugrp_srq_wrr_priority_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_13_NUMBER_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02570 */
name|u64
name|ugrp_srq_wrr_priority_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_14_NUMBER_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02578 */
name|u64
name|ugrp_srq_wrr_priority_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_15_NUMBER_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02580 */
name|u64
name|ugrp_srq_wrr_priority_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_16_NUMBER_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02588 */
name|u64
name|ugrp_srq_wrr_priority_17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_17_NUMBER_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02590 */
name|u64
name|ugrp_srq_wrr_priority_18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_18_NUMBER_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02598 */
name|u64
name|ugrp_srq_wrr_priority_19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_SRQ_WRR_PRIORITY_19_NUMBER_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x025a0 */
name|u64
name|ugrp_cqrq_wrr_priority_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025a8 */
name|u64
name|ugrp_cqrq_wrr_priority_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025b0 */
name|u64
name|ugrp_cqrq_wrr_priority_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_2_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025b8 */
name|u64
name|ugrp_cqrq_wrr_priority_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_28
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_29
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_3_NUMBER_31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025c0 */
name|u64
name|ugrp_cqrq_wrr_priority_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_32
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_33
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_34
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_35
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_36
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_37
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_38
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_4_NUMBER_39
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025c8 */
name|u64
name|ugrp_cqrq_wrr_priority_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_40
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_41
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_42
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_43
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_44
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_45
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_46
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_5_NUMBER_47
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025d0 */
name|u64
name|ugrp_cqrq_wrr_priority_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_48
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_49
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_50
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_51
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_52
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_53
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_54
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_6_NUMBER_55
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025d8 */
name|u64
name|ugrp_cqrq_wrr_priority_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_56
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_57
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_58
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_59
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_60
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_61
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_62
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_7_NUMBER_63
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025e0 */
name|u64
name|ugrp_cqrq_wrr_priority_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_64
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_65
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_66
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_67
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_68
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_69
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_70
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_8_NUMBER_71
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025e8 */
name|u64
name|ugrp_cqrq_wrr_priority_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_72
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_73
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_74
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_75
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_76
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_77
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_78
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_9_NUMBER_79
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025f0 */
name|u64
name|ugrp_cqrq_wrr_priority_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_80
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_81
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_82
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_83
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_84
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_85
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_86
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_10_NUMBER_87
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x025f8 */
name|u64
name|ugrp_cqrq_wrr_priority_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_88
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_89
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_90
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_91
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_92
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_93
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_94
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_11_NUMBER_95
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02600 */
name|u64
name|ugrp_cqrq_wrr_priority_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_96
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_97
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_98
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_99
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_100
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_101
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_102
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_12_NUMBER_103
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02608 */
name|u64
name|ugrp_cqrq_wrr_priority_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_104
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_105
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_106
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_107
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_108
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_109
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_110
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_13_NUMBER_111
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02610 */
name|u64
name|ugrp_cqrq_wrr_priority_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_112
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_113
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_114
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_115
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_116
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_117
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_118
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_14_NUMBER_119
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02618 */
name|u64
name|ugrp_cqrq_wrr_priority_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_120
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_121
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_122
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_123
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_124
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_125
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_126
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_15_NUMBER_127
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02620 */
name|u64
name|ugrp_cqrq_wrr_priority_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_128
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_129
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_130
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_131
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_132
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_133
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_134
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_16_NUMBER_135
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02628 */
name|u64
name|ugrp_cqrq_wrr_priority_17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_136
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_137
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_138
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_139
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_140
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_141
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_142
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_17_NUMBER_143
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02630 */
name|u64
name|ugrp_cqrq_wrr_priority_18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_144
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_145
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_146
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_147
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_148
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_149
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_150
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_18_NUMBER_151
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x02638 */
name|u64
name|ugrp_cqrq_wrr_priority_19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UGRP_CQRQ_WRR_PRIORITY_19_NUMBER_152
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x02640 */
name|u64
name|usdc_ecc_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_ECC_CTRL_ECC_DISABLE
value|mBIT(7)
comment|/* 0x02648 */
name|u64
name|usdc_vpbp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_VPBP_CTRL_MSG_DIS
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_USDC_VPBP_CTRL_H2L_DIS
value|mBIT(1)
name|u8
name|unused02700
index|[
literal|0x02700
operator|-
literal|0x02650
index|]
decl_stmt|;
comment|/* 0x02700 */
name|u64
name|rtdma_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTDMA_INT_STATUS_PDA_ALARM_PDA_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RTDMA_INT_STATUS_PCC_ERROR_PCC_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_RTDMA_INT_STATUS_LSO_ERROR_LSO_INT
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_RTDMA_INT_STATUS_SM_ERROR_SM_INT
value|mBIT(5)
comment|/* 0x02708 */
name|u64
name|rtdma_int_mask
decl_stmt|;
comment|/* 0x02710 */
name|u64
name|pda_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_ALARM_REG_PDA_HSC_FIFO_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PDA_ALARM_REG_PDA_SM_ERR
value|mBIT(1)
comment|/* 0x02718 */
name|u64
name|pda_alarm_mask
decl_stmt|;
comment|/* 0x02720 */
name|u64
name|pda_alarm_alarm
decl_stmt|;
comment|/* 0x02728 */
name|u64
name|pcc_error_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCC_ERROR_REG_PCC_PCC_FRM_BUF_SBE
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_PCC_ERROR_REG_PCC_PCC_TXDO_SBE
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_PCC_ERROR_REG_PCC_PCC_FRM_BUF_DBE
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_PCC_ERROR_REG_PCC_PCC_TXDO_DBE
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_PCC_ERROR_REG_PCC_PCC_FSM_ERR_ALARM
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_PCC_ERROR_REG_PCC_PCC_SERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x02730 */
name|u64
name|pcc_error_mask
decl_stmt|;
comment|/* 0x02738 */
name|u64
name|pcc_error_alarm
decl_stmt|;
comment|/* 0x02740 */
name|u64
name|lso_error_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LSO_ERROR_REG_PCC_LSO_ABORT
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_LSO_ERROR_REG_PCC_LSO_FSM_ERR_ALARM
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x02748 */
name|u64
name|lso_error_mask
decl_stmt|;
comment|/* 0x02750 */
name|u64
name|lso_error_alarm
decl_stmt|;
comment|/* 0x02758 */
name|u64
name|sm_error_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SM_ERROR_REG_SM_FSM_ERR_ALARM
value|mBIT(15)
comment|/* 0x02760 */
name|u64
name|sm_error_mask
decl_stmt|;
comment|/* 0x02768 */
name|u64
name|sm_error_alarm
decl_stmt|;
comment|/* 0x02770 */
name|u64
name|pda_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_CONTROL_PCC_INTERLOCK_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PDA_CONTROL_SPLIT_IDLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PDA_CONTROL_PCC_MAX_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PDA_CONTROL_H2L_DO_GATE_EN
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PDA_CONTROL_TXD_INT_NUM_CTLR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PDA_CONTROL_ISSUE_8B_READ
value|mBIT(47)
comment|/* 0x02778 */
name|u64
name|pda_pda_control_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_PDA_CONTROL_0_PCC_MAX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_CONTROL_0_FE_MAX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
comment|/* 0x02780 */
name|u64
name|pda_pda_service_state_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x02788 */
name|u64
name|pda_pda_service_state_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x02790 */
name|u64
name|pda_pda_service_state_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_SERVICE_STATE_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
comment|/* 0x02798 */
name|u64
name|pda_pda_task_priority_number
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_PDA_TASK_PRIORITY_NUMBER_CXP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_TASK_PRIORITY_NUMBER_H2L
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_TASK_PRIORITY_NUMBER_KDFC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_TASK_PRIORITY_NUMBER_MP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_TASK_PRIORITY_NUMBER_PE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_PDA_PDA_TASK_PRIORITY_NUMBER_QCC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
comment|/* 0x027a0 */
name|u64
name|pda_vp
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_VP_RD_XON_ENABLE
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PDA_VP_WR_XON_ENABLE
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PDA_VP_NO_ACTIVITY_DISABLE
value|mBIT(2)
comment|/* 0x027a8 */
name|u64
name|txd_ownership_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXD_OWNERSHIP_CTRL_KEEP_OWNERSHIP
value|mBIT(7)
comment|/* 0x027b0 */
name|u64
name|pcc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCC_CFG_PCC_ENABLE
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_PCC_CFG_PCC_ECC_ENABLE_N
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x027b8 */
name|u64
name|pcc_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCC_CONTROL_FE_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_PCC_CONTROL_EARLY_ASSIGN_EN
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PCC_CONTROL_UNBLOCK_DB_ERR
value|mBIT(31)
comment|/* 0x027c0 */
name|u64
name|pda_status1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_0_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_1_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_2_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_3_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_4_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_5_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_6_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 4)
define|#
directive|define
name|VXGE_HAL_PDA_STATUS1_PDA_WRAP_7_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 60, 4)
comment|/* 0x027c8 */
name|u64
name|rtdma_bw_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RTDMA_BW_TIMER_TIMER_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
name|u8
name|unused02900
index|[
literal|0x02900
operator|-
literal|0x027d0
index|]
decl_stmt|;
comment|/* 0x02900 */
name|u64
name|g3cmct_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INT_STATUS_ERR_G3IF_INT
value|mBIT(0)
comment|/* 0x02908 */
name|u64
name|g3cmct_int_mask
decl_stmt|;
comment|/* 0x02910 */
name|u64
name|g3cmct_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_SM_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_GDDR3_DECC
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_GDDR3_U_DECC
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_CTRL_FIFO_DECC
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_GDDR3_SECC
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_GDDR3_U_SECC
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_G3CMCT_ERR_REG_G3IF_CTRL_FIFO_SECC
value|mBIT(31)
comment|/* 0x02918 */
name|u64
name|g3cmct_err_mask
decl_stmt|;
comment|/* 0x02920 */
name|u64
name|g3cmct_err_alarm
decl_stmt|;
comment|/* 0x02928 */
name|u64
name|g3cmct_config0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_RD_CMD_LATENCY_RPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_RD_CMD_LATENCY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_REFRESH_PER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_TRC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_TRRD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_TFAW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 50, 6)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG0_RD_FIFO_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 58, 6)
comment|/* 0x02930 */
name|u64
name|g3cmct_config1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_BIC_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_BIC_OFF
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_IGNORE_BEM
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_RD_SAMPLING
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_CMD_START_PHASE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_BIC_HI_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_BIC_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG1_ECC_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x02938 */
name|u64
name|g3cmct_config2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG2_DEV_USE_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG2_DEV_USE_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG2_ARBITER_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG2_DEFINE_CAD
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG2_DEFINE_NOP_AD
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3CMCT_CONFIG2_LAST_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 13)
comment|/* 0x02940 */
name|u64
name|g3cmct_init0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_BAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_WL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_DLL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_TM
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_CL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_BT
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT0_MRS_BL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x02948 */
name|u64
name|g3cmct_init1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_BAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_AD_TER
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_ID
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_RON
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_AL
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_TWR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT1_EMRS_DQ_TER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x02950 */
name|u64
name|g3cmct_init2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT2_EMRS_DR_STR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT2_START_INI
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT2_POWER_UP_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT2_ACTIVE_CMD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x02958 */
name|u64
name|g3cmct_init3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TRP_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TMRD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TWR2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TRD2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TRCDR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TRCDW_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TWR2RD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT3_TRD2WR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x02960 */
name|u64
name|g3cmct_init4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_TRFC_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_REFRESH_BURSTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_CKE_INIT_VAL
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_VENDOR_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_OOO_DEPTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 6)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_ICTRL_INIT_DONE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT4_IOCAL_WAIT_DISABLE
value|mBIT(63)
comment|/* 0x02968 */
name|u64
name|g3cmct_init5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT5_TRAS_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT5_TVID_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT5_TWR_APRE2CMD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT5_TRD_APRE2CMD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT5_TWR_APRE2CMD_CON
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT5_GDDR3_DLL_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x02970 */
name|u64
name|g3cmct_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING1_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02978 */
name|u64
name|g3cmct_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING2_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02980 */
name|u64
name|g3cmct_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING3_DLL_TRA_DATA10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02988 */
name|u64
name|g3cmct_dll_training4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING4_DLL_TRA_DATA11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02990 */
name|u64
name|g3cmct_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING6_DLL_TRA_DATA20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02998 */
name|u64
name|g3cmct_dll_training7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING7_DLL_TRA_DATA21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x029a0 */
name|u64
name|g3cmct_dll_training8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING8_DLL_TRA_DATA30
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x029a8 */
name|u64
name|g3cmct_dll_training9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING9_DLL_TRA_DATA31
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x029b0 */
name|u64
name|g3cmct_dll_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING5_DLL_TRA_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING5_DLL_TRA_CADD0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 11)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING5_DLL_TRA_CADD1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 11)
comment|/* 0x029b8 */
name|u64
name|g3cmct_dll_training10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING10_DLL_TP_READS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING10_DLL_SAMPLES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING10_TRA_LOOPS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING10_TRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING10_TRA_STEP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 7)
comment|/* 0x029c0 */
name|u64
name|g3cmct_dll_training11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING11_ICTRL_DLL_TRA_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_G3CMCT_DLL_TRAINING11_ICTRL_DLL_TRA_DIS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
comment|/* 0x029c8 */
name|u64
name|g3cmct_init6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TWR_APRE2RD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TWR_APRE2WR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TWR_APRE2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TWR_APRE2ACT_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TRD_APRE2RD_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TRD_APRE2WR_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TRD_APRE2PRE_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT6_TRD_APRE2ACT_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 60, 4)
comment|/* 0x029d0 */
name|u64
name|g3cmct_test0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST0_TEST_START_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST0_TEST_END_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST0_TEST_START_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 11)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST0_TEST_END_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 11)
comment|/* 0x029d8 */
name|u64
name|g3cmct_test01
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_TEST_BANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_TEST_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_TEST_MODE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_TEST_GO
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_TEST_DONE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_ECC_DEC_TEST_FAIL_CNTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 16)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST01_TEST_DATA_ADDR
value|mBIT(63)
comment|/* 0x029e0 */
name|u64
name|g3cmct_test1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST1_TX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x029e8 */
name|u64
name|g3cmct_test2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST2_TX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x029f0 */
name|u64
name|g3cmct_test11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST11_TX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x029f8 */
name|u64
name|g3cmct_test21
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST21_TX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a00 */
name|u64
name|g3cmct_test3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST3_ECC_DEC_RX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a08 */
name|u64
name|g3cmct_test4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST4_ECC_DEC_RX_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a10 */
name|u64
name|g3cmct_test31
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST31_ECC_DEC_RX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a18 */
name|u64
name|g3cmct_test41
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST41_ECC_DEC_RX_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a20 */
name|u64
name|g3cmct_test5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST5_ECC_DEC_RX_FAILED_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a28 */
name|u64
name|g3cmct_test6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST6_ECC_DEC_RX_FAILED_TEST_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a30 */
name|u64
name|g3cmct_test51
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST51_ECC_DEC_RX_FAILED_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x02a38 */
name|u64
name|g3cmct_test61
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST61_ECC_DEC_RX_FAILED_TEST_DATA1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x02a40 */
name|u64
name|g3cmct_test7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST7_ECC_DEC_TEST_FAILED_RADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST7_ECC_DEC_TEST_FAILED_CADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 11)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST7_ECC_DEC_TEST_FAILED_BANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
comment|/* 0x02a48 */
name|u64
name|g3cmct_test71
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST71_ECC_DEC_TEST_FAILED_RADD1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST71_ECC_DEC_TEST_FAILED_CADD1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 11)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST71_ECC_DEC_TEST_FAILED_BANK1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
comment|/* 0x02a50 */
name|u64
name|g3cmct_init41
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT41_VENDOR_ID_U
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_INIT41_ENABLE_CMU
value|mBIT(15)
comment|/* 0x02a58 */
name|u64
name|g3cmct_test8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST8_ECC_DEC_U_RX_TEST_DATA_U
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a60 */
name|u64
name|g3cmct_test9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST9_ECC_DEC_U_RX_TEST_DATA_U
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a68 */
name|u64
name|g3cmct_test10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST10_ECC_DEC_U_RX_TEST_DATA1_U
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a70 */
name|u64
name|g3cmct_test101
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST101_ECC_DEC_U_RX_TEST_DATA1_U
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x02a78 */
name|u64
name|g3cmct_test12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST12_ECC_DEC_U_RX_FAILED_TEST_DATA_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x02a80 */
name|u64
name|g3cmct_test13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST13_ECC_DEC_U_RX_FAILED_TEST_DATA_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x02a88 */
name|u64
name|g3cmct_test14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST14_ECC_DEC_U_RX_FAILED_TEST_DATA1_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x02a90 */
name|u64
name|g3cmct_test15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST15_ECC_DEC_U_RX_FAILED_TEST_DATA1_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 64)
comment|/* 0x02a98 */
name|u64
name|g3cmct_test16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST16_ECC_DEC_U_TEST_FAILED_RADD_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST16_ECC_DEC_U_TEST_FAILED_CADD_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 11)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST16_ECC_DEC_U_TEST_FAILED_BANK_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
comment|/* 0x02aa0 */
name|u64
name|g3cmct_test17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST17_ECC_DEC_U_TEST_FAILED_RADD1_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 14)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST17_ECC_DEC_U_TEST_FAILED_CADD1_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 11)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST17_ECC_DEC_U_TEST_FAILED_BANK1_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
comment|/* 0x02aa8 */
name|u64
name|g3cmct_test18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TEST18_ECC_DEC_U_TEST_FAIL_CNTR_U
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
comment|/* 0x02ab0 */
name|u64
name|g3cmct_loop_back
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_TDATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_MODE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_GO
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_DONE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_IDLE_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x02ab8 */
name|u64
name|g3cmct_loop_back1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_RDLL_START_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_RDLL_END_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_WDLL_IDLE_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_WDLL_START_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_WDLL_END_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_STEPS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_RDLL_MIN_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK1_RDLL_MAX_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x02ac0 */
name|u64
name|g3cmct_loop_back2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK2_WDLL_MIN_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK2_WDLL_MAX_FILTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
comment|/* 0x02ac8 */
name|u64
name|g3cmct_loop_back3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK3_LBCTRL_CMU_RDLL_RESULT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK3_LBCTRL_CMU_WDLL_RESULT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK3_LBCTRL_CML_RDLL_RESULT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK3_LBCTRL_CML_WDLL_RESULT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK3_LBCTRL_CMU_RDLL_MON_RESULT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK3_LBCTRL_CML_RDLL_MON_RESULT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 8)
comment|/* 0x02ad0 */
name|u64
name|g3cmct_loop_back4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK4_LBCTRL_IO_U_PASS_FAILN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK4_LBCTRL_IO_L_PASS_FAILN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x02ad8 */
name|u64
name|g3cmct_loop_back5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK5_RDLL_START_IO_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK5_RDLL_END_IO_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
name|u8
name|unused02b00
index|[
literal|0x02b00
operator|-
literal|0x02ae0
index|]
decl_stmt|;
comment|/* 0x02b00 */
name|u64
name|g3cmct_loop_back_rdll
index|[
literal|4
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_U_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_U_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_L_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_L_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_MON_U_MIN_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_MON_U_MAX_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_MON_L_MIN_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_RDLL_LBCTRL_MON_L_MAX_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x02b20 */
name|u64
name|g3cmct_loop_back_wdll
index|[
literal|4
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_WDLL_LBCTRL_U_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_WDLL_LBCTRL_U_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_WDLL_LBCTRL_L_MIN_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_LOOP_BACK_WDLL_LBCTRL_L_MAX_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
comment|/* 0x02b40 */
name|u64
name|g3cmct_tran_wrd_cnt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TRAN_WRD_CNT_CTRL_PIPE_WR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TRAN_WRD_CNT_CTRL_PIPE_RD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x02b48 */
name|u64
name|g3cmct_tran_ap_cnt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_TRAN_AP_CNT_CTRL_PIPE_ACT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TRAN_AP_CNT_CTRL_PIPE_PRE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_G3CMCT_TRAN_AP_CNT_UPDATE
value|mBIT(39)
comment|/* 0x02b50 */
name|u64
name|g3cmct_g3bist
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3CMCT_G3BIST_DISABLE_MAIN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3CMCT_G3BIST_DISABLE_ICTRL
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3CMCT_G3BIST_BTCTRL_STATUS_MAIN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3CMCT_G3BIST_BTCTRL_STATUS_ICTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
name|u8
name|unused03000
index|[
literal|0x03000
operator|-
literal|0x02b58
index|]
decl_stmt|;
comment|/* 0x03000 */
name|u64
name|mc_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MC_INT_STATUS_MC_ERR_MC_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MC_INT_STATUS_GROCRC_ALARM_ROCRC_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MC_INT_STATUS_FAU_GEN_ERR_FAU_GEN_INT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MC_INT_STATUS_FAU_ECC_ERR_FAU_ECC_INT
value|mBIT(15)
comment|/* 0x03008 */
name|u64
name|mc_int_mask
decl_stmt|;
comment|/* 0x03010 */
name|u64
name|mc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_XFMD_MEM_ECC_SG_ERR_A
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_XFMD_MEM_ECC_SG_ERR_B
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_G3IF_RD_FIFO_ECC_SG_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_MIRI_ECC_SG_ERR_0
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_MIRI_ECC_SG_ERR_1
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_XFMD_MEM_ECC_DB_ERR_A
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_XFMD_MEM_ECC_DB_ERR_B
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_G3IF_RD_FIFO_ECC_DB_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_MIRI_ECC_DB_ERR_0
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_MIRI_ECC_DB_ERR_1
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_MC_ERR_REG_MC_SM_ERR
value|mBIT(15)
comment|/* 0x03018 */
name|u64
name|mc_err_mask
decl_stmt|;
comment|/* 0x03020 */
name|u64
name|mc_err_alarm
decl_stmt|;
comment|/* 0x03028 */
name|u64
name|grocrc_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GROCRC_ALARM_REG_XFMD_WR_FIFO_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GROCRC_ALARM_REG_WDE2MSR_RD_FIFO_ERR
value|mBIT(7)
comment|/* 0x03030 */
name|u64
name|grocrc_alarm_mask
decl_stmt|;
comment|/* 0x03038 */
name|u64
name|grocrc_alarm_alarm
decl_stmt|;
name|u8
name|unused03100
index|[
literal|0x03100
operator|-
literal|0x03040
index|]
decl_stmt|;
comment|/* 0x03100 */
name|u64
name|rx_thresh_cfg_repl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_PAUSE_LOW_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_PAUSE_HIGH_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_RED_THR_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_RED_THR_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_RED_THR_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_RED_THR_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_GLOBAL_WOL_EN
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_REPL_EXACT_VP_MATCH_REQ
value|mBIT(63)
comment|/* 0x03108 */
name|u64
name|dbg_reg1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_0_INCTRL_QUEUE0_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_0_INCTRL_QUEUE0_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_0_RP_QUEUE0_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_0_RP_QUEUE0_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03110 */
name|u64
name|dbg_reg1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_1_INCTRL_QUEUE1_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_1_INCTRL_QUEUE1_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_1_RP_QUEUE1_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_1_RP_QUEUE1_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03118 */
name|u64
name|dbg_reg1_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_2_INCTRL_QUEUE2_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_2_INCTRL_QUEUE2_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_2_RP_QUEUE2_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_2_RP_QUEUE2_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03120 */
name|u64
name|dbg_reg1_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_3_INCTRL_QUEUE3_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_3_INCTRL_QUEUE3_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_3_RP_QUEUE3_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_3_RP_QUEUE3_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03128 */
name|u64
name|dbg_reg1_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_4_INCTRL_QUEUE4_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_4_INCTRL_QUEUE4_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_4_RP_QUEUE4_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_4_RP_QUEUE4_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03130 */
name|u64
name|dbg_reg1_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_5_INCTRL_QUEUE5_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_5_INCTRL_QUEUE5_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_5_RP_QUEUE5_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_5_RP_QUEUE5_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03138 */
name|u64
name|dbg_reg1_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_6_INCTRL_QUEUE6_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_6_INCTRL_QUEUE6_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_6_RP_QUEUE6_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_6_RP_QUEUE6_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03140 */
name|u64
name|dbg_reg1_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG1_7_INCTRL_QUEUE7_RX_NON_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_7_INCTRL_QUEUE7_RX_OFFLOAD_FRM_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_7_RP_QUEUE7_NON_OFFLOAD_XMFD_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG1_7_RP_QUEUE7_OFFLOAD_XFMD_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03148 */
name|u64
name|dbg_reg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG2_XFMDCNT_XFMD_AVAILABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 18)
define|#
directive|define
name|VXGE_HAL_DBG_REG2_RP_FBMC_PTM_DATA_PHASES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 32)
comment|/* 0x03150 */
name|u64
name|dbg_reg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG3_XFMD_ADV_FBMC_RQA_QUEUE_STROBES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG3_XFMD_ADV_FBMC_RQA_MC_STROBES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG3_XFMD_ADV_RQA_FBMC_QUEUE_SELECT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_DBG_REG3_XFMD_ADV_RQA_FBMC_MC_SELECT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03158 */
name|u64
name|dbg_reg4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG4_RP_FBMC_ONE_HEADERS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x03160 */
name|u64
name|dbg_reg5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_REG5_INCTRL_TOTAL_ING_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_DBG_REG5_RP_TOTAL_EGR_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused03200
index|[
literal|0x03200
operator|-
literal|0x03168
index|]
decl_stmt|;
comment|/* 0x03200 */
name|u64
name|rx_queue_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_CFG_QUEUE_SIZE_ENABLE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_CFG_INGRESS_FIFO_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 60, 4)
comment|/* 0x03208 */
name|u64
name|rx_queue_size_q
index|[
literal|15
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 24)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q_LAST_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 24)
comment|/* 0x03280 */
name|u64
name|rx_queue_size_q15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q15_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 24)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q15_LAST_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 24)
comment|/* 0x03288 */
name|u64
name|rx_queue_size_q16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q16_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 24)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q16_LAST_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 24)
comment|/* 0x03290 */
name|u64
name|rx_queue_size_q17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q17_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 24)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_SIZE_Q17_LAST_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 24)
name|u8
name|unused032a0
index|[
literal|0x032a0
operator|-
literal|0x03298
index|]
decl_stmt|;
comment|/* 0x032a0 */
name|u64
name|rx_queue_start_q0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q0_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q0_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q0_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q0_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q0_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032a8 */
name|u64
name|rx_queue_start_q1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q1_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q1_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q1_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q1_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q1_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032b0 */
name|u64
name|rx_queue_start_q2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q2_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q2_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q2_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q2_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q2_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032b8 */
name|u64
name|rx_queue_start_q3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q3_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q3_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q3_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q3_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q3_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032c0 */
name|u64
name|rx_queue_start_q4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q4_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q4_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q4_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q4_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q4_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032c8 */
name|u64
name|rx_queue_start_q5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q5_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q5_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q5_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q5_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q5_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032d0 */
name|u64
name|rx_queue_start_q6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q6_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q6_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q6_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q6_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q6_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032d8 */
name|u64
name|rx_queue_start_q7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q7_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q7_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q7_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q7_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q7_FDP_NONOFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 9)
comment|/* 0x032e0 */
name|u64
name|rx_queue_start_q8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q8_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q8_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q8_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q8_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x032e8 */
name|u64
name|rx_queue_start_q9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q9_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q9_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q9_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q9_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x032f0 */
name|u64
name|rx_queue_start_q10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q10_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q10_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q10_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q10_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x032f8 */
name|u64
name|rx_queue_start_q11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q11_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q11_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q11_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q11_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x03300 */
name|u64
name|rx_queue_start_q12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q12_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q12_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q12_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q12_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x03308 */
name|u64
name|rx_queue_start_q13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q13_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q13_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q13_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q13_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x03310 */
name|u64
name|rx_queue_start_q14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q14_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q14_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q14_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q14_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x03318 */
name|u64
name|rx_queue_start_q15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q15_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q15_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q15_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q15_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x03320 */
name|u64
name|rx_queue_start_q16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q16_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q16_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q16_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q16_FDP_OFFLOAD_OUTST_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 9)
comment|/* 0x03328 */
name|u64
name|rx_queue_start_q17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q17_QUEUE_BANKS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q17_SBANK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_RX_QUEUE_START_Q17_SROW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 14)
comment|/* 0x03330 */
name|u64
name|fm_definition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FM_DEFINITION_FM_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_FM_DEFINITION_FM_COLUMNS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_FM_DEFINITION_QUEUE_SPAV_MARGIN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
name|u8
name|unused03380
index|[
literal|0x03380
operator|-
literal|0x03338
index|]
decl_stmt|;
comment|/* 0x03380 */
name|u64
name|traffic_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TRAFFIC_CTRL_BLOCK_ING_PATH
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TRAFFIC_CTRL_BLOCK_EGR_PATH
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TRAFFIC_CTRL_OFFLOAD_MAX_FRAMES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_TRAFFIC_CTRL_NOFFLOAD_MAX_FRAMES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_TRAFFIC_CTRL_MSP_MAX_FRAMES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
comment|/* 0x03388 */
name|u64
name|xfmd_arb_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XFMD_ARB_CTRL_ISTAGE_MASK
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XFMD_ARB_CTRL_EN_OFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 15, 17)
define|#
directive|define
name|VXGE_HAL_XFMD_ARB_CTRL_EN_NOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 17)
comment|/* 0x03390 */
name|u64
name|xfmd_arb_ctrl1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XFMD_ARB_CTRL1_PROMOTE_NOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 18)
comment|/* 0x03398 */
name|u64
name|rd_tranc_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RD_TRANC_CTRL_ARB
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
comment|/* 0x033a0 */
name|u64
name|fm_arb
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FM_ARB_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_FM_ARB_TIMER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_FM_ARB_EN_QHIST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_FM_ARB_ACT_ARB_QHIST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_FM_ARB_QHIST_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_FM_ARB_WR_DELAY_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 4)
define|#
directive|define
name|VXGE_HAL_FM_ARB_WR_WINDOW_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x033a8 */
name|u64
name|arb
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ARB_HP_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_ARB_XFMD_LAST_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_ARB_HP_XFMD_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
comment|/* 0x033b0 */
name|u64
name|settings0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SETTINGS0_CTRL_FIFO_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
comment|/* 0x033b8 */
name|u64
name|fbmc_ecc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FBMC_ECC_CFG_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
name|u8
name|unused03400
index|[
literal|0x03400
operator|-
literal|0x033c0
index|]
decl_stmt|;
comment|/* 0x03400 */
name|u64
name|pcipif_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCIPIF_INT_STATUS_DBECC_ERR_DBECC_ERR_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PCIPIF_INT_STATUS_SBECC_ERR_SBECC_ERR_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PCIPIF_INT_STATUS_GENERAL_ERR_GENERAL_ERR_INT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PCIPIF_INT_STATUS_SRPCIM_MSG_SRPCIM_MSG_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PCIPIF_INT_STATUS_MRPCIM_SPARE_R1_MRPCIM_SPARE_R1_INT
value|mBIT(19)
comment|/* 0x03408 */
name|u64
name|pcipif_int_mask
decl_stmt|;
comment|/* 0x03410 */
name|u64
name|dbecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBECC_ERR_REG_PCI_RETRY_BUF_DB_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_DBECC_ERR_REG_PCI_RETRY_SOT_DB_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_DBECC_ERR_REG_PCI_P_HDR_DB_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_DBECC_ERR_REG_PCI_P_DATA_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_DBECC_ERR_REG_PCI_NP_HDR_DB_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_DBECC_ERR_REG_PCI_NP_DATA_DB_ERR
value|mBIT(23)
comment|/* 0x03418 */
name|u64
name|dbecc_err_mask
decl_stmt|;
comment|/* 0x03420 */
name|u64
name|dbecc_err_alarm
decl_stmt|;
comment|/* 0x03428 */
name|u64
name|sbecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SBECC_ERR_REG_PCI_RETRY_BUF_SG_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_SBECC_ERR_REG_PCI_RETRY_SOT_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_SBECC_ERR_REG_PCI_P_HDR_SG_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_SBECC_ERR_REG_PCI_P_DATA_SG_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_SBECC_ERR_REG_PCI_NP_HDR_SG_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_SBECC_ERR_REG_PCI_NP_DATA_SG_ERR
value|mBIT(23)
comment|/* 0x03430 */
name|u64
name|sbecc_err_mask
decl_stmt|;
comment|/* 0x03438 */
name|u64
name|sbecc_err_alarm
decl_stmt|;
comment|/* 0x03440 */
name|u64
name|general_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_DROPPED_ILLEGAL_CFG
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_ILLEGAL_MEM_MAP_PROG
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_LINK_RST_FSM_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_RX_ILLEGAL_TLP_VPLANE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_TRAINING_RESET_DET
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_PCI_LINK_DOWN_DET
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_GENERAL_ERR_REG_PCI_RESET_ACK_DLLP
value|mBIT(27)
comment|/* 0x03448 */
name|u64
name|general_err_mask
decl_stmt|;
comment|/* 0x03450 */
name|u64
name|general_err_alarm
decl_stmt|;
comment|/* 0x03458 */
name|u64
name|srpcim_msg_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE0_RMSG_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE1_RMSG_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE2_RMSG_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE3_RMSG_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE4_RMSG_INT
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE5_RMSG_INT
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE6_RMSG_INT
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE7_RMSG_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE8_RMSG_INT
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE9_RMSG_INT
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE10_RMSG_INT
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE11_RMSG_INT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE12_RMSG_INT
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE13_RMSG_INT
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE14_RMSG_INT
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE15_RMSG_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_SRPCIM_MSG_REG_SWIF_SRPCIM_TO_MRPCIM_VPLANE16_RMSG_INT
value|mBIT(16)
comment|/* 0x03460 */
name|u64
name|srpcim_msg_mask
decl_stmt|;
comment|/* 0x03468 */
name|u64
name|srpcim_msg_alarm
decl_stmt|;
name|u8
name|unused03600
index|[
literal|0x03600
operator|-
literal|0x03470
index|]
decl_stmt|;
comment|/* 0x03600 */
name|u64
name|gcmg1_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSCC_ERR_GSSCC_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSC0_ERR0_GSSC0_0_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSC0_ERR1_GSSC0_1_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSC1_ERR0_GSSC1_0_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSC1_ERR1_GSSC1_1_INT
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSC2_ERR0_GSSC2_0_INT
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GSSC2_ERR1_GSSC2_1_INT
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_UQM_ERR_UQM_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GCMG1_INT_STATUS_GQCC_ERR_GQCC_INT
value|mBIT(8)
comment|/* 0x03608 */
name|u64
name|gcmg1_int_mask
decl_stmt|;
comment|/* 0x03610 */
name|u64
name|gsscc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_SSR_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_TSR_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_OVERLAPPING_SYNC_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_SSR_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_TSR_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 6)
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_CP2STE_UFLOW_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_GSSCC_ERR_REG_SSCC_CP2TTE_UFLOW_ERR
value|mBIT(63)
comment|/* 0x03618 */
name|u64
name|gsscc_err_mask
decl_stmt|;
comment|/* 0x03620 */
name|u64
name|gsscc_err_alarm
decl_stmt|;
comment|/* 0x03628 */
name|u64
name|gssc_err0_reg
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_STATE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_CM_RESP_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_SSR_RESP_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_TSR_RESP_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 6)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_STATE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_CM_RESP_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_SSR_RESP_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR0_REG_SSCC_TSR_RESP_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 58, 6)
comment|/* 0x03630 */
name|u64
name|gssc_err0_mask
index|[
literal|3
index|]
decl_stmt|;
comment|/* 0x03638 */
name|u64
name|gssc_err0_alarm
index|[
literal|3
index|]
decl_stmt|;
comment|/* 0x03670 */
name|u64
name|gssc_err1_reg
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_CM_RESP_DB_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SCREQ_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_CM_RESP_OFLOW_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_CM_RESP_R_WN_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_CM_RESP_UFLOW_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_CM_REQ_OFLOW_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_CM_REQ_UFLOW_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_FSM_OFLOW_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_FSM_UFLOW_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SSR_REQ_OFLOW_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SSR_REQ_UFLOW_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SSR_RESP_OFLOW_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SSR_RESP_R_WN_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SSR_RESP_UFLOW_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_TSR_REQ_OFLOW_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_TSR_REQ_UFLOW_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_TSR_RESP_OFLOW_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_TSR_RESP_R_WN_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_TSR_RESP_UFLOW_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_GSSC_ERR1_REG_SSCC_SCRESP_ERR
value|mBIT(19)
comment|/* 0x03678 */
name|u64
name|gssc_err1_mask
index|[
literal|3
index|]
decl_stmt|;
comment|/* 0x03680 */
name|u64
name|gssc_err1_alarm
index|[
literal|3
index|]
decl_stmt|;
comment|/* 0x036b8 */
name|u64
name|gqcc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CACHE_PB_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CACHE_PB_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CACHE_PB_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CACHE_PB_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CCMREQCMD_FIFO_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CCMREQDAT_FIFO_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CCM_CAM_FIFO_PUSH_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CCM_CAM_EIP_FIFO_PUSH_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CCM2CMA_FIFO_POP_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CCM_CAM_FIFO_PUSH_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CCM_CAM_EIP_FIFO_PUSH_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CCM2CMA_LP_FIFO_POP_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CCM2CMA_HP_FIFO_POP_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_WSE2CMA_FIFO_POP_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_RRP2CMA_LP_FIFO_POP_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_RRP2CMA_HP_FIFO_POP_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_IPWOGRRESP_FIFO_POP_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_LPRPEDAT_FIFO_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_LPWRRESP_FIFO_PUSH_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_LPCMCREQCMD_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_HPCMCREQCMD_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMCREQDAT_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CMA_CMR_SM_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CMA_CAR_SM_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA_HCMR_SM_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA_LCMR_SM_ERR
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA_CAR_SM_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CMA_CMR_INFO_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA_WSE_WQE_RD_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA2WGM_NEXT_WQE_PTR_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA2RLM_RMV_DATA_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA2DLM_RMV_DATA_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_SQM_CMA2ELM_RMV_DATA_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CMA2CGM_CQEGRP_ROW_DATA_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CMA2RLM_RMV_DATA_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_GQCC_ERR_REG_QCC_CQM_CMA2ELM_RMV_DATA_ERR
value|mBIT(63)
comment|/* 0x036c0 */
name|u64
name|gqcc_err_mask
decl_stmt|;
comment|/* 0x036c8 */
name|u64
name|gqcc_err_alarm
decl_stmt|;
comment|/* 0x036d0 */
name|u64
name|uqm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UQM_ERR_REG_UQM_UQM_CMCREQ_ECC_SG_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_UQM_ERR_REG_UQM_UQM_CMCREQ_ECC_DB_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_UQM_ERR_REG_UQM_UQM_SM_ERR
value|mBIT(8)
comment|/* 0x036d8 */
name|u64
name|uqm_err_mask
decl_stmt|;
comment|/* 0x036e0 */
name|u64
name|uqm_err_alarm
decl_stmt|;
comment|/* 0x036e8 */
name|u64
name|sscc_config
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_HIT_SCHASH_INDEX_MSB
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_HIT_SCHASH_INDEX_LSB
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_TIMEOUT_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_ALLOW_NOTFOUND_CACHING
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_ALRO_SCHASH_INDEX_MSB
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_ALRO_SCHASH_INDEX_LSB
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_SSCC_CONFIG_NULL_LOOKUP
value|mBIT(63)
comment|/* 0x036f0 */
name|u64
name|sscc_mask_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_0_IPV6_SA_TOP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x036f8 */
name|u64
name|sscc_mask_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_1_IPV6_SA_BOTTOM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x03700 */
name|u64
name|sscc_mask_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_2_IPV6_DA_TOP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x03708 */
name|u64
name|sscc_mask_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_3_IPV6_DA_BOTTOM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x03710 */
name|u64
name|sscc_mask_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_4_IPV4_SA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_4_IPV4_DA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x03718 */
name|u64
name|sscc_mask_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_5_TCP_SP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_5_TCP_DP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_SSCC_MASK_5_VLANID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 12)
comment|/* 0x03720 */
name|u64
name|gcmg1_ecc
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GCMG1_ECC_ENABLE_SSCC_N
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GCMG1_ECC_ENABLE_UQM_N
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GCMG1_ECC_ENABLE_QCC_N
value|mBIT(23)
name|u8
name|unused03a00
index|[
literal|0x03a00
operator|-
literal|0x03728
index|]
decl_stmt|;
comment|/* 0x03a00 */
name|u64
name|pcmg1_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCMG1_INT_STATUS_PSSCC_ERR_PSSCC_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PCMG1_INT_STATUS_PQCC_ERR_PQCC_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PCMG1_INT_STATUS_PQCC_CQM_ERR_PQCC_CQM_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_PCMG1_INT_STATUS_PQCC_SQM_ERR_PQCC_SQM_INT
value|mBIT(3)
comment|/* 0x03a08 */
name|u64
name|pcmg1_int_mask
decl_stmt|;
comment|/* 0x03a10 */
name|u64
name|psscc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PSSCC_ERR_REG_SSCC_CP2STE_OFLOW_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PSSCC_ERR_REG_SSCC_CP2TTE_OFLOW_ERR
value|mBIT(1)
comment|/* 0x03a18 */
name|u64
name|psscc_err_mask
decl_stmt|;
comment|/* 0x03a20 */
name|u64
name|psscc_err_alarm
decl_stmt|;
comment|/* 0x03a28 */
name|u64
name|pqcc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_SQM_MAX_WQE_GRP_INFO_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_SQM_WQE_FREE_LIST_EMPTY_INFO_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_SQM_FLM_WQE_ID_FIFO_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_SQM_CACHE_FULL_INFO_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_QCC_PDA_ARB_SM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_QCC_CP_ARB_SM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_PQCC_ERR_REG_QCC_QCC_CXP2QCC_FIFO_ERR
value|mBIT(63)
comment|/* 0x03a30 */
name|u64
name|pqcc_err_mask
decl_stmt|;
comment|/* 0x03a38 */
name|u64
name|pqcc_err_alarm
decl_stmt|;
comment|/* 0x03a40 */
name|u64
name|pqcc_cqm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CACHE_PA_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_DMACQERSP_SG_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CACHE_PA_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_DMACQERSP_DB_ER
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CCM_RMW_FIFO_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CAE_RLM_FIFO_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CCM_CAM_FIFO_POP_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CCM_CAM_EIP_FIFO_POP_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CCM2CMA_FIFO_PUSH_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_HPRPEREQ_FIFO_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_LPRPEREQ_FIFO_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_LPRPERSP_FIFO_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CMP_USDC_DBELL_FIFO_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CMP_CXP_MSG_IN_FIFO_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CMP_CXP_MSG_OUT_FIFO_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CAE_ELM_FIFO_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CGM_CCM_REQ_FIFO_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_EXCESSIVE_RD_RESP_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CDR_SERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_WGM_FLM_SM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_WGM_CRP_SM_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_WGM_ARB_SM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CMP_RCL_SM_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CMP_CIN_SM_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CSE_SM_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CCM_SM_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CAE_RLM_SM_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CAE_RLM_ADD_SM_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CAE_ELM_SM_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CAE_ELM_ADD_SM_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CACHE_FULL_INFO_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_MAX_CQE_GRP_INFO_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_CDR_SM_INFO_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_BAD_CIN_INFO_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_NO_CQE_GRP_INFO_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_PQCC_CQM_ERR_REG_QCC_CQM_BAD_VPIN_INFO_ERR
value|mBIT(63)
comment|/* 0x03a48 */
name|u64
name|pqcc_cqm_err_mask
decl_stmt|;
comment|/* 0x03a50 */
name|u64
name|pqcc_cqm_err_alarm
decl_stmt|;
comment|/* 0x03a58 */
name|u64
name|pqcc_sqm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CACHE_PA_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPRPEDAT_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_DMAWQERSP_SG_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_RPEREQDAT_SG_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_BAD_VPIN_INFO_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WDR_SM_INFO_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_BAD_SIN_INFO_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_EXCESSIVE_RD_RESP_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_DMAWQERSP_DB_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_RPEREQDAT_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CACHE_PA_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPRPEDAT_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_RLM_FIFO_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CCM_CAM_FIFO_POP_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CCM_CAM_EIP_FIFO_POP_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CCM2CMA_LP_FIFO_PUSH_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CCM2CMA_HP_FIFO_PUSH_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WSE2CMA_FIFO_PUSH_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_RRP2CMA_LP_FIFO_PUSH_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_RRP2CMA_HP_FIFO_PUSH_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_HPRPEREQ_FIFO_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_IPWOGRREQSB_FIFO_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_IPWOGRRESP_FIFO_POP_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPRPEDAT_FIFO_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPRPEREQ_FIFO_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPRPERESP_FIFO_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPRPERESPSB_FIFO_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPWRREQSB_FIFO_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_LPWRRESP_FIFO_POP_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_SWRRESP_FIFO_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WGM_RPE_REQ_FIFO_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WGM_RPE_LASTOD_FIFO_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CMP_USDC_DBELL_FIFO_ERR
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CMP_CXP_MSG_IN_FIFO_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CMP_CXP_MSG_OUT_FIFO_ERR
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CCM_RMW_FIFO_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_ELM_FIFO_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_DLM_FIFO_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_RRP_RESPDATA_ARB_SM_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WDR_SERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CMA_RLP_SM_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WGM_FLM_SM_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CMP_RCL_SM_ERR
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CMP_CIN_SM_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WSE_SM_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_CCM_SM_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_RLM_SM_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_RLM_ADD_SM_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_ELM_SM_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_ELM_ADD_SM_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_DLM_SM_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_PQCC_SQM_ERR_REG_QCC_SQM_WAE_DLM_ADD_SM_ERR
value|mBIT(63)
comment|/* 0x03a60 */
name|u64
name|pqcc_sqm_err_mask
decl_stmt|;
comment|/* 0x03a68 */
name|u64
name|pqcc_sqm_err_alarm
decl_stmt|;
comment|/* 0x03a70 */
name|u64
name|qcc_srq_cqrq
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_SRQ_CQRQ_POLL_TIMER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_QCC_SRQ_CQRQ_MAX_EOL_POLLS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_QCC_SRQ_CQRQ_CONSERVATIVE_SM_CRD_RTN
value|mBIT(47)
comment|/* 0x03a78 */
name|u64
name|qcc_err_policy
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_ERR_POLICY_CQM_CQE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_QCC_ERR_POLICY_SQM_WQE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_QCC_ERR_POLICY_SQM_SRQIR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
comment|/* 0x03a80 */
name|u64
name|qcc_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_BP_CTRL_RD_XON
value|mBIT(7)
comment|/* 0x03a88 */
name|u64
name|pcmg1_ecc
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCMG1_ECC_ENABLE_QCC_N
value|mBIT(23)
comment|/* 0x03a90 */
name|u64
name|qcc_cqm_cqrq_id
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_CQM_CQRQ_ID_CQM_BAD_VPIN_CQRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_QCC_CQM_CQRQ_ID_CQM_BAD_CIN_CQRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_QCC_CQM_CQRQ_ID_CQM_MAX_CQE_GRP_CQRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_QCC_CQM_CQRQ_ID_CQM_CQM_CDR_CQRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03a98 */
name|u64
name|qcc_sqm_srq_id
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_SQM_SRQ_ID_SQM_BAD_VPIN_SRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_QCC_SQM_SRQ_ID_SQM_BAD_SIN_SRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_QCC_SQM_SRQ_ID_SQM_MAX_WQE_GRP_SRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_QCC_SQM_SRQ_ID_SQM_SQM_WDR_SRQ_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x03aa0 */
name|u64
name|qcc_cqm_flm_id
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_CQM_FLM_ID_CQM_CQM_CCM_STATE_SERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_QCC_CQM_FLM_ID_CQM_CQM_FLM_HEAD_CQEGRP_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_QCC_CQM_FLM_ID_CQM_CQM_FLM_TAIL_CQEGRP_ID
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x03aa8 */
name|u64
name|qcc_sqm_flm_id
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_QCC_SQM_FLM_ID_SQM_SQM_NO_WQE_OD_GRP_AVAIL
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_QCC_SQM_FLM_ID_SQM_SQM_CCM_STATE_SERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_QCC_SQM_FLM_ID_SQM_SQM_FLM_HEAD_WQEGRP_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_QCC_SQM_FLM_ID_SQM_SQM_FLM_TAIL_WQEGRP_ID
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
name|u8
name|unused04000
index|[
literal|0x04000
operator|-
literal|0x03ab0
index|]
decl_stmt|;
comment|/* 0x04000 */
name|u64
name|one_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_RXPE_ERR_RXPE_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_TXPE_BCC_MEM_SG_ECC_ERR_TXPE_BCC_MEM_SG_ECC_INT
define|\
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_TXPE_BCC_MEM_DB_ECC_ERR_TXPE_BCC_MEM_DB_ECC_INT
define|\
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_TXPE_ERR_TXPE_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_DLM_ERR_DLM_INT
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_PE_ERR_PE_INT
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_RPE_ERR_RPE_INT
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_RPE_FSM_ERR_RPE_FSM_INT
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_ONE_INT_STATUS_OES_ERR_OES_INT
value|mBIT(55)
comment|/* 0x04008 */
name|u64
name|one_int_mask
decl_stmt|;
comment|/* 0x04010 */
name|u64
name|rpe_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCM_PA_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCM_PB_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_FRAME_DB_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_RCMD_DB_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCQ_DB_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCO_PBLE_DB_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCM_PA_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCM_PB_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_FRAME_SG_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_RCMD_SG_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCQ_SG_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCO_PBLE_SG_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_CTXTRDRQ_FIFO_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_CTXTWRRQ_FIFO_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_CQRQLDRQ_FIFO_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_SRQLDRQ_FIFO_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_WQERDRQ_FIFO_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_WQEWRRQ_FIFO_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_CQEAVAILRQ_FIFO_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_WQECOMPL_FIFO_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_CMI_CQEADDRRQ_FIFO_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCC_CTXTLDNT_FIFO_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCC_RCCRESP_FIFO_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_QEM_OESPREINIT_FIFO_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_QEM_EVENT_FIFO_ERR
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_QEM_WQELDNT_FIFO_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_QEM_QEMRESP_FIFO_ERR
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_QEM_PDM_CMD_FIFO_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_CMDRESP_FIFO_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_FRAME_FIFO_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_EPE_SPQ_FIFO_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_EPE_STCRESP_FIFO_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_RIM_RIMIPB_FIFO_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCI_MCQLEN_FIFO_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCI_PCQLEN_FIFO_ERR
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCI_RDLIM_FIFO_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_MSG_RCMD_FIFO_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_DLM_RCMD_FIFO_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_PDM_RCMD_FIFO_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCQ_FIFO_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCO_CQE_FIFO_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_RPE_ERR_REG_RPE_RCO_PBLE_FIFO_ERR
value|mBIT(61)
comment|/* 0x04018 */
name|u64
name|rpe_err_mask
decl_stmt|;
comment|/* 0x04020 */
name|u64
name|rpe_err_alarm
decl_stmt|;
comment|/* 0x04028 */
name|u64
name|pe_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_CDP_CTXT_PA_SG_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_CDP_CTXT_PB_SG_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_TIMER_SG_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXTRRQ_RDFIFO_STATE_SM_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXTRRQ_STATE_SM_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXTWRQ_ADDR_STATE_SM_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXTWRQ_DATA_STATE_SM_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_DLM_CTXT_STATE_SM_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RDMEM_ADDR_STATE_SM_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RDMEM_DATA_STATE_SM_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RDRESP_STATE_SM_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RXPE_RDCTXT_DATA_STATE_SM_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RXPEIF_STATE_SM_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_TCM_CTXT_STATE_SM_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_SCC_CTXT_CNTRL_SM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_SCC_RECALL_SM_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_SCC_NCE_FETCH_STATE_SM_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NCE_CNTRL_SM_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NDP_MEMCNTRL_STATE_SM_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NDP_NRRQ_RDFIFO_STATE_SM_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NDP_NRRQ_STATE_SM_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NDP_NWRQ_RDFIFO_STATE_SM_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NDP_RDMEM_DATA_STATE_SM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CMGIF_HDREQ_ARB_STATE_SM_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CMGIF_HNREQ_ARB_STATE_SM_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CMGIF_LDREQ_ARB_STATE_SM_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CMGIF_LNREQ_ARB_STATE_SM_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXTRRQ_FIFO_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXT_FIFO_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RXPE_CTXT_WR_PHASE_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_RXPE_CTXT_RD_PHASE_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_CDP_CTXTRRQ_RD_RESP_PHASE_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NDP_NRRQ_FIFO_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NDP_NWRQ_FIFO_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_NDP_WRMEM_PHASE_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_NCC_PE_RESP_CMD_PHASE_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_TIMER_SM_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PET_MEM_ARB_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PET_UPDATE_FSM_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_CDP_CTXT_PA_DB_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_CDP_CTXT_PB_DB_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_PE_ERR_REG_PE_PE_TIMER_DB_ERR
value|mBIT(63)
comment|/* 0x04030 */
name|u64
name|pe_err_mask
decl_stmt|;
comment|/* 0x04038 */
name|u64
name|pe_err_alarm
decl_stmt|;
comment|/* 0x04040 */
name|u64
name|rxpe_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_FRM_SG_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_FRM_SG_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_FPDU_MEM_SG_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_MSG2RXPE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_IRAM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_IRAM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 7, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT_DRAM_PA_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT_DRAM_PB_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_TRCE_SG_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_TRCE_SG_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_FRM_DB_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_FRM_DB_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_FPDU_MEM_DB_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_MSG2RXPE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_IRAM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_IRAM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT_DRAM_PA_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT_DRAM_PB_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 2)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_TRCE_DB_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_TRCE_DB_ERR
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT0_XLMI_SERR
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_XT1_XLMI_SERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_DRAM_WR_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_IMSGIN_WR_FSM_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_IMSGIN_EVCTRL_FSM_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_MSG2RXPE_FIFO_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_IMSGOUT_COLLISION_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_RXPE_ERR_REG_RXPE_SM_ERR
value|mBIT(63)
comment|/* 0x04048 */
name|u64
name|rxpe_err_mask
decl_stmt|;
comment|/* 0x04050 */
name|u64
name|rxpe_err_alarm
decl_stmt|;
comment|/* 0x04058 */
name|u64
name|dlm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_CTXT_PA_SG_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_CTXT_PB_SG_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_ACK_PA_SG_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_ACK_PB_SG_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_RIRR_PA_SG_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_RIRR_PB_SG_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_AWRQ_MEM_SG_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_LWRQ_MEM_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_CTXT_PA_DB_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_CTXT_PB_DB_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_ACK_PA_DB_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_ACK_PB_DB_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_RIRR_PA_DB_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_RIRR_PB_DB_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_AWRQ_MEM_DB_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PE_DLM_LWRQ_MEM_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ACC_PA_STATE_SM_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ACC_PB_STATE_SM_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ACK_RDMEM_DATA_STATE_SM_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_AFLM_RDFIFO_STATE_SM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_AFLM_STATE_SM_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_APTR_ALLOC_STATE_SM_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ARRQ_RDFIFO_STATE_SM_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ARRQ_STATE_SM_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_AWRQ_STATE_SM_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_EVENT_CTXT_STATE_SM_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LCC_PA_STATE_SM_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LCC_PB_STATE_SM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LFLM_RDFIFO_STATE_SM_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LFLM_STATE_SM_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LPTR_ALLOC_STATE_SM_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LRRQ_RDFIFO_STATE_SM_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LRRQ_STATE_SM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LWRQ_STATE_SM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PCIWR_STATE_SM_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PFETCH_STATE_SM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RCC_PA_STATE_SM_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RCC_PB_STATE_SM_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RFLM_RDFIFO_STATE_SM_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RFLM_STATE_SM_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RIRR_RDMEM_DATA_STATE_SM_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RPTR_ALLOC_STATE_SM_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RRRQ_RDFIFO_STATE_SM_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RRRQ_STATE_SM_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RWRQ_STATE_SM_ERR
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RXACK_STATE_SM_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RXLIRR_STATE_SM_ERR
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RXRIRR_STATE_SM_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_TXACK_RETX_STATE_SM_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_TXACK_STATE_SM_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_TXLIRR_STATE_SM_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_TXRIRR_RETX_STATE_SM_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_TXRIRR_STATE_SM_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_PREFETCH_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_AFLM_FIFO_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RFLM_FIFO_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LFLM_FIFO_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ARRQ_FIFO_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RRRQ_FIFO_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LRRQ_FIFO_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_ACK_PTR_FIFO_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_RIRR_PTR_FIFO_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_DLM_ERR_REG_DLM_LIRR_PTR_FIFO_ERR
value|mBIT(63)
comment|/* 0x04060 */
name|u64
name|dlm_err_mask
decl_stmt|;
comment|/* 0x04068 */
name|u64
name|dlm_err_alarm
decl_stmt|;
comment|/* 0x04070 */
name|u64
name|oes_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_INPUT_ARB_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_PEND_ARB_SM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_RXSEG_FIFO_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_RXEVT_FIFO_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_TXTDB_FIFO_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_RXTX_FIFO_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_TXIMSG_FIFO_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_OES_ERR_REG_OES_TXCONT_FIFO_ERR
value|mBIT(7)
comment|/* 0x04078 */
name|u64
name|oes_err_mask
decl_stmt|;
comment|/* 0x04080 */
name|u64
name|oes_err_alarm
decl_stmt|;
comment|/* 0x04088 */
name|u64
name|txpe_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_MSG2TXPE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_DATA_PA_SG_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_DATA_PB_SG_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_DRAM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_IRAM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_TRACE_SG_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DOOR_IMM_SG_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_NCE_PA_SG_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_NCE_PB_SG_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_INFO_PA_SG_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_INFO_PB_SG_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_STG_SG_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_MSG2TXPE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_DATA_PA_DB_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_DATA_PB_DB_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_DRAM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_IRAM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_TRACE_DB_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DOOR_IMM_DB_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_NCE_PA_DB_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_NCE_PB_DB_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_INFO_PA_DB_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_INFO_PB_DB_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_STG_DB_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DOOR_SM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_IMSGIN_SM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_SEND_SM_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_SEND_TCE_CHOICE_SM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_SEND_DIV_SM_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_SM_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_RES_SM_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_NACK_SM_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_RDTCE_SM_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_CMGIF_RDRQ_SM_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_CMGIF_READDRES_SM_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_TCM_CTXT_SM_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_PRI_TCE_UPDATE_SM_ERR
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_GET_SM_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_DONE_SM_ERR
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_INIT_SM_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_FETCH_SM_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_HOG_SM_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_PMON_SM_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_DRAM_SM_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_NCM_CTXT_SM_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_NCM_MEM_SM_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_RQ_SM_ERR
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_RDRES_PHASE_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_XT_XLMI_SERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DOOR_WRP_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DOOR_FIFO_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_DFIFO_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_DMA_HFIFO_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_SEND_DIVIDE_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_PDA_NACK_FIFO_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_TXPE_ERR_REG_TXPE_MEM_CONFLICT_ERR
value|mBIT(63)
comment|/* 0x04090 */
name|u64
name|txpe_err_mask
decl_stmt|;
comment|/* 0x04098 */
name|u64
name|txpe_err_alarm
decl_stmt|;
comment|/* 0x040a0 */
name|u64
name|txpe_bcc_mem_sg_ecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_BCC_MEM_SG_ECC_ERR_REG_TXPE_BASE_TXPE_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_TXPE_BCC_MEM_SG_ECC_ERR_REG_TXPE_BASE_CDP_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x040a8 */
name|u64
name|txpe_bcc_mem_sg_ecc_err_mask
decl_stmt|;
comment|/* 0x040b0 */
name|u64
name|txpe_bcc_mem_sg_ecc_err_alarm
decl_stmt|;
comment|/* 0x040b8 */
name|u64
name|txpe_bcc_mem_db_ecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_BCC_MEM_DB_ECC_ERR_REG_TXPE_BASE_TXPE_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_TXPE_BCC_MEM_DB_ECC_ERR_REG_TXPE_BASE_CDP_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x040c0 */
name|u64
name|txpe_bcc_mem_db_ecc_err_mask
decl_stmt|;
comment|/* 0x040c8 */
name|u64
name|txpe_bcc_mem_db_ecc_err_alarm
decl_stmt|;
comment|/* 0x040d0 */
name|u64
name|rpe_fsm_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_CMI_SHADOW_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCC_SHADOW_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCM_SHADOW_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_QEM_SHADOW_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_SHADOW_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCI_SHADOW_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCO_SHADOW_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_CMI_RWM_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_CMI_RRM_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCC_SCC_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCC_CMM_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_QEM_OIF_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_QEM_FPG_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_QEM_WCC_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_QEM_WMM_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_OIF_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_QRI_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_CTL_EFS_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_CTL_EFS_UNDEF_EVENT
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_EPE_BS_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_EPE_IWP_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_EPE_LRO_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_RIM_HDR_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_RIM_MUX_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_RIM_RLC_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCI_IPM_DLM_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCI_IPM_MSG_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCI_ARB_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCO_HBI_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_RCO_OPC_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_RPE_FSM_ERR_REG_RPE_PDM_CTL_EFS_FW_ERR
value|mBIT(32)
comment|/* 0x040d8 */
name|u64
name|rpe_fsm_err_mask
decl_stmt|;
comment|/* 0x040e0 */
name|u64
name|rpe_fsm_err_alarm
decl_stmt|;
name|u8
name|unused04100
index|[
literal|0x04100
operator|-
literal|0x040e8
index|]
decl_stmt|;
comment|/* 0x04100 */
name|u64
name|one_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ONE_CFG_ONE_CFG_RDY
value|mBIT(7)
comment|/* 0x04108 */
name|u64
name|sgrp_alloc
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SGRP_ALLOC_SGRP_ALLOC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x04190 */
name|u64
name|sgrp_iwarp_lro_alloc
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SGRP_IWARP_LRO_ALLOC_ENABLE_IWARP
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_SGRP_IWARP_LRO_ALLOC_LAST_IWARP_SGRP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
comment|/* 0x04198 */
name|u64
name|rpe_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCC_NBR_SLOTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCC_NBR_FREE_SLOTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCC_MODE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_LL_SEND_MAX_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_BS_ACK_WQE_PF_ENA
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_IWARP_ISL_PF_ENA
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_PDM_FRAME_ECC_ENABLE_N
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_PDM_RCMD_ECC_ENABLE_N
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCQ_ECC_ENABLE_N
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCO_PBLE_ECC_ENABLE_N
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCM_ECC_ENABLE_N
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_PDM_FRAME_PHASE_ENABLE
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_DLM_RCMD_PHASE_ENABLE
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_MSG_RCMD_PHASE_ENABLE
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_PDM_RCMD_PHASE_ENABLE
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCQ_PHASE_ENABLE
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_RPE_CFG0_RCO_PBLE_PHASE_ENABLE
value|mBIT(55)
comment|/* 0x041a0 */
name|u64
name|rpe_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_WQEOWN_LRO_CTR_ENA
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_WQEOWN_BS_CTR_ENA
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_WQEOWN_IWARP_CTR_ENA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_DLM_RCMD_MAX_CREDITS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_MSG_RCMD_MAX_CREDITS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_PDM_RCMD_MAX_CREDITS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_RCQ_MAX_CREDITS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_RCQ_DLM_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_RCQ_MSG_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG1_RCQ_PDM_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x041a8 */
name|u64
name|rpe_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RCQ_ARB_CAL0_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RCQ_ARB_CAL1_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RCQ_ARB_CAL2_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RCQ_ARB_CAL3_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RCQ_ARB_CAL4_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RCQ_ARB_CAL5_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RDMA_WRITE_ORDER_ENABLE
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RDMA_RDRESP_ORDER_ENABLE
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RDMA_SEND_ORDER_ENABLE
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RDMA_RDREQ_ORDER_ENABLE
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_RDMA_TERMINATE_ORDER_ENABLE
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_IWARP_MISALIGNED_ORDER_ENABLE
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_IWARP_TIMER_ORDER_ENABLE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_IWARP_IMSG_ORDER_ENABLE
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_BS_IWARP_ACK_ORDER_ENABLE
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_BS_DATA_ORDER_ENABLE
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_BS_TIMER_ORDER_ENABLE
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_BS_IMSG_ORDER_ENABLE
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_LRO_FRAME_ORDER_ENABLE
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_LRO_TIMER_ORDER_ENABLE
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_RPE_CFG2_LRO_IMSG_ORDER_ENABLE
value|mBIT(63)
name|u8
name|unused041c0
index|[
literal|0x041c0
operator|-
literal|0x041b0
index|]
decl_stmt|;
comment|/* 0x041c0 */
name|u64
name|rpe_cfg5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_LRO_IGNORE_RPA_PARSE_ERRS
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_LRO_IGNORE_FRM_INT_ERRS
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_LRO_IGNORE_L3_CSUM_ERRS
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_LRO_IGNORE_L4_CSUM_ERRS
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_LRO_NORM_SCATTER_IPV4_OPTIONS
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_LRO_NORM_SCATTER_IPV6_EXTHDRS
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_USE_CONCISE_ADAPTIVE_LRO_CQE
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_RPE_CFG5_USE_CONCISE_PRECONFIG_LRO_CQE
value|mBIT(23)
comment|/* 0x041c8 */
name|u64
name|wqeown0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WQEOWN0_RPE_LRO_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 19)
define|#
directive|define
name|VXGE_HAL_WQEOWN0_RPE_BS_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 19)
comment|/* 0x041d0 */
name|u64
name|wqeown1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WQEOWN1_RPE_IWARP_CTR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 19)
comment|/* 0x041d8 */
name|u64
name|rpe_wqeown2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RPE_WQEOWN2_LRO_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 19)
define|#
directive|define
name|VXGE_HAL_RPE_WQEOWN2_BS_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 19)
name|u8
name|unused04200
index|[
literal|0x04200
operator|-
literal|0x041e0
index|]
decl_stmt|;
comment|/* 0x04200 */
name|u64
name|pe_ctxt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_CTXT_SCC_TRIGGER_READ
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PE_CTXT_S1_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_PE_CTXT_S2_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 6)
define|#
directive|define
name|VXGE_HAL_PE_CTXT_S3_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 6)
define|#
directive|define
name|VXGE_HAL_PE_CTXT_NP_XFER
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_PE_CTXT_NP_SPACER
value|mBIT(63)
comment|/* 0x04208 */
name|u64
name|pe_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_CFG_RXPE_ECC_ENABLE_N
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PE_CFG_TXPE_ECC_ENABLE_N
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PE_CFG_DLM_ECC_ENABLE_N
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PE_CFG_CDP_ECC_ENABLE_N
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PE_CFG_PET_ECC_ENABLE_N
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PE_CFG_MAX_RXB2B
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x04210 */
name|u64
name|pe_stats_cmd
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_STATS_CMD_GO
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PE_STATS_CMD_SELECT_TXPE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PE_STATS_CMD_ADDRESS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 11)
comment|/* 0x04218 */
name|u64
name|pe_stats_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_STATS_DATA_PE_RETURNED
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x04220 */
name|u64
name|rxpe_fp_mask
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXPE_FP_MASK_RXPE_FP_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 46)
comment|/* 0x04228 */
name|u64
name|rxpe_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXPE_CFG_FW_EXTEND_FP
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RXPE_CFG_RETXK_SP_DONE
value|mBIT(15)
comment|/* 0x04230 */
name|u64
name|pe_xt_ctrl1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_IRAM_ADDRESS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 12)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_ENABLE_GO_FOR_WR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_IRAM_READ
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_TXP_IRAM_SEL
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP0_IRAM_SEL
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP1_IRAM_SEL
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_TXP_IRAM_ECC_ENABLE_N
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP0_IRAM_ECC_ENABLE_N
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP1_IRAM_ECC_ENABLE_N
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_TXP_DRAM_ECC_ENABLE_N
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP_DRAM_ECC_ENABLE_N
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_TXP_RUNSTALL
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP0_RUNSTALL
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP1_RUNSTALL
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_TXP_BRESET
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP0_BRESET
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL1_RXP1_BRESET
value|mBIT(63)
comment|/* 0x04238 */
name|u64
name|pe_xt_ctrl2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL2_IRAM_WRITE_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x04240 */
name|u64
name|pe_xt_ctrl3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL3_GO
value|mBIT(63)
comment|/* 0x04248 */
name|u64
name|pe_xt_ctrl4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_XT_CTRL4_PE_IRAM_READ_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x04250 */
name|u64
name|pet_iwarp_counters
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PET_IWARP_COUNTERS_MASTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_PET_IWARP_COUNTERS_INTERVAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x04258 */
name|u64
name|pet_iwarp_slow_counter
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PET_IWARP_SLOW_COUNTER_MASTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x04260 */
name|u64
name|pet_iwarp_timers
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PET_IWARP_TIMERS_TCP_NOW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_PET_IWARP_TIMERS_TCP_SLOW_CLK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x04268 */
name|u64
name|pet_lro_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PET_LRO_CFG_START_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
comment|/* 0x04270 */
name|u64
name|pet_lro_counters
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PET_LRO_COUNTERS_MASTER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_PET_LRO_COUNTERS_INTERVAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x04278 */
name|u64
name|pet_timer_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PET_TIMER_BP_CTRL_RD_XON
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PET_TIMER_BP_CTRL_WR_XON
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PET_TIMER_BP_CTRL_ROCRC_BYP
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PET_TIMER_BP_CTRL_H2L_BYP
value|mBIT(31)
comment|/* 0x04280 */
name|u64
name|pe_vp_ack
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_VP_ACK_BLK_LIMIT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x04308 */
name|u64
name|pe_vp
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PE_VP_RIRR_BLK_LIMIT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_PE_VP_LIRR_BLK_LIMIT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x04390 */
name|u64
name|dlm_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DLM_CFG_AWRQ_PHASE_ENABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_DLM_CFG_ACK_PTR_AE_LEVEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_DLM_CFG_LWRQ_PHASE_ENABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_DLM_CFG_LIRR_PTR_AE_LEVEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_DLM_CFG_RIRR_PTR_AE_LEVEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
name|u8
name|unused04400
index|[
literal|0x04400
operator|-
literal|0x04398
index|]
decl_stmt|;
comment|/* 0x04400 */
name|u64
name|txpe_towi_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_TOWI_CFG_TOWI_CACHE_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_TXPE_TOWI_CFG_TOWI_DMA_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
name|u8
name|unused04410
index|[
literal|0x04410
operator|-
literal|0x04408
index|]
decl_stmt|;
comment|/* 0x04410 */
name|u64
name|txpe_pmon
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_PMON_GO
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TXPE_PMON_SAMPLE_PERIOD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 48)
comment|/* 0x04418 */
name|u64
name|txpe_pmon_downcount
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_PMON_DOWNCOUNT_TXPE_REMAINDER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 48)
comment|/* 0x04420 */
name|u64
name|txpe_pmon_event
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_PMON_EVENT_TXPE_STALL_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 48)
comment|/* 0x04428 */
name|u64
name|txpe_pmon_other
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_PMON_OTHER_TXPE_STALL_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 48)
name|u8
name|unused04500
index|[
literal|0x04500
operator|-
literal|0x04430
index|]
decl_stmt|;
comment|/* 0x04500 */
name|u64
name|oes_inevt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_INEVT_PRIORITY_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_PRIORITY_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_PRIORITY_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_PRIORITY_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_PRIORITY_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_CFG_SP_WRR
value|mBIT(63)
comment|/* 0x04508 */
name|u64
name|oes_inbkbkevt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_INBKBKEVT_PRIORITY_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_INBKBKEVT_PRIORITY_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_INBKBKEVT_PRIORITY_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_INBKBKEVT_PRIORITY_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_INBKBKEVT_PRIORITY_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
comment|/* 0x04510 */
name|u64
name|oes_inevt_wrr0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR0_SS_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04518 */
name|u64
name|oes_inevt_wrr1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_OES_INEVT_WRR1_SS_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
comment|/* 0x04520 */
name|u64
name|oes_pendevt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_PRIORITY_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_PRIORITY_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_PRIORITY_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_PRIORITY_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_PRIORITY_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_CFG_SP_WRR
value|mBIT(63)
comment|/* 0x04528 */
name|u64
name|oes_pendbkbkevt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_PENDBKBKEVT_PRIORITY_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDBKBKEVT_PRIORITY_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDBKBKEVT_PRIORITY_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDBKBKEVT_PRIORITY_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDBKBKEVT_PRIORITY_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
comment|/* 0x04530 */
name|u64
name|oes_pendevt_wrr0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR0_SS_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04538 */
name|u64
name|oes_pendevt_wrr1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_OES_PENDEVT_WRR1_SS_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
comment|/* 0x04540 */
name|u64
name|oes_pend_queue
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_OES_PEND_QUEUE_RX_PEND_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_OES_PEND_QUEUE_TX_PEND_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
name|u8
name|unused04800
index|[
literal|0x04800
operator|-
literal|0x04548
index|]
decl_stmt|;
comment|/* 0x04800 */
name|u64
name|rocrc_bypq0_stat_watermark
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ROCRC_BYPQ0_STAT_WATERMARK_RCQ_ROCRC_BYPQ0_STAT_WATERMARK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 11, 22)
comment|/* 0x04808 */
name|u64
name|rocrc_bypq1_stat_watermark
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ROCRC_BYPQ1_STAT_WATERMARK_RCQ_ROCRC_BYPQ1_STAT_WATERMARK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 11, 22)
comment|/* 0x04810 */
name|u64
name|rocrc_bypq2_stat_watermark
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ROCRC_BYPQ2_STAT_WATERMARK_RCQ_ROCRC_BYPQ2_STAT_WATERMARK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 11, 22)
comment|/* 0x04818 */
name|u64
name|noa_wct_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_NOA_WCT_CTRL_VP_INT_NUM
value|mBIT(0)
comment|/* 0x04820 */
name|u64
name|rc_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RC_CFG2_BUFF1_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_RC_CFG2_BUFF2_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_RC_CFG2_BUFF3_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_RC_CFG2_BUFF4_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x04828 */
name|u64
name|rc_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RC_CFG3_BUFF5_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x04830 */
name|u64
name|rx_multi_cast_ctrl1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_CTRL1_ENABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_CTRL1_DELAY_COUNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
comment|/* 0x04838 */
name|u64
name|rxdm_dbg_rd
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXDM_DBG_RD_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 12)
define|#
directive|define
name|VXGE_HAL_RXDM_DBG_RD_ENABLE
value|mBIT(31)
comment|/* 0x04840 */
name|u64
name|rxdm_dbg_rd_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RXDM_DBG_RD_DATA_RMC_RXDM_DBG_RD_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x04848 */
name|u64
name|rqa_top_prty_for_vh
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RQA_TOP_PRTY_FOR_VH_RQA_TOP_PRTY_FOR_VH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
name|u8
name|unused04900
index|[
literal|0x04900
operator|-
literal|0x048d0
index|]
decl_stmt|;
comment|/* 0x04900 */
name|u64
name|tim_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TIM_STATUS_TIM_RESET_IN_PROGRESS
value|mBIT(0)
comment|/* 0x04908 */
name|u64
name|tim_ecc_enable
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TIM_ECC_ENABLE_VBLS_N
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TIM_ECC_ENABLE_BMAP_N
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TIM_ECC_ENABLE_BMAP_MSG_N
value|mBIT(23)
comment|/* 0x04910 */
name|u64
name|tim_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TIM_BP_CTRL_RD_XON
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TIM_BP_CTRL_WR_XON
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TIM_BP_CTRL_ROCRC_BYP
value|mBIT(23)
comment|/* 0x04918 */
name|u64
name|tim_resource_assignment_vh
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TIM_RESOURCE_ASSIGNMENT_VH_BMAP_ROOT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x049a0 */
name|u64
name|tim_bmap_mapping_vp_err
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TIM_BMAP_MAPPING_VP_ERR_TIM_DEST_VPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
name|u8
name|unused04b00
index|[
literal|0x04b00
operator|-
literal|0x04a28
index|]
decl_stmt|;
comment|/* 0x04b00 */
name|u64
name|gcmg2_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GCMG2_INT_STATUS_GXTMC_ERR_GXTMC_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GCMG2_INT_STATUS_GCP_ERR_GCP_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GCMG2_INT_STATUS_CMC_ERR_CMC_INT
value|mBIT(23)
comment|/* 0x04b08 */
name|u64
name|gcmg2_int_mask
decl_stmt|;
comment|/* 0x04b10 */
name|u64
name|gxtmc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_MEM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_MEM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMC_RD_DATA_DB_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_REQ_FIFO_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_REQ_DATA_FIFO_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_WR_RSP_FIFO_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_RD_RSP_FIFO_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_WRP_FIFO_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_WRP_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_RRP_FIFO_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_RRP_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_DATA_SM_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_CMC0_IF_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_ARB_SM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_CFC_SM_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_DFETCH_CREDIT_OVERFLOW
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_DFETCH_CREDIT_UNDERFLOW
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_DFETCH_SM_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_RCTRL_CREDIT_OVERFLOW
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_RCTRL_CREDIT_UNDERFLOW
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_RCTRL_SM_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_WCOMPL_SM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_WCOMPL_TAG_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_WREQ_SM_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_BDT_CMI_WREQ_FIFO_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CP2BDT_RFIFO_POP_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_XTMC_BDT_CMI_OP_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_XTMC_BDT_DFETCH_OP_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_XTMC_BDT_DFIFO_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_GXTMC_ERR_REG_XTMC_CMI_ARB_SM_ERR
value|mBIT(35)
comment|/* 0x04b18 */
name|u64
name|gxtmc_err_mask
decl_stmt|;
comment|/* 0x04b20 */
name|u64
name|gxtmc_err_alarm
decl_stmt|;
comment|/* 0x04b28 */
name|u64
name|cmc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_ERR_REG_CMC_CMC_SM_ERR
value|mBIT(0)
comment|/* 0x04b30 */
name|u64
name|cmc_err_mask
decl_stmt|;
comment|/* 0x04b38 */
name|u64
name|cmc_err_alarm
decl_stmt|;
comment|/* 0x04b40 */
name|u64
name|gcp_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GCP_ERR_REG_CP_H2L2CP_FIFO_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GCP_ERR_REG_CP_STC2CP_FIFO_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GCP_ERR_REG_CP_STE2CP_FIFO_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GCP_ERR_REG_CP_TTE2CP_FIFO_ERR
value|mBIT(3)
comment|/* 0x04b48 */
name|u64
name|gcp_err_mask
decl_stmt|;
comment|/* 0x04b50 */
name|u64
name|gcp_err_alarm
decl_stmt|;
comment|/* 0x04b58 */
name|u64
name|cmc_l2_client_uqm_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_UQM_1_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b60 */
name|u64
name|cmc_l2_client_ssc_l
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_SSC_L_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b68 */
name|u64
name|cmc_l2_client_qcc_sqm_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_QCC_SQM_0_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b70 */
name|u64
name|cmc_l2_client_dam_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_DAM_0_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b78 */
name|u64
name|cmc_l2_client_h2l_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_H2L_0_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b80 */
name|u64
name|cmc_l2_client_stc_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_STC_0_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b88 */
name|u64
name|cmc_l2_client_xtmc_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L2_CLIENT_XTMC_0_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04b90 */
name|u64
name|cmc_wrr_l2_calendar_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04b98 */
name|u64
name|cmc_wrr_l2_calendar_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04ba0 */
name|u64
name|cmc_wrr_l2_calendar_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_21
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_22
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_2_NUMBER_23
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04ba8 */
name|u64
name|cmc_wrr_l2_calendar_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_3_NUMBER_24
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_3_NUMBER_25
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_3_NUMBER_26
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L2_CALENDAR_3_NUMBER_27
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
comment|/* 0x04bb0 */
name|u64
name|cmc_l3_client_qcc_sqm_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L3_CLIENT_QCC_SQM_1_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04bb8 */
name|u64
name|cmc_l3_client_qcc_cqm
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L3_CLIENT_QCC_CQM_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04bc0 */
name|u64
name|cmc_l3_client_dam_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L3_CLIENT_DAM_1_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04bc8 */
name|u64
name|cmc_l3_client_h2l_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L3_CLIENT_H2L_1_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04bd0 */
name|u64
name|cmc_l3_client_stc_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L3_CLIENT_STC_1_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04bd8 */
name|u64
name|cmc_l3_client_xtmc_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_L3_CLIENT_XTMC_1_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04be0 */
name|u64
name|cmc_wrr_l3_calendar_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_6
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_0_NUMBER_7
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04be8 */
name|u64
name|cmc_wrr_l3_calendar_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_8
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_9
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_10
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_11
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_12
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_13
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_14
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_1_NUMBER_15
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x04bf0 */
name|u64
name|cmc_wrr_l3_calendar_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_2_NUMBER_16
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_2_NUMBER_17
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_2_NUMBER_18
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_2_NUMBER_19
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_CMC_WRR_L3_CALENDAR_2_NUMBER_20
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
comment|/* 0x04bf8 */
name|u64
name|cmc_user_doorbell_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_USER_DOORBELL_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c00 */
name|u64
name|cmc_hit_record_partition_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_0_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c08 */
name|u64
name|cmc_hit_record_partition_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_1_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c10 */
name|u64
name|cmc_hit_record_partition_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_2_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c18 */
name|u64
name|cmc_hit_record_partition_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_3_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c20 */
name|u64
name|cmc_hit_record_partition_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_4_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c28 */
name|u64
name|cmc_hit_record_partition_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_5_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c30 */
name|u64
name|cmc_hit_record_partition_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_6_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c38 */
name|u64
name|cmc_hit_record_partition_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HIT_RECORD_PARTITION_7_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c40 */
name|u64
name|cmc_c_scr_record_partition_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_0_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c48 */
name|u64
name|cmc_c_scr_record_partition_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_1_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c50 */
name|u64
name|cmc_c_scr_record_partition_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_2_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c58 */
name|u64
name|cmc_c_scr_record_partition_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_3_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c60 */
name|u64
name|cmc_c_scr_record_partition_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_4_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c68 */
name|u64
name|cmc_c_scr_record_partition_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_5_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c70 */
name|u64
name|cmc_c_scr_record_partition_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_6_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c78 */
name|u64
name|cmc_c_scr_record_partition_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_C_SCR_RECORD_PARTITION_7_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c80 */
name|u64
name|cmc_wqe_od_group_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_WQE_OD_GROUP_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c88 */
name|u64
name|cmc_ack_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_ACK_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c90 */
name|u64
name|cmc_lirr_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_LIRR_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04c98 */
name|u64
name|cmc_rirr_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_RIRR_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04ca0 */
name|u64
name|cmc_tce_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_TCE_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04ca8 */
name|u64
name|cmc_hoq_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_HOQ_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04cb0 */
name|u64
name|cmc_stag_vp_record_partition
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_STAG_VP_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d38 */
name|u64
name|cmc_r_scr_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_R_SCR_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d40 */
name|u64
name|cmc_cqrq_context_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_CQRQ_CONTEXT_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d48 */
name|u64
name|cmc_cqe_group_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_CQE_GROUP_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d50 */
name|u64
name|cmc_p_scr_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_P_SCR_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d58 */
name|u64
name|cmc_nce_context_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_NCE_CONTEXT_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d60 */
name|u64
name|cmc_bypass_queue_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_BYPASS_QUEUE_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d68 */
name|u64
name|cmc_h_scr_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_H_SCR_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d70 */
name|u64
name|cmc_pbl_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_PBL_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d78 */
name|u64
name|cmc_lit_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_LIT_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d80 */
name|u64
name|cmc_srq_context_record_partition
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_SRQ_CONTEXT_RECORD_PARTITION_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
comment|/* 0x04d88 */
name|u64
name|cmc_p_scr_record
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_P_SCR_RECORD_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x04d90 */
name|u64
name|cmc_device_select
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CMC_DEVICE_SELECT_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
comment|/* 0x04d98 */
name|u64
name|g3if_fifo_dst_ecc
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IF_FIFO_DST_ECC_ENABLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x04da0 */
name|u64
name|gxtmc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GXTMC_CFG_CMC_PRI
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GXTMC_CFG_GPSYNC_WAIT_TOKEN_ENABLE
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GXTMC_CFG_GPSYNC_CNTDOWN_TIMER_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GXTMC_CFG_GPSYNC_SRC_NOTIFY_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GXTMC_CFG_GPSYNC_CNTDOWN_START_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_GXTMC_CFG_BDT_MEM_ECC_ENABLE_N
value|mBIT(31)
name|u8
name|unused04f00
index|[
literal|0x04f00
operator|-
literal|0x04da8
index|]
decl_stmt|;
comment|/* 0x04f00 */
name|u64
name|pcmg2_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCMG2_INT_STATUS_PXTMC_ERR_PXTMC_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PCMG2_INT_STATUS_CP_EXC_CP_XT_EXC_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PCMG2_INT_STATUS_CP_ERR_CP_ERR_INT
value|mBIT(23)
comment|/* 0x04f08 */
name|u64
name|pcmg2_int_mask
decl_stmt|;
comment|/* 0x04f10 */
name|u64
name|pxtmc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_XT_PIF_SRAM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_REQ_FIFO_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_PRSP_FIFO_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_WRSP_FIFO_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_REQ_FIFO_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_PRSP_FIFO_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_WRSP_FIFO_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_REQ_FIFO_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_PRSP_FIFO_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_WRSP_FIFO_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_REQ_FIFO_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_REQ_DATA_FIFO_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_WR_RSP_FIFO_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_RD_RSP_FIFO_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_REQ_SHADOW_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_RSP_SHADOW_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_REQ_SHADOW_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_RSP_SHADOW_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_REQ_SHADOW_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_RSP_SHADOW_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_XIL_SHADOW_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_ARB_SHADOW_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_RAM_SHADOW_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CMW_SHADOW_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CMR_SHADOW_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_REQ_FSM_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MPT_RSP_FSM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_REQ_FSM_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UPT_RSP_FSM_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_REQ_FSM_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CPT_RSP_FSM_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_XIL_FSM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_ARB_FSM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CMW_FSM_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CMR_FSM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MXP_RD_PROT_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UXP_RD_PROT_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CXP_RD_PROT_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MXP_WR_PROT_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UXP_WR_PROT_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CXP_WR_PROT_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MXP_INV_ADDR_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UXP_INV_ADDR_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CXP_INV_ADDR_ERR
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MXP_RD_PROT_INFO_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UXP_RD_PROT_INFO_ERR
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CXP_RD_PROT_INFO_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MXP_WR_PROT_INFO_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UXP_WR_PROT_INFO_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CXP_WR_PROT_INFO_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_MXP_INV_ADDR_INFO_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_UXP_INV_ADDR_INFO_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CXP_INV_ADDR_INFO_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_XT_PIF_SRAM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CP2BDT_DFIFO_PUSH_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_PXTMC_ERR_REG_XTMC_CP2BDT_RFIFO_PUSH_ERR
value|mBIT(57)
comment|/* 0x04f18 */
name|u64
name|pxtmc_err_mask
decl_stmt|;
comment|/* 0x04f20 */
name|u64
name|pxtmc_err_alarm
decl_stmt|;
comment|/* 0x04f28 */
name|u64
name|cp_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_DCACHE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_ICACHE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_DTAG_SG_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_ITAG_SG_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_TRACE_SG_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_DMA2CP_SG_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_MP2CP_SG_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_QCC2CP_SG_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_STC2CP_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 2)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_DCACHE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_ICACHE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 2)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_DTAG_DB_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_ITAG_DB_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_TRACE_DB_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_DMA2CP_DB_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_MP2CP_DB_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_QCC2CP_DB_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_STC2CP_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 2)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_H2L2CP_FIFO_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_STC2CP_FIFO_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_STE2CP_FIFO_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_TTE2CP_FIFO_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_SWIF2CP_FIFO_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP2DMA_FIFO_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_DAM2CP_FIFO_ERR
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_MP2CP_FIFO_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_QCC2CP_FIFO_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_DMA2CP_FIFO_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_WAKE_FSM_INTEGRITY_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_CP_PMON_FSM_INTEGRITY_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_DMA_RD_SHADOW_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_CP_ERR_REG_CP_PIFT_CREDIT_ERR
value|mBIT(63)
comment|/* 0x04f30 */
name|u64
name|cp_err_mask
decl_stmt|;
comment|/* 0x04f38 */
name|u64
name|cp_err_alarm
decl_stmt|;
comment|/* 0x04f40 */
name|u64
name|cp_xt_ctrl1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CP_XT_CTRL1_CP_WAKEUP
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_CP_XT_CTRL1_CP_RUNSTALL
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_CP_XT_CTRL1_CP_BRESET
value|mBIT(63)
comment|/* 0x04f48 */
name|u64
name|cp_gen_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CP_GEN_CFG_MULT_DMA_RD_REQ_ENA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_CP_GEN_CFG_DMA_RD_PER_VPLANE_CHK_ENA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_CP_GEN_CFG_DMA_RD_XON_CHK_ENA
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_CP_GEN_CFG_CAUSE_INT_IS_CRITICAL
value|mBIT(31)
comment|/* 0x04f50 */
name|u64
name|cp_exc_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CP_EXC_REG_CP_CP_CAUSE_INFO_INT
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_CP_EXC_REG_CP_CP_CAUSE_CRIT_INT
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_CP_EXC_REG_CP_CP_SERR
value|mBIT(63)
comment|/* 0x04f58 */
name|u64
name|cp_exc_mask
decl_stmt|;
comment|/* 0x04f60 */
name|u64
name|cp_exc_alarm
decl_stmt|;
comment|/* 0x04f68 */
name|u64
name|cp_exc_cause
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CP_EXC_CAUSE_CP_CP_CAUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused04fe8
index|[
literal|0x04fe8
operator|-
literal|0x04f70
index|]
decl_stmt|;
comment|/* 0x04fe8 */
name|u64
name|xtmc_img_ctrl0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL0_LD_BANK_DEPTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL0_ENABLE_GO
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL0_IMG_LD_COMPLETE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL0_LAST_DATA
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL0_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x04ff0 */
name|u64
name|xtmc_img_ctrl1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL1_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x04ff8 */
name|u64
name|xtmc_img_ctrl2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL2_XTMC_LD_BANK_AVAIL
value|mBIT(63)
comment|/* 0x05000 */
name|u64
name|xtmc_img_ctrl3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL3_XTMC_ALL_DATA_WRITTEN
value|mBIT(63)
comment|/* 0x05008 */
name|u64
name|xtmc_img_ctrl4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_IMG_CTRL4_GO
value|mBIT(63)
comment|/* 0x05010 */
name|u64
name|pxtmc_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_XT_PIF_SRAM_ECC_ENABLE_N
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_XT_PIF_SRAM_PHASE_ENA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_MXP_RD_PROT_ENA
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_MXP_WR_PROT_ENA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_UXP_RD_PROT_ENA
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_UXP_WR_PROT_ENA
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_CXP_RD_PROT_ENA
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_CXP_WR_PROT_ENA
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_INVALID_ADDR_CHECK_ENA
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_SUPPRESS_RD_ON_ADDR_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_SUPPRESS_WR_ON_ADDR_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG0_ARB_DURING_4BYTE_WR_ENA
value|mBIT(55)
comment|/* 0x05018 */
name|u64
name|pxtmc_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_MAX_NBR_MXP_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_MAX_NBR_UXP_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_MAX_NBR_CXP_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_PGSYNC_WAIT_TOKEN_ENABLE
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_PGSYNC_CNTDOWN_TIMER_ENABLE
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_PGSYNC_SRC_NOTIFY_ENABLE
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PXTMC_CFG1_PGSYNC_CNTDOWN_START_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
comment|/* 0x05020 */
name|u64
name|xtmc_mem_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_CFG_CTXT_MEM_SPARSE_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_CFG_CTXT_MEM_PACKED_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_CFG_SHARED_SRAM_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_CFG_CTXT_MEM_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_CFG_SRAM_SPARSE_BASE_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_CFG_SRAM_PACKED_BASE_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x05028 */
name|u64
name|xtmc_mem_bypass_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_BYPASS_CFG_CTXT_MEM_SPARSE_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_BYPASS_CFG_CTXT_MEM_PACKED_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_XTMC_MEM_BYPASS_CFG_SHARED_SRAM_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x05030 */
name|u64
name|xtmc_cxp_region0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_CXP_REGION0_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_CXP_REGION0_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05038 */
name|u64
name|xtmc_mxp_region0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_MXP_REGION0_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_MXP_REGION0_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05040 */
name|u64
name|xtmc_uxp_region0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_UXP_REGION0_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_UXP_REGION0_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05048 */
name|u64
name|xtmc_cxp_region1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_CXP_REGION1_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_CXP_REGION1_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05050 */
name|u64
name|xtmc_mxp_region1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_MXP_REGION1_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_MXP_REGION1_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05058 */
name|u64
name|xtmc_uxp_region1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_UXP_REGION1_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_UXP_REGION1_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05060 */
name|u64
name|xtmc_cxp_region2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_CXP_REGION2_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_CXP_REGION2_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05068 */
name|u64
name|xtmc_mxp_region2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_MXP_REGION2_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_MXP_REGION2_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05070 */
name|u64
name|xtmc_uxp_region2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XTMC_UXP_REGION2_START_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XTMC_UXP_REGION2_END_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused05200
index|[
literal|0x05200
operator|-
literal|0x05078
index|]
decl_stmt|;
comment|/* 0x05200 */
name|u64
name|msg_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_INT_STATUS_TIM_ERR_TIM_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MSG_INT_STATUS_MSG_EXC_MSG_XT_EXC_INT
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_MSG_INT_STATUS_MSG_ERR3_MSG_ERR3_INT
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_MSG_INT_STATUS_MSG_ERR2_MSG_ERR2_INT
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_MSG_INT_STATUS_MSG_ERR_MSG_ERR_INT
value|mBIT(63)
comment|/* 0x05208 */
name|u64
name|msg_int_mask
decl_stmt|;
comment|/* 0x05210 */
name|u64
name|tim_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_VBLS_SG_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_PA_SG_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_PB_SG_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_MSG_SG_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_VBLS_DB_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_PA_DB_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_PB_DB_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_MSG_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_MEM_CNTRL_SM_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_MSG_MEM_CNTRL_SM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_MPIF_PCIWR_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_ROCRC_BMAP_UPDT_FIFO_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_CREATE_BMAPMSG_FIFO_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_ROCRCIF_MISMATCH
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_TIM_ERR_REG_TIM_BMAP_MAPPING_VP_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x05218 */
name|u64
name|tim_err_mask
decl_stmt|;
comment|/* 0x05220 */
name|u64
name|tim_err_alarm
decl_stmt|;
comment|/* 0x05228 */
name|u64
name|msg_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_WAKE_FSM_INTEGRITY_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_WAKE_FSM_INTEGRITY_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMQ_DMA_READ_CMD_FSM_INTEGRITY_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMQ_DMA_RESP_FSM_INTEGRITY_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMQ_OWN_FSM_INTEGRITY_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_PDA_ACC_FSM_INTEGRITY_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_PMON_FSM_INTEGRITY_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_PMON_FSM_INTEGRITY_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_DTAG_SG_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_ITAG_SG_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_DTAG_SG_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_ITAG_SG_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_TRACE_SG_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_TRACE_SG_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_CMG2MSG_SG_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_TXPE2MSG_SG_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_RXPE2MSG_SG_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_RPE2MSG_SG_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_UMQ_SG_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_BWR_PF_SG_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMQ_ECC_SG_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMA_RESP_ECC_SG_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_XFMDQRY_FSM_INTEGRITY_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_FRMQRY_FSM_INTEGRITY_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_UMQ_WRITE_FSM_INTEGRITY_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_UMQ_BWR_PF_FSM_INTEGRITY_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_REG_RESP_FIFO_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_DTAG_DB_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_ITAG_DB_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_DTAG_DB_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_ITAG_DB_ERR
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_UP_UXP_TRACE_DB_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MP_MXP_TRACE_DB_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_CMG2MSG_DB_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_TXPE2MSG_DB_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_RXPE2MSG_DB_ERR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_RPE2MSG_DB_ERR
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_REG_READ_FIFO_ERR
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_MXP2UXP_FIFO_ERR
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_KDFC_SIF_FIFO_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_CXP2SWIF_FIFO_ERR
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_UMQ_DB_ERR
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_BWR_PF_DB_ERR
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_BWR_SIF_FIFO_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMQ_ECC_DB_ERR
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMA_READ_FIFO_ERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_DMA_RESP_ECC_DB_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_MSG_ERR_REG_MSG_QUE_UXP2MXP_FIFO_ERR
value|mBIT(63)
comment|/* 0x05230 */
name|u64
name|msg_err_mask
decl_stmt|;
comment|/* 0x05238 */
name|u64
name|msg_err_alarm
decl_stmt|;
comment|/* 0x05240 */
name|u64
name|msg_xt_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_MXP_CAUSE_INT_IS_CRITICAL
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_UXP_CAUSE_INT_IS_CRITICAL
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_MXP_WAKEUP
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_UXP_WAKEUP
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_MXP_RUNSTALL
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_UXP_RUNSTALL
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_MXP_BRESET
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_MSG_XT_CTRL_UXP_BRESET
value|mBIT(63)
name|u8
name|unused052a8
index|[
literal|0x052a8
operator|-
literal|0x05248
index|]
decl_stmt|;
comment|/* 0x052a8 */
name|u64
name|msg_dispatch
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_DISPATCH_MESS_TYPE_ENABLE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MSG_DISPATCH_VPATH_CUTOFF
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
name|u8
name|unused05340
index|[
literal|0x05340
operator|-
literal|0x052b0
index|]
decl_stmt|;
comment|/* 0x05340 */
name|u64
name|msg_exc_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_EXC_REG_MP_MXP_CAUSE_INFO_INT
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_MSG_EXC_REG_MP_MXP_CAUSE_CRIT_INT
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_MSG_EXC_REG_UP_UXP_CAUSE_INFO_INT
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_MSG_EXC_REG_UP_UXP_CAUSE_CRIT_INT
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MSG_EXC_REG_MP_MXP_SERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_MSG_EXC_REG_UP_UXP_SERR
value|mBIT(63)
comment|/* 0x05348 */
name|u64
name|msg_exc_mask
decl_stmt|;
comment|/* 0x05350 */
name|u64
name|msg_exc_alarm
decl_stmt|;
comment|/* 0x05358 */
name|u64
name|msg_exc_cause
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_EXC_CAUSE_MP_MXP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_MSG_EXC_CAUSE_UP_UXP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused05368
index|[
literal|0x05368
operator|-
literal|0x05360
index|]
decl_stmt|;
comment|/* 0x05368 */
name|u64
name|msg_direct_pic
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_DIRECT_PIC_PIPELINE_EN
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MSG_DIRECT_PIC_UMQ_WRITE_ENABLE
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_MSG_DIRECT_PIC_UMQ_VPA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x05370 */
name|u64
name|umq_ir_test_vpa
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_IR_TEST_VPA_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 5)
comment|/* 0x05378 */
name|u64
name|umq_ir_test_byte
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_IR_TEST_BYTE_VALUE_START
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x05380 */
name|u64
name|msg_err2_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_CMG2MSG_DISPATCH_FSM_INTEGRITY_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_DMQ_DISPATCH_FSM_INTEGRITY_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_SWIF_DISPATCH_FSM_INTEGRITY_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_PIC_WRITE_FSM_INTEGRITY_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_SWIFREG_FSM_INTEGRITY_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_TIM_WRITE_FSM_INTEGRITY_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_UMQ_TA_FSM_INTEGRITY_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_TXPE_TA_FSM_INTEGRITY_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_RXPE_TA_FSM_INTEGRITY_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_SWIF_TA_FSM_INTEGRITY_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_DMA_TA_FSM_INTEGRITY_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_CP_TA_FSM_INTEGRITY_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA16_FSM_INTEGRITY_ERR
define|\
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA15_FSM_INTEGRITY_ERR
define|\
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA14_FSM_INTEGRITY_ERR
define|\
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA13_FSM_INTEGRITY_ERR
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA12_FSM_INTEGRITY_ERR
define|\
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA11_FSM_INTEGRITY_ERR
define|\
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA10_FSM_INTEGRITY_ERR
define|\
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA9_FSM_INTEGRITY_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA8_FSM_INTEGRITY_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA7_FSM_INTEGRITY_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA6_FSM_INTEGRITY_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA5_FSM_INTEGRITY_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA4_FSM_INTEGRITY_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA3_FSM_INTEGRITY_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA2_FSM_INTEGRITY_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA1_FSM_INTEGRITY_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_LONGTERMUMQ_TA0_FSM_INTEGRITY_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_FBMC_OWN_FSM_INTEGRITY_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_TXPE2MSG_DISPATCH_FSM_INTEGRITY_ERR
define|\
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_RXPE2MSG_DISPATCH_FSM_INTEGRITY_ERR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_RPE2MSG_DISPATCH_FSM_INTEGRITY_ERR
define|\
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MP_MP_PIFT_IF_CREDIT_CNT_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_UP_UP_PIFT_IF_CREDIT_CNT_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_MSG_QUE_UMQ2PIC_CMD_FIFO_ERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_MSG_ERR2_REG_TIM_TIM2MSG_CMD_FIFO_ERR
value|mBIT(63)
comment|/* 0x05388 */
name|u64
name|msg_err2_mask
decl_stmt|;
comment|/* 0x05390 */
name|u64
name|msg_err2_alarm
decl_stmt|;
comment|/* 0x05398 */
name|u64
name|msg_err3_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR0
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR1
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR2
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR3
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR4
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR5
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR6
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR7
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_ICACHE_SG_ERR0
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_ICACHE_SG_ERR1
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR0
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR1
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR2
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR3
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR4
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR5
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR6
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_SG_ERR7
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_ICACHE_SG_ERR0
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_ICACHE_SG_ERR1
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR0
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR1
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR2
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR3
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR4
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR5
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR6
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_DCACHE_DB_ERR7
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_ICACHE_DB_ERR0
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_UP_UXP_ICACHE_DB_ERR1
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR0
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR1
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR2
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR3
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR4
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR5
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR6
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_DCACHE_DB_ERR7
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_ICACHE_DB_ERR0
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_MSG_ERR3_REG_MP_MXP_ICACHE_DB_ERR1
value|mBIT(57)
comment|/* 0x053a0 */
name|u64
name|msg_err3_mask
decl_stmt|;
comment|/* 0x053a8 */
name|u64
name|msg_err3_alarm
decl_stmt|;
comment|/* 0x053b0 */
name|u64
name|umq_ir_test_byte_notify
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_IR_TEST_BYTE_NOTIFY_PULSE
value|mBIT(3)
comment|/* 0x053b8 */
name|u64
name|msg_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSG_BP_CTRL_RD_XON_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MSG_BP_CTRL_WR_XON_E
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MSG_BP_CTRL_ROCRC_BYP_EN
value|mBIT(23)
comment|/* 0x053c0 */
name|u64
name|umq_bwr_pfch_init
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_BWR_PFCH_INIT_NUMBER
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
comment|/* 0x05448 */
name|u64
name|umq_bwr_pfch_init_notify
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_BWR_PFCH_INIT_NOTIFY_PULSE
value|mBIT(3)
comment|/* 0x054d0 */
name|u64
name|umq_bwr_eol
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_BWR_EOL_POLL_LATENCY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x054d8 */
name|u64
name|umq_bwr_eol_latency_notify
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_UMQ_BWR_EOL_LATENCY_NOTIFY_PULSE
value|mBIT(3)
name|u8
name|unused05600
index|[
literal|0x05600
operator|-
literal|0x054e0
index|]
decl_stmt|;
comment|/* 0x05600 */
name|u64
name|fau_gen_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_GEN_ERR_REG_FMPF_PORT0_PERMANENT_STOP
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_FAU_GEN_ERR_REG_FMPF_PORT1_PERMANENT_STOP
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_FAU_GEN_ERR_REG_FMPF_PORT2_PERMANENT_STOP
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_FAU_GEN_ERR_REG_FALR_AUTO_LRO_NOTIF
value|mBIT(15)
comment|/* 0x05608 */
name|u64
name|fau_gen_err_mask
decl_stmt|;
comment|/* 0x05610 */
name|u64
name|fau_gen_err_alarm
decl_stmt|;
comment|/* 0x05618 */
name|u64
name|fau_ecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT0_FAU_MAC2F_N_SG_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT0_FAU_MAC2F_N_DB_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT0_FAU_MAC2F_W_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT0_FAU_MAC2F_W_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT1_FAU_MAC2F_N_SG_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT1_FAU_MAC2F_N_DB_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT1_FAU_MAC2F_W_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT1_FAU_MAC2F_W_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT2_FAU_MAC2F_N_SG_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT2_FAU_MAC2F_N_DB_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT2_FAU_MAC2F_W_SG_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_PORT2_FAU_MAC2F_W_DB_ERR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_FAU_XFMD_INS_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAU_FAU_XFMD_INS_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 2)
define|#
directive|define
name|VXGE_HAL_FAU_ECC_ERR_REG_FAUJ_FAU_FSM_ERR
value|mBIT(31)
comment|/* 0x05620 */
name|u64
name|fau_ecc_err_mask
decl_stmt|;
comment|/* 0x05628 */
name|u64
name|fau_ecc_err_alarm
decl_stmt|;
name|u8
name|unused05648
index|[
literal|0x05648
operator|-
literal|0x05630
index|]
decl_stmt|;
comment|/* 0x05648 */
name|u64
name|fau_global_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_GLOBAL_CFG_ARB_ALG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
comment|/* 0x05650 */
name|u64
name|rx_datapath_util
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_DATAPATH_UTIL_FAU_RX_UTILIZATION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 7, 9)
define|#
directive|define
name|VXGE_HAL_RX_DATAPATH_UTIL_RX_UTIL_CFG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RX_DATAPATH_UTIL_FAU_RX_FRAC_UTIL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RX_DATAPATH_UTIL_RX_PKT_WEIGHT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 4)
comment|/* 0x05658 */
name|u64
name|fau_pa_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_PA_CFG_REPL_L4_COMP_CSUM
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_FAU_PA_CFG_REPL_L3_INCL_CF
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_FAU_PA_CFG_REPL_L3_COMP_CSUM
value|mBIT(11)
name|u8
name|unused05668
index|[
literal|0x05668
operator|-
literal|0x05660
index|]
decl_stmt|;
comment|/* 0x05668 */
name|u64
name|dbg_stats_fau_rx_path
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_STATS_FAU_RX_PATH_RX_PERMITTED_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05670 */
name|u64
name|fau_auto_lro_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_CONTROL_OPERATION_TYPE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_CONTROL_FRAME_COUNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_CONTROL_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x05678 */
name|u64
name|fau_auto_lro_data_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_0_SOURCE_VPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_0_HAS_VLAN
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_0_IS_IPV6
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_0_VLAN_VID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 12)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_0_TCP_DEST_PORT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_0_TCP_SOURCE_PORT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x05680 */
name|u64
name|fau_auto_lro_data_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_1_IP_SOURCE_ADDR_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05688 */
name|u64
name|fau_auto_lro_data_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_2_IP_SOURCE_ADDR_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05690 */
name|u64
name|fau_auto_lro_data_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_3_IP_DEST_ADDR_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05698 */
name|u64
name|fau_auto_lro_data_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_AUTO_LRO_DATA_4_IP_DEST_ADDR_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
name|u8
name|unused056c0
index|[
literal|0x056c0
operator|-
literal|0x056a0
index|]
decl_stmt|;
comment|/* 0x056c0 */
name|u64
name|fau_lag_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_LAG_CFG_COLL_ALG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_FAU_LAG_CFG_INCR_RX_AGGR_STATS
value|mBIT(7)
name|u8
name|unused05700
index|[
literal|0x05700
operator|-
literal|0x056c8
index|]
decl_stmt|;
comment|/* 0x05700 */
name|u64
name|fau_mpa_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_MPA_CFG_CRC_CHK_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_FAU_MPA_CFG_MRK_LEN_CHK_EN
value|mBIT(7)
name|u8
name|unused057a0
index|[
literal|0x057a0
operator|-
literal|0x05708
index|]
decl_stmt|;
comment|/* 0x057a0 */
name|u64
name|xmac_rx_xgmii_capture_data_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_RX_XGMII_CAPTURE_DATA_PORT_COL_INDX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 12)
define|#
directive|define
name|VXGE_HAL_XMAC_RX_XGMII_CAPTURE_DATA_PORT_FAUJ_FLAG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 2)
define|#
directive|define
name|VXGE_HAL_XMAC_RX_XGMII_CAPTURE_DATA_PORT_FAUJ_RXC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_XMAC_RX_XGMII_CAPTURE_DATA_PORT_FAUJ_RXD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused05800
index|[
literal|0x05800
operator|-
literal|0x057b8
index|]
decl_stmt|;
comment|/* 0x05800 */
name|u64
name|tpa_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TPA_INT_STATUS_ORP_ERR_ORP_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TPA_INT_STATUS_PTM_ALARM_PTM_INT
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TPA_INT_STATUS_TPA_ERROR_TPA_INT
value|mBIT(31)
comment|/* 0x05808 */
name|u64
name|tpa_int_mask
decl_stmt|;
comment|/* 0x05810 */
name|u64
name|orp_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_FIFO_SG_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_FIFO_DB_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_XFMD_FIFO_UFLOW_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_FRM_FIFO_UFLOW_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_XFMD_RCV_FSM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_OUTREAD_FSM_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_OUTQEM_FSM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_XFMD_RCV_SHADOW_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_OUTREAD_SHADOW_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_OUTQEM_SHADOW_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_OUTFRM_SHADOW_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_ORP_ERR_REG_ORP_OPTPRS_SHADOW_ERR
value|mBIT(47)
comment|/* 0x05818 */
name|u64
name|orp_err_mask
decl_stmt|;
comment|/* 0x05820 */
name|u64
name|orp_err_alarm
decl_stmt|;
comment|/* 0x05828 */
name|u64
name|ptm_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PTM_ALARM_REG_PTM_RDCTRL_SYNC_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PTM_ALARM_REG_PTM_RDCTRL_FIFO_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PTM_ALARM_REG_XFMD_RD_FIFO_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PTM_ALARM_REG_WDE2MSR_WR_FIFO_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PTM_ALARM_REG_PTM_FRMM_ECC_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 2)
define|#
directive|define
name|VXGE_HAL_PTM_ALARM_REG_PTM_FRMM_ECC_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
comment|/* 0x05830 */
name|u64
name|ptm_alarm_mask
decl_stmt|;
comment|/* 0x05838 */
name|u64
name|ptm_alarm_alarm
decl_stmt|;
comment|/* 0x05840 */
name|u64
name|tpa_error_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TPA_ERROR_REG_TPA_FSM_ERR_ALARM
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TPA_ERROR_REG_TPA_TPA_DA_LKUP_PRT0_DB_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TPA_ERROR_REG_TPA_TPA_DA_LKUP_PRT0_SG_ERR
value|mBIT(11)
comment|/* 0x05848 */
name|u64
name|tpa_error_mask
decl_stmt|;
comment|/* 0x05850 */
name|u64
name|tpa_error_alarm
decl_stmt|;
comment|/* 0x05858 */
name|u64
name|tpa_global_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TPA_GLOBAL_CFG_SUPPORT_SNAP_AB_N
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TPA_GLOBAL_CFG_ECC_ENABLE_N
value|mBIT(35)
comment|/* 0x05860 */
name|u64
name|tx_datapath_util
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TX_DATAPATH_UTIL_TPA_TX_UTILIZATION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 7, 9)
define|#
directive|define
name|VXGE_HAL_TX_DATAPATH_UTIL_TX_UTIL_CFG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_TX_DATAPATH_UTIL_TPA_TX_FRAC_UTIL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_TX_DATAPATH_UTIL_TX_PKT_WEIGHT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 4)
comment|/* 0x05868 */
name|u64
name|orp_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ORP_CFG_FIFO_CREDITS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_ORP_CFG_ORP_FIFO_ECC_ENABLE_N
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ORP_CFG_FIFO_PHASE_EN
value|mBIT(23)
comment|/* 0x05870 */
name|u64
name|ptm_ecc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PTM_ECC_CFG_PTM_FRMM_ECC_EN_N
value|mBIT(3)
comment|/* 0x05878 */
name|u64
name|ptm_phase_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PTM_PHASE_CFG_FRMM_WR_PHASE_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PTM_PHASE_CFG_FRMM_RD_PHASE_EN
value|mBIT(7)
comment|/* 0x05880 */
name|u64
name|orp_lro_events
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ORP_LRO_EVENTS_ORP_LRO_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05888 */
name|u64
name|orp_bs_events
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ORP_BS_EVENTS_ORP_BS_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05890 */
name|u64
name|orp_iwarp_events
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ORP_IWARP_EVENTS_ORP_IWARP_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05898 */
name|u64
name|dbg_stats_tpa_tx_path
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_STATS_TPA_TX_PATH_TX_PERMITTED_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused05900
index|[
literal|0x05900
operator|-
literal|0x058a0
index|]
decl_stmt|;
comment|/* 0x05900 */
name|u64
name|tmac_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TMAC_INT_STATUS_TXMAC_GEN_ERR_TXMAC_GEN_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TMAC_INT_STATUS_TXMAC_ECC_ERR_TXMAC_ECC_INT
value|mBIT(7)
comment|/* 0x05908 */
name|u64
name|tmac_int_mask
decl_stmt|;
comment|/* 0x05910 */
name|u64
name|txmac_gen_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_ERR_REG_TMACJ_PERMANENT_STOP
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_ERR_REG_TMACJ_NO_VALID_VSPORT
value|mBIT(7)
comment|/* 0x05918 */
name|u64
name|txmac_gen_err_mask
decl_stmt|;
comment|/* 0x05920 */
name|u64
name|txmac_gen_err_alarm
decl_stmt|;
comment|/* 0x05928 */
name|u64
name|txmac_ecc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMAC_TPA2MAC_SG_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMAC_TPA2MAC_DB_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMAC_TPA2M_SB_SG_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMAC_TPA2M_SB_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMAC_TPA2M_DA_SG_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMAC_TPA2M_DA_DB_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMAC_TMAC_PORT0_FSM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMAC_TMAC_PORT1_FSM_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMAC_TMAC_PORT2_FSM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_TXMAC_ECC_ERR_REG_TMACJ_TMACJ_FSM_ERR
value|mBIT(39)
comment|/* 0x05930 */
name|u64
name|txmac_ecc_err_mask
decl_stmt|;
comment|/* 0x05938 */
name|u64
name|txmac_ecc_err_alarm
decl_stmt|;
name|u8
name|unused05948
index|[
literal|0x05948
operator|-
literal|0x05940
index|]
decl_stmt|;
comment|/* 0x05948 */
name|u64
name|txmac_gen_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_TX_SWITCH_DISABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_LOSSY_SWITCH
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_LOSSY_WIRE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_SCALE_TMAC_UTIL
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_DISCARD_WHEN_TMAC_DISABLED
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_IFS_EN
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_IFS_STRETCH_RATIO
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 16)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_IFS_NUM_EXTENSION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
name|u8
name|unused05958
index|[
literal|0x05958
operator|-
literal|0x05950
index|]
decl_stmt|;
comment|/* 0x05958 */
name|u64
name|txmac_err_inject_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_ERR_INJECT_CFG_INJECTOR_ERROR_RATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x05960 */
name|u64
name|txmac_frmgen_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_PERIOD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_SEND_TO_WIRE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_VPATH_VECTOR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 17)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_SRC_VPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 39, 5)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_HOST_STEERING
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 2)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CFG_IFS_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 47, 3)
comment|/* 0x05968 */
name|u64
name|txmac_frmgen_contents
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_PATTERN_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_DA_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_LEN_SEL
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_MIN_LEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 14)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_MAX_LEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 14)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_LT_FIELD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 16)
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_CONTENTS_DATA_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x05970 */
name|u64
name|txmac_frmgen_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_FRMGEN_DATA_FRMDATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x05978 */
name|u64
name|dbg_stat_tx_any_frms
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBG_STAT_TX_ANY_FRMS_PORT0_TX_ANY_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_TX_ANY_FRMS_PORT1_TX_ANY_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_TX_ANY_FRMS_PORT2_TX_ANY_FRMS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
name|u8
name|unused059a0
index|[
literal|0x059a0
operator|-
literal|0x05980
index|]
decl_stmt|;
comment|/* 0x059a0 */
name|u64
name|txmac_link_util_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_LINK_UTIL_PORT_TMAC_TMAC_UTILIZATION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_TXMAC_LINK_UTIL_PORT_TMAC_UTIL_CFG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_TXMAC_LINK_UTIL_PORT_TMAC_TMAC_FRAC_UTIL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_TXMAC_LINK_UTIL_PORT_TMAC_PKT_WEIGHT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_TXMAC_LINK_UTIL_PORT_TMAC_TMAC_SCALE_FACTOR
value|mBIT(23)
comment|/* 0x059b8 */
name|u64
name|txmac_cfg0_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_CFG0_PORT_TMAC_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TXMAC_CFG0_PORT_APPEND_PAD
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_CFG0_PORT_PAD_BYTE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
comment|/* 0x059d0 */
name|u64
name|txmac_cfg1_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_CFG1_PORT_AVG_IPG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
comment|/* 0x059e8 */
name|u64
name|txmac_status_port
index|[
literal|3
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_STATUS_PORT_TMAC_TX_FRM_SENT
value|mBIT(3)
name|u8
name|unused05a20
index|[
literal|0x05a20
operator|-
literal|0x05a00
index|]
decl_stmt|;
comment|/* 0x05a20 */
name|u64
name|lag_distrib_dest
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_DISTRIB_DEST_MAP_VPATH
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x05a28 */
name|u64
name|lag_marker_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_MARKER_CFG_GEN_RCVR_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_MARKER_CFG_RESP_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_LAG_MARKER_CFG_RESP_TIMEOUT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_LAG_MARKER_CFG_SLOW_PROTO_MRKR_MIN_INTERVAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_LAG_MARKER_CFG_THROTTLE_MRKR_RESP
value|mBIT(51)
comment|/* 0x05a30 */
name|u64
name|lag_tx_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_TX_CFG_INCR_TX_AGGR_STATS
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_LAG_TX_CFG_DISTRIB_ALG_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_LAG_TX_CFG_DISTRIB_REMAP_IF_FAIL
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_LAG_TX_CFG_COLL_MAX_DELAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
comment|/* 0x05a38 */
name|u64
name|lag_tx_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LAG_TX_STATUS_TLAG_TIMER_VAL_EMPTIED_LINK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_LAG_TX_STATUS_TLAG_TIMER_VAL_SLOW_PROTO_MRKR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_LAG_TX_STATUS_TLAG_TIMER_VAL_SLOW_PROTO_MRKRRESP
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
name|u8
name|unused05a50
index|[
literal|0x05a50
operator|-
literal|0x05a40
index|]
decl_stmt|;
comment|/* 0x05a50 */
name|u64
name|txmac_stats_tx_xgmii_char
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_LANE_CHAR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 3)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_TXC_CHAR1
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_TXD_CHAR1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_LANE_CHAR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 3)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_TXC_CHAR2
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_TXD_CHAR2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_BEHAV_CHAR2_NEAR_CHAR1
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_CHAR_BEHAV_CHAR2_NUM_CHAR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 16)
comment|/* 0x05a58 */
name|u64
name|txmac_stats_tx_xgmii_column1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXC_LANE0
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXD_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXC_LANE1
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXD_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXC_LANE2
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXD_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXC_LANE3
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN1_TXD_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x05a60 */
name|u64
name|txmac_stats_tx_xgmii_column2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXC_LANE0
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXD_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXC_LANE1
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXD_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXC_LANE2
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXD_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXC_LANE3
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_COLUMN2_TXD_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
comment|/* 0x05a68 */
name|u64
name|txmac_stats_tx_xgmii_behav_column2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_BEHAV_COLUMN2_NEAR_COL1
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TXMAC_STATS_TX_XGMII_BEHAV_COLUMN2_NUM_COL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 16)
name|u8
name|unused05b00
index|[
literal|0x05b00
operator|-
literal|0x05a70
index|]
decl_stmt|;
comment|/* 0x05b00 */
name|u64
name|sharedio_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SHAREDIO_STATUS_PCI_NEGOTIATED_ACTIVE_VPLANE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 17)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_STATUS_PCI_NEGOTIATED_VPLANE_COUNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 8)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_STATUS_PCI_NEGOTIATED_SHC
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_STATUS_PCI_SHARED_IO_MODE
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_STATUS_PCI_RX_ILLEGAL_TLP_VPLANE_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 8)
comment|/* 0x05b08 */
name|u64
name|crdt_status1_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS1_VPLANE_PCI_ABS_PD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS1_VPLANE_PCI_ABS_NPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS1_VPLANE_PCI_ABS_CPLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS1_VPLANE_PCI_ABS_PD_INFINITE
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS1_VPLANE_PCI_ABS_NPD_INFINITE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS1_VPLANE_PCI_ABS_CPLD_INFINITE
value|mBIT(59)
comment|/* 0x05b90 */
name|u64
name|crdt_status2_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS2_VPLANE_PCI_ABS_PH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS2_VPLANE_PCI_ABS_NPH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS2_VPLANE_PCI_ABS_CPLH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS2_VPLANE_PCI_ABS_PH_INFINITE
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS2_VPLANE_PCI_ABS_NPH_INFINITE
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS2_VPLANE_PCI_ABS_CPLH_INFINITE
value|mBIT(39)
comment|/* 0x05c18 */
name|u64
name|crdt_status3_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS3_VPLANE_PCI_AVAIL_ABS_BUF_PD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS3_VPLANE_PCI_AVAIL_ABS_BUF_NPD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS3_VPLANE_PCI_AVAIL_ABS_BUF_CPLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 12)
comment|/* 0x05ca0 */
name|u64
name|crdt_status4_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS4_VPLANE_PCI_AVAIL_ABS_BUF_PH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS4_VPLANE_PCI_AVAIL_ABS_BUF_NPH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS4_VPLANE_PCI_AVAIL_ABS_BUF_CPLH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
comment|/* 0x05d28 */
name|u64
name|crdt_status5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS5_PCI_DEPL_PH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS5_PCI_DEPL_NPH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 17)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS5_PCI_DEPL_CPLH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 17)
comment|/* 0x05d30 */
name|u64
name|crdt_status6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS6_PCI_DEPL_PD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS6_PCI_DEPL_NPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 17)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS6_PCI_DEPL_CPLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 17)
comment|/* 0x05d38 */
name|u64
name|crdt_status7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS7_PCI_ABS_PD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS7_PCI_ABS_NPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS7_PCI_ABS_CPLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 12)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS7_PCI_ABS_PD_INFINITE
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS7_PCI_ABS_NPD_INFINITE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS7_PCI_ABS_CPLD_INFINITE
value|mBIT(59)
comment|/* 0x05d40 */
name|u64
name|crdt_status8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS8_PCI_ABS_PH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS8_PCI_ABS_NPH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS8_PCI_ABS_CPLH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS8_PCI_ABS_PH_INFINITE
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS8_PCI_ABS_NPH_INFINITE
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_CRDT_STATUS8_PCI_ABS_CPLH_INFINITE
value|mBIT(39)
comment|/* 0x05d48 */
name|u64
name|srpcim_to_mrpcim_vplane_rmsg
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SRPCIM_TO_MRPCIM_VPLANE_RMSG_RMSG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
name|u8
name|unused06000
index|[
literal|0x06000
operator|-
literal|0x05dd0
index|]
decl_stmt|;
comment|/* 0x06000 */
name|u64
name|pcie_lane_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_0_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_1_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_2_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_3_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_4_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_5_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_6_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_RX_7_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_0_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_1_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_2_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_3_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_4_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_5_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_6_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG1_TX_7_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x06008 */
name|u64
name|pcie_lane_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCIE_LANE_CFG2_STROBE
value|mBIT(0)
comment|/* 0x06010 */
name|u64
name|pcicfg_no_to_func_cfg
index|[
literal|25
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCICFG_NO_TO_FUNC_CFG_PCICFG_NO_TO_FUNC_CFG
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 3, 5)
comment|/* 0x060d8 */
name|u64
name|resource_to_vplane_cfg
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RESOURCE_TO_VPLANE_CFG_RESOURCE_TO_VPLANE_CFG
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 3, 5)
comment|/* 0x06160 */
name|u64
name|pcicfg_no_to_vplane_cfg
index|[
literal|25
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCICFG_NO_TO_VPLANE_CFG_PCICFG_NO_TO_VPLANE_CFG
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 3, 5)
comment|/* 0x06228 */
name|u64
name|general_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_ENABLE_FLR_ON_MRIOV_DIS
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_ENABLE_FLR_ON_SRIOV_DIS
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_MULTI_FUNC_8_MODE
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_EN_RST_CPLTO_IN_LUT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_RST_CPLTO_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_SHARED_IO_MODE
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_INIT_OSD_COUNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_INIT_SHC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 8)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_INITOSD_VERSION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_SNOOP_CPLH_CRDT_ON_BUS
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_FC_UPDT_FREQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_RX_MEM_ECC_ENABLE_N
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_TX_MEM_ECC_ENABLE_N
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_MRIOV_CFG_EN
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_HIDE_VPD_CAPABILITY
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_FORCE_RDS_TO_USE_PF_REQID
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_POISON_ADVISORY
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_CPL_TIMEOUT_ADVISORY
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_UNEXP_CPL_ADVISORY
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_UR_ADVISORY
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_CA_ADVISORY
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_WAIT_FOR_CPLH_CRDT_ON_BUS
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_EN_SEND_ERR_MSG_FOR_SERR
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_SEND_NF_MSG_FOR_SERR
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_GENERAL_CFG_VF_MUST_USE_CFG_TYPE0
value|mBIT(63)
comment|/* 0x06230 */
name|u64
name|start_bist
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_START_BIST_START_BIST
value|mBIT(0)
comment|/* 0x06238 */
name|u64
name|bist_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_BIST_CFG_IGNORE_MEM_RDY
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_BIST_CFG_ENABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_BIST_CFG_JTAG_BIST_COMPLETION_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
comment|/* 0x06240 */
name|u64
name|pci_link_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCI_LINK_CONTROL_APP_REQ_RETRY_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PCI_LINK_CONTROL_APP_LTSSM_EN
value|mBIT(7)
comment|/* 0x06248 */
name|u64
name|show_sriov_cap
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SHOW_SRIOV_CAP_SHOW_SRIOV_CAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 9)
comment|/* 0x06250 */
name|u64
name|link_rst_wait_cnt
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_LINK_RST_WAIT_CNT_LINK_RST_WAIT_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
comment|/* 0x06258 */
name|u64
name|pcie_based_crdt_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCIE_BASED_CRDT_CFG1_INIT_PD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 12)
define|#
directive|define
name|VXGE_HAL_PCIE_BASED_CRDT_CFG1_INIT_NPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 12)
define|#
directive|define
name|VXGE_HAL_PCIE_BASED_CRDT_CFG1_INIT_CPLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 12)
comment|/* 0x06260 */
name|u64
name|pcie_based_crdt_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCIE_BASED_CRDT_CFG2_INIT_PH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_PCIE_BASED_CRDT_CFG2_INIT_NPH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_PCIE_BASED_CRDT_CFG2_INIT_CPLH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
comment|/* 0x06268 */
name|u64
name|sharedio_abs_based_crdt_cfg1_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG1_VPLANE_ABS_PD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 12)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG1_VPLANE_ABS_NPD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 12)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG1_VPLANE_ABS_CPLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 12)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG1_VPLANE_ABS_PD_INFINITE
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG1_VPLANE_ABS_NPD_INFINITE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG1_VPLANE_ABS_CPLD_INFINITE
value|mBIT(59)
comment|/* 0x062f0 */
name|u64
name|sharedio_abs_based_crdt_cfg2_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG2_VPLANE_ABS_PH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG2_VPLANE_ABS_NPH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG2_VPLANE_ABS_CPLH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG2_VPLANE_ABS_PH_INFINITE
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG2_VPLANE_ABS_NPH_INFINITE
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_SHAREDIO_ABS_BASED_CRDT_CFG2_VPLANE_ABS_CPLH_INFINITE
value|mBIT(39)
comment|/* 0x06378 */
name|u64
name|arbiter_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CPL_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_MRD_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_MWR_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CHK_PRIORITY_MATCH_ONLY
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CALSTATE0_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CALSTATE1_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CALSTATE2_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CALSTATE3_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CALSTATE4_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 34, 2)
define|#
directive|define
name|VXGE_HAL_ARBITER_CFG_CALSTATE5_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
comment|/* 0x06380 */
name|u64
name|serdes_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SERDES_CFG1_TX_CLOCK_ALIGN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG1_TX_CALC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG1_TX_LVL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG1_LOS_LVL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
comment|/* 0x06388 */
name|u64
name|serdes_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_0_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_1_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_2_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_3_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_4_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_5_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_6_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_7_BOOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_0_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_1_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_2_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_3_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_4_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_5_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_6_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG2_TX_7_ATTEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x06390 */
name|u64
name|serdes_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_0_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_1_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_2_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_3_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_4_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_5_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_6_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_TX_7_EDGERATE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_0_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_1_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_2_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_3_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_4_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_5_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_6_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 3)
define|#
directive|define
name|VXGE_HAL_SERDES_CFG3_RX_7_EQ_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 61, 3)
comment|/* 0x06398 */
name|u64
name|vhlabel_to_vplane_cfg
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_VHLABEL_TO_VPLANE_CFG_VHLABEL_TO_VPLANE_CFG
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 3, 5)
comment|/* 0x06420 */
name|u64
name|mrpcim_to_srpcim_vplane_wmsg
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_TO_SRPCIM_VPLANE_WMSG_WMSG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x064a8 */
name|u64
name|mrpcim_to_srpcim_vplane_wmsg_trig
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_TO_SRPCIM_VPLANE_WMSG_TRIG_TRIG
value|mBIT(0)
comment|/* 0x06530 */
name|u64
name|debug_stats0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS0_RSTDROP_MSG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS0_RSTDROP_CPL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x06538 */
name|u64
name|debug_stats1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS1_RSTDROP_CLIENT0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS1_RSTDROP_CLIENT1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x06540 */
name|u64
name|debug_stats2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS2_RSTDROP_CLIENT2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x06548 */
name|u64
name|debug_stats3_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS3_VPLANE_DEPL_PH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS3_VPLANE_DEPL_NPH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS3_VPLANE_DEPL_CPLH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
comment|/* 0x065d0 */
name|u64
name|debug_stats4_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS4_VPLANE_DEPL_PD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS4_VPLANE_DEPL_NPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS4_VPLANE_DEPL_CPLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
name|u8
name|unused06b00
index|[
literal|0x06b00
operator|-
literal|0x06658
index|]
decl_stmt|;
comment|/* 0x06b00 */
name|u64
name|rc_rxdmem_end_ofst
index|[
literal|16
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RC_RXDMEM_END_OFST_RC_RXDMEM_END_OFST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 8)
name|u8
name|unused07000
index|[
literal|0x07000
operator|-
literal|0x06b80
index|]
decl_stmt|;
comment|/* 0x07000 */
name|u64
name|mrpcim_general_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_PIC_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_PCI_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_RTDMA_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_WRDMA_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_G3CMCT_INT
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_GCMG1_INT
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_GCMG2_INT
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_GCMG3_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_G3CMIFL_INT
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_G3CMIFU_INT
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_PCMG1_INT
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_PCMG2_INT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_PCMG3_INT
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_XMAC_INT
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_RXMAC_INT
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_TMAC_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_G3FBIF_INT
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_FBMC_INT
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_G3FBCT_INT
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_TPA_INT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_DRBELL_INT
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_ONE_INT
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_STATUS_MSG_INT
value|mBIT(22)
comment|/* 0x07008 */
name|u64
name|mrpcim_general_int_mask
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_PIC_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_PCI_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_RTDMA_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_WRDMA_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_G3CMCT_INT
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_GCMG1_INT
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_GCMG2_INT
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_GCMG3_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_G3CMIFL_INT
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_G3CMIFU_INT
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_PCMG1_INT
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_PCMG2_INT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_PCMG3_INT
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_XMAC_INT
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_RXMAC_INT
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_TMAC_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_G3FBIF_INT
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_FBMC_INT
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_G3FBCT_INT
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_TPA_INT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_DRBELL_INT
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_ONE_INT
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_INT_MASK_MSG_INT
value|mBIT(22)
comment|/* 0x07010 */
name|u64
name|mrpcim_ppif_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_INI_ERRORS_INI_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_DMA_ERRORS_DMA_INT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_TGT_ERRORS_TGT_INT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CONFIG_ERRORS_CONFIG_INT
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_CRDT_INT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_MRPCIM_GENERAL_ERRORS_GENERAL_INT
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_PLL_ERRORS_PLL_INT
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE0_CRD_INT_VPLANE0_INT
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE1_CRD_INT_VPLANE1_INT
define|\
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE2_CRD_INT_VPLANE2_INT
define|\
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE3_CRD_INT_VPLANE3_INT
define|\
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE4_CRD_INT_VPLANE4_INT
define|\
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE5_CRD_INT_VPLANE5_INT
define|\
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE6_CRD_INT_VPLANE6_INT
define|\
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE7_CRD_INT_VPLANE7_INT
define|\
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE8_CRD_INT_VPLANE8_INT
define|\
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE9_CRD_INT_VPLANE9_INT
define|\
value|mBIT(40)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE10_CRD_INT_VPLANE10_INT
define|\
value|mBIT(41)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE11_CRD_INT_VPLANE11_INT
define|\
value|mBIT(42)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE12_CRD_INT_VPLANE12_INT
define|\
value|mBIT(43)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE13_CRD_INT_VPLANE13_INT
define|\
value|mBIT(44)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE14_CRD_INT_VPLANE14_INT
define|\
value|mBIT(45)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE15_CRD_INT_VPLANE15_INT
define|\
value|mBIT(46)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_CRDT_ERRORS_VPLANE16_CRD_INT_VPLANE16_INT
define|\
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_SRPCIM_TO_MRPCIM_ALARM_INT
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PPIF_INT_STATUS_VPATH_TO_MRPCIM_ALARM_INT
value|mBIT(55)
comment|/* 0x07018 */
name|u64
name|mrpcim_ppif_int_mask
decl_stmt|;
name|u8
name|unused07028
index|[
literal|0x07028
operator|-
literal|0x07020
index|]
decl_stmt|;
comment|/* 0x07028 */
name|u64
name|ini_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_SCPL_CPL_TIMEOUT_UNUSED_TAG
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_SCPL_CPL_TIMEOUT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_DCPL_FSM_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_DCPL_POISON
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_DCPL_UNSUPPORTED
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_DCPL_ABORT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_TLP_ABORT
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_DLLP_ABORT
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_ECRC_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_BUF_DB_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_BUF_SG_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_DATA_OVERFLOW
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_HDR_OVERFLOW
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_MRD_SYS_DROP
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_MWR_SYS_DROP
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_MRD_CLIENT_DROP
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_INI_ERRORS_REG_INI_MWR_CLIENT_DROP
value|mBIT(63)
comment|/* 0x07030 */
name|u64
name|ini_errors_mask
decl_stmt|;
comment|/* 0x07038 */
name|u64
name|ini_errors_alarm
decl_stmt|;
comment|/* 0x07040 */
name|u64
name|dma_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_RDARB_FSM_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_WRARB_FSM_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_WRDMA_WR_HDR_OVERFLOW
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_WRDMA_WR_HDR_UNDERFLOW
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_WRDMA_WR_DATA_OVERFLOW
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_WRDMA_WR_DATA_UNDERFLOW
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_MSG_WR_HDR_OVERFLOW
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_MSG_WR_HDR_UNDERFLOW
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_MSG_WR_DATA_OVERFLOW
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_MSG_WR_DATA_UNDERFLOW
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_STATS_WR_HDR_OVERFLOW
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_STATS_WR_HDR_UNDERFLOW
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_STATS_WR_DATA_OVERFLOW
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_STATS_WR_DATA_UNDERFLOW
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_RTDMA_WR_HDR_OVERFLOW
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_RTDMA_WR_HDR_UNDERFLOW
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_RTDMA_WR_DATA_OVERFLOW
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_RTDMA_WR_DATA_UNDERFLOW
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_WRDMA_RD_HDR_OVERFLOW
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_WRDMA_RD_HDR_UNDERFLOW
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_RTDMA_RD_HDR_OVERFLOW
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DMA_RTDMA_RD_HDR_UNDERFLOW
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DBLGEN_FSM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DBLGEN_CREDIT_FSM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_DMA_ERRORS_REG_DBLGEN_DMA_WRR_SM_ERR
value|mBIT(34)
comment|/* 0x07048 */
name|u64
name|dma_errors_mask
decl_stmt|;
comment|/* 0x07050 */
name|u64
name|dma_errors_alarm
decl_stmt|;
comment|/* 0x07058 */
name|u64
name|tgt_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_VENDOR_MSG
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_MSG_UNLOCK
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_ILLEGAL_TLP_BE
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_BOOT_WRITE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_PIF_WR_CROSS_QWRANGE
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_PIF_READ_CROSS_QWRANGE
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_KDFC_READ
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_USDC_READ
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_USDC_WR_CROSS_QWRANGE
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_MSIX_BEYOND_RANGE
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_WR_TO_KDFC_POISON
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_WR_TO_USDC_POISON
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_WR_TO_PIF_POISON
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_WR_TO_MSIX_POISON
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_WR_TO_MRIOV_POISON
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_NOT_MEM_TLP
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_UNKNOWN_MEM_TLP
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_REQ_FSM_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_CPL_FSM_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_KDFC_PROT_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_SWIF_PROT_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_TGT_ERRORS_REG_TGT_MRIOV_MEM_MAP_CFG_ERR
value|mBIT(21)
comment|/* 0x07060 */
name|u64
name|tgt_errors_mask
decl_stmt|;
comment|/* 0x07068 */
name|u64
name|tgt_errors_alarm
decl_stmt|;
comment|/* 0x07070 */
name|u64
name|config_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_ILLEGAL_STOP_COND
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_ILLEGAL_START_COND
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_EXP_RD_CNT
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_EXTRA_CYCLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_MAIN_FSM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_REQ_COLLISION
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_I2C_REG_FSM_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_CFGM_I2C_TIMEOUT
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_RIC_I2C_TIMEOUT
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_CFGM_FSM_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_RIC_FSM_ERR
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_PIFM_ILLEGAL_ACCESS
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_PIFM_TIMEOUT
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_PIFM_FSM_ERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_PIFM_TO_FSM_ERR
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_CONFIG_ERRORS_REG_RIC_RIC_RD_TIMEOUT
value|mBIT(63)
comment|/* 0x07078 */
name|u64
name|config_errors_mask
decl_stmt|;
comment|/* 0x07080 */
name|u64
name|config_errors_alarm
decl_stmt|;
name|u8
name|unused07090
index|[
literal|0x07090
operator|-
literal|0x07088
index|]
decl_stmt|;
comment|/* 0x07090 */
name|u64
name|crdt_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_WRCRDTARB_FSM_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_WRCRDTARB_INTCTL_ILLEGAL_CRD_DEAL
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_WRCRDTARB_PDA_ILLEGAL_CRD_DEAL
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_WRCRDTARB_PCI_MSG_ILLEGAL_CRD_DEAL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_RDCRDTARB_FSM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_RDCRDTARB_RDA_ILLEGAL_CRD_DEAL
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_RDCRDTARB_PDA_ILLEGAL_CRD_DEAL
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_REG_RDCRDTARB_DBLGEN_ILLEGAL_CRD_DEAL
value|mBIT(47)
comment|/* 0x07098 */
name|u64
name|crdt_errors_mask
decl_stmt|;
comment|/* 0x070a0 */
name|u64
name|crdt_errors_alarm
decl_stmt|;
name|u8
name|unused070b0
index|[
literal|0x070b0
operator|-
literal|0x070a8
index|]
decl_stmt|;
comment|/* 0x070b0 */
name|u64
name|mrpcim_general_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_STATSB_FSM_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_XGEN_FSM_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_XMEM_FSM_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_KDFCCTL_FSM_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_MRIOVCTL_FSM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_SPI_FLSH_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_SPI_IIC_ACK_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_SPI_IIC_CHKSUM_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_INI_SERR_DET
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_INTCTL_MSIX_FSM_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_INTCTL_MSI_OVERFLOW
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_PPIF_PCI_NOT_FLUSH_SW_RESET
define|\
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_ERRORS_REG_PPIF_SW_RESET_FSM_ERR
value|mBIT(51)
comment|/* 0x070b8 */
name|u64
name|mrpcim_general_errors_mask
decl_stmt|;
comment|/* 0x070c0 */
name|u64
name|mrpcim_general_errors_alarm
decl_stmt|;
name|u8
name|unused070d0
index|[
literal|0x070d0
operator|-
literal|0x070c8
index|]
decl_stmt|;
comment|/* 0x070d0 */
name|u64
name|pll_errors_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PLL_ERRORS_REG_CORE_CMG_PLL_OOL
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PLL_ERRORS_REG_CORE_FB_PLL_OOL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PLL_ERRORS_REG_CORE_X_PLL_OOL
value|mBIT(11)
comment|/* 0x070d8 */
name|u64
name|pll_errors_mask
decl_stmt|;
comment|/* 0x070e0 */
name|u64
name|pll_errors_alarm
decl_stmt|;
comment|/* 0x070e8 */
name|u64
name|srpcim_to_mrpcim_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SRPCIM_TO_MRPCIM_ALARM_REG_ALARM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
comment|/* 0x070f0 */
name|u64
name|srpcim_to_mrpcim_alarm_mask
decl_stmt|;
comment|/* 0x070f8 */
name|u64
name|srpcim_to_mrpcim_alarm_alarm
decl_stmt|;
comment|/* 0x07100 */
name|u64
name|vpath_to_mrpcim_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_VPATH_TO_MRPCIM_ALARM_REG_ALARM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
comment|/* 0x07108 */
name|u64
name|vpath_to_mrpcim_alarm_mask
decl_stmt|;
comment|/* 0x07110 */
name|u64
name|vpath_to_mrpcim_alarm_alarm
decl_stmt|;
name|u8
name|unused07128
index|[
literal|0x07128
operator|-
literal|0x07118
index|]
decl_stmt|;
comment|/* 0x07128 */
name|u64
name|crdt_errors_vplane_reg
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_WRCRDTARB_P_H_CONSUME_CRDT_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_WRCRDTARB_P_D_CONSUME_CRDT_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_WRCRDTARB_P_H_RETURN_CRDT_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_WRCRDTARB_P_D_RETURN_CRDT_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_RDCRDTARB_NP_H_CONSUME_CRDT_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_RDCRDTARB_NP_H_RETURN_CRDT_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_RDCRDTARB_TAG_CONSUME_TAG_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_CRDT_ERRORS_VPLANE_REG_RDCRDTARB_TAG_RETURN_TAG_ERR
value|mBIT(31)
comment|/* 0x07130 */
name|u64
name|crdt_errors_vplane_mask
index|[
literal|17
index|]
decl_stmt|;
comment|/* 0x07138 */
name|u64
name|crdt_errors_vplane_alarm
index|[
literal|17
index|]
decl_stmt|;
name|u8
name|unused072f0
index|[
literal|0x072f0
operator|-
literal|0x072c0
index|]
decl_stmt|;
comment|/* 0x072f0 */
name|u64
name|mrpcim_rst_in_prog
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_RST_IN_PROG_MRPCIM_RST_IN_PROG
value|mBIT(7)
comment|/* 0x072f8 */
name|u64
name|mrpcim_reg_modified
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_REG_MODIFIED_MRPCIM_REG_MODIFIED
value|mBIT(7)
comment|/* 0x07300 */
name|u64
name|split_table_status1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SPLIT_TABLE_STATUS1_SCPL_TAG_ENTRY1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x07308 */
name|u64
name|split_table_status2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SPLIT_TABLE_STATUS2_SCPL_TAG_ENTRY2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x07310 */
name|u64
name|split_table_status3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SPLIT_TABLE_STATUS3_SCPL_TAG_ENTRY3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x07318 */
name|u64
name|mrpcim_general_status1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS1_INI_RCPL_ERRSYND
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS1_XGMAC_MISC_INT_ALARM
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS1_SCPL_NUM_OUTSTANDING_RDS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS1_TGT_VENDOR_MSG_PAYLOAD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07320 */
name|u64
name|mrpcim_general_status2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS2_CFGM_TIMEOUT_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 10)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS2_RIC_TIMEOUT_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 10)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS2_PIFM_ILLEGAL_CLIENT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 34, 2)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS2_PIFM_ILLEGAL_RD_WRN
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS2_PIFM_ILLEGAL_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 20)
comment|/* 0x07328 */
name|u64
name|mrpcim_general_status3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_PIFM_TIMEOUT_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 20)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_TGT_NOT_MEM_TLP_FMT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 21, 2)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_TGT_NOT_MEM_TLP_TYPE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 23, 5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_TGT_UNKNOWN_MEM_TLP_FMT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 29, 2)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_TGT_UNKNOWN_MEM_TLP_TYPE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 31, 5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE0
define|\
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE1
define|\
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE2
define|\
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE3
define|\
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE4
define|\
value|mBIT(44)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE5
define|\
value|mBIT(45)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE6
define|\
value|mBIT(46)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE7
define|\
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE8
define|\
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE9
define|\
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE10
define|\
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE11
define|\
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE12
define|\
value|mBIT(52)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE13
define|\
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE14
define|\
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE15
define|\
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_TAGS_FOR_VPLANE16
define|\
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_TAGS_DEPLETED
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_RDA_TAGS
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_PDA_TAGS
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_STATUS3_RDCRDTARB_REACHED_MAX_DBLGEN_TAGS
define|\
value|mBIT(63)
name|u8
name|unused07338
index|[
literal|0x07338
operator|-
literal|0x07330
index|]
decl_stmt|;
comment|/* 0x07338 */
name|u64
name|test_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_TX_WR_EP_DONE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_TX_RD_EP_DONE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_TX_CPL_EP_DONE
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_TX_ECRCERR_DONE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_TX_LCRCERR_DONE
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_RX_ECRCERR_DONE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TEST_STATUS_PERR_INS_RX_LCRCERR_DONE
value|mBIT(27)
name|u8
name|unused07348
index|[
literal|0x07348
operator|-
literal|0x07340
index|]
decl_stmt|;
comment|/* 0x07348 */
name|u64
name|kdfcctl_dbg_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFCCTL_DBG_STATUS_KDFCCTL_ADDR_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 22)
define|#
directive|define
name|VXGE_HAL_KDFCCTL_DBG_STATUS_KDFCCTL_FIFO_NO_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 6)
comment|/* 0x07350 */
name|u64
name|msix_addr
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSIX_ADDR_MSIX_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x07358 */
name|u64
name|msix_table
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSIX_TABLE_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_MSIX_TABLE_MASK
value|mBIT(63)
comment|/* 0x07360 */
name|u64
name|msix_ctl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSIX_CTL_VECTOR_NO
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_MSIX_CTL_WRITE_OR_READ
value|mBIT(15)
comment|/* 0x07368 */
name|u64
name|msix_access_table
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MSIX_ACCESS_TABLE_MSIX_ACCESS_TABLE
value|mBIT(0)
name|u8
name|unused07378
index|[
literal|0x07378
operator|-
literal|0x07370
index|]
decl_stmt|;
comment|/* 0x07378 */
name|u64
name|write_arb_pending
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRITE_ARB_PENDING_WRARB_WRDMA
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_WRITE_ARB_PENDING_WRARB_RTDMA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_WRITE_ARB_PENDING_WRARB_MSG
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_WRITE_ARB_PENDING_WRARB_STATSB
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_WRITE_ARB_PENDING_WRARB_INTCTL
value|mBIT(19)
comment|/* 0x07380 */
name|u64
name|read_arb_pending
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_READ_ARB_PENDING_RDARB_WRDMA
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_READ_ARB_PENDING_RDARB_RTDMA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_READ_ARB_PENDING_RDARB_DBLGEN
value|mBIT(11)
comment|/* 0x07388 */
name|u64
name|dmaif_dmadbl_pending
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DMAIF_WRDMA_WR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DMAIF_WRDMA_RD
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DMAIF_RTDMA_WR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DMAIF_RTDMA_RD
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DMAIF_MSG_WR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DMAIF_STATS_WR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_DMAIF_DMADBL_PENDING_DBLGEN_IN_PROG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 51)
comment|/* 0x07390 */
name|u64
name|wrcrdtarb_status0_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_STATUS0_VPLANE_WRCRDTARB_ABS_AVAIL_P_H
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
comment|/* 0x07418 */
name|u64
name|wrcrdtarb_status1_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_STATUS1_VPLANE_WRCRDTARB_ABS_AVAIL_P_D
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 12)
name|u8
name|unused07500
index|[
literal|0x07500
operator|-
literal|0x074a0
index|]
decl_stmt|;
comment|/* 0x07500 */
name|u64
name|mrpcim_general_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG1_CLEAR_SERR
value|mBIT(7)
comment|/* 0x07508 */
name|u64
name|mrpcim_general_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_INS_TX_WR_TD
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_INS_TX_RD_TD
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_INS_TX_CPL_TD
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_INI_TIMEOUT_EN_MWR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_INI_TIMEOUT_EN_MRD
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_IGNORE_VPATH_RST_FOR_MSIX
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_FLASH_READ_MSB
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_DIS_HOST_PIPELINE_WR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_MRPCIM_STATS_ENABLE
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_MRPCIM_STATS_MAP_TO_VPATH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 47, 5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_EN_BLOCK_MSIX_DUE_TO_SERR
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_FORCE_SENDING_INTA
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG2_DIS_SWIF_PROT_ON_RDS
value|mBIT(63)
comment|/* 0x07510 */
name|u64
name|mrpcim_general_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_PROTECTION_CA_OR_UNSUPN
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_ILLEGAL_RD_CA_OR_UNSUPN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_RD_BYTE_SWAPEN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_RD_BIT_FLIPEN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_WR_BYTE_SWAPEN
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_WR_BIT_FLIPEN
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_MR_MAX_MVFS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 16)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_MR_MVF_TBL_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 16)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_PF0_SW_RESET_EN
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_REG_MODIFIED_CFG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 2)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_CPL_ECC_ENABLE_N
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_MRPCIM_GENERAL_CFG3_BYPASS_DAISY_CHAIN
value|mBIT(63)
comment|/* 0x07518 */
name|u64
name|mrpcim_stats_start_host_addr
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_STATS_START_HOST_ADDR_MRPCIM_STATS_START_HOST_ADDR
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 57)
comment|/* 0x07520 */
name|u64
name|asic_mode
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ASIC_MODE_PIC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
comment|/* 0x07528 */
name|u64
name|dis_fw_pipeline_wr
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DIS_FW_PIPELINE_WR_DIS_FW_PIPELINE_WR
value|mBIT(0)
comment|/* 0x07530 */
name|u64
name|ini_timeout_val
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_INI_TIMEOUT_VAL_MWR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_INI_TIMEOUT_VAL_MRD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07538 */
name|u64
name|pic_arbiter_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PIC_ARBITER_CFG_DMA_READ_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PIC_ARBITER_CFG_DMA_WRITE_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PIC_ARBITER_CFG_DBLGEN_WRR_EN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PIC_ARBITER_CFG_WRCRDTARB_EN
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PIC_ARBITER_CFG_RDCRDTARB_EN
value|mBIT(19)
comment|/* 0x07540 */
name|u64
name|read_arbiter
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_WRDMA_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_RTDMA_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_DBLGEN_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CALSTATE0_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CALSTATE1_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CALSTATE2_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CALSTATE3_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CALSTATE4_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CALSTATE5_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 34, 2)
define|#
directive|define
name|VXGE_HAL_READ_ARBITER_CHECK_PRIORITY_MATCH_ONLY
value|mBIT(39)
comment|/* 0x07548 */
name|u64
name|write_arbiter
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_WRDMA_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_RTDMA_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_STATS_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_MSG_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE0_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE1_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE2_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE3_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE4_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 34, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE5_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE6_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE7_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE8_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 50, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CALSTATE9_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 2)
define|#
directive|define
name|VXGE_HAL_WRITE_ARBITER_CHECK_PRIORITY_MATCH_ONLY
value|mBIT(55)
comment|/* 0x07550 */
name|u64
name|adapter_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ADAPTER_CONTROL_ADAPTER_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ADAPTER_CONTROL_DISABLE_RIC
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_ADAPTER_CONTROL_ECC_ENABLE_N
value|mBIT(55)
comment|/* 0x07558 */
name|u64
name|program_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PROGRAM_CFG0_I2C_SLAVE_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_PROGRAM_CFG0_CFGM_TIMEOUT_EN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_PROGRAM_CFG0_PIFM_TIMEOUT_EN
value|mBIT(15)
comment|/* 0x07560 */
name|u64
name|program_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PROGRAM_CFG1_CFGM_TIMEOUT_LOAD_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_PROGRAM_CFG1_PIFM_TIMEOUT_LOAD_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07568 */
name|u64
name|dblgen_wrr_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_0_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_1_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_2_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_3_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_4_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_5_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_6_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG1_CTRL_SS_7_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07570 */
name|u64
name|dblgen_wrr_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_8_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_9_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_10_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_11_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_12_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_13_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_14_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG2_CTRL_SS_15_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07578 */
name|u64
name|dblgen_wrr_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_16_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_17_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_18_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_19_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_20_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_21_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_22_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG3_CTRL_SS_23_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07580 */
name|u64
name|dblgen_wrr_cfg4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_24_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_25_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_26_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_27_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_28_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_29_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_30_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG4_CTRL_SS_31_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07588 */
name|u64
name|dblgen_wrr_cfg5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_32_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_33_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_34_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_35_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_36_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_37_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_38_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG5_CTRL_SS_39_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07590 */
name|u64
name|dblgen_wrr_cfg6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_40_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_41_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_42_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_43_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_44_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_45_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_46_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG6_CTRL_SS_47_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07598 */
name|u64
name|dblgen_wrr_cfg7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_48_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_49_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_50_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_51_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_52_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_53_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_54_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG7_CTRL_SS_55_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075a0 */
name|u64
name|dblgen_wrr_cfg8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_56_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_57_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_58_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_59_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_60_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_61_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_62_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG8_CTRL_SS_63_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075a8 */
name|u64
name|dblgen_wrr_cfg9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_64_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_65_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_66_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_67_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_68_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_69_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_70_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG9_CTRL_SS_71_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075b0 */
name|u64
name|dblgen_wrr_cfg10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_72_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_73_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_74_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_75_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_76_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_77_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_78_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG10_CTRL_SS_79_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075b8 */
name|u64
name|dblgen_wrr_cfg11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_80_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_81_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_82_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_83_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_84_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_85_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_86_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG11_CTRL_SS_87_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075c0 */
name|u64
name|dblgen_wrr_cfg12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_88_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_89_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_90_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_91_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_92_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_93_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_94_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG12_CTRL_SS_95_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075c8 */
name|u64
name|dblgen_wrr_cfg13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_96_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_97_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_98_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_99_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_100_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_101_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_102_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG13_CTRL_SS_103_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075d0 */
name|u64
name|dblgen_wrr_cfg14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_104_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_105_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_106_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_107_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_108_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_109_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_110_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG14_CTRL_SS_111_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075d8 */
name|u64
name|dblgen_wrr_cfg15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_112_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_113_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_114_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_115_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_116_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_117_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_118_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG15_CTRL_SS_119_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075e0 */
name|u64
name|dblgen_wrr_cfg16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_120_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_121_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_122_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_123_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_124_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_125_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_126_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG16_CTRL_SS_127_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075e8 */
name|u64
name|dblgen_wrr_cfg17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_128_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_129_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_130_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_131_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_132_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_133_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_134_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG17_CTRL_SS_135_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075f0 */
name|u64
name|dblgen_wrr_cfg18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_136_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_137_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_138_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_139_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_140_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_141_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_142_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG18_CTRL_SS_143_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x075f8 */
name|u64
name|dblgen_wrr_cfg19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_144_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_145_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_146_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_147_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_148_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_149_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_150_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG19_CTRL_SS_151_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x07600 */
name|u64
name|dblgen_wrr_cfg20
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DBLGEN_WRR_CFG20_CTRL_SS_152_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x07608 */
name|u64
name|debug_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DEBUG_CFG1_TAG_TO_OBSERVE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_DEBUG_CFG1_DIS_REL_OF_TAG_DUE_TO_ERR
value|mBIT(11)
name|u8
name|unused07900
index|[
literal|0x07900
operator|-
literal|0x07610
index|]
decl_stmt|;
comment|/* 0x07900 */
name|u64
name|test_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_TX_WR_EP
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_TX_RD_EP
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_TX_CPL_EP
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_TX_ECRCERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_TX_LCRCERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_RX_ECRCERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_TEST_CFG1_PERR_INS_RX_LCRCERR
value|mBIT(43)
comment|/* 0x07908 */
name|u64
name|test_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_CFG2_PERR_TIMEOUT_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x07910 */
name|u64
name|test_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_CFG3_PERR_TRIGGER_TIMER
value|mBIT(0)
comment|/* 0x07918 */
name|u64
name|wrcrdtarb_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG0_WAIT_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 4)
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG0_STATS_PRTY_TIMEOUT_EN
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG0_STATS_DROP_TIMEOUT_EN
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG0_EN_XON
value|mBIT(63)
comment|/* 0x07920 */
name|u64
name|wrcrdtarb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG1_RST_CREDIT
value|mBIT(0)
comment|/* 0x07928 */
name|u64
name|wrcrdtarb_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG2_STATS_PRTY_TIMEOUT_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_WRCRDTARB_CFG2_STATS_DROP_TIMEOUT_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07930 */
name|u64
name|test_wrcrdtarb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG1_BLOCK_VPLANE_TIMEOUT1_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG1_BLOCK_VPLANE_TIMEOUT2_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07938 */
name|u64
name|test_wrcrdtarb_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG2_BLOCK_VPLANE_TIMEOUT3_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG2_BLOCK_VPLANE_TIMEOUT4_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07940 */
name|u64
name|test_wrcrdtarb_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG3_TIMEOUT1_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG3_TIMEOUT2_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG3_TIMEOUT3_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG3_TIMEOUT4_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
comment|/* 0x07948 */
name|u64
name|test_wrcrdtarb_cfg4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT1_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT2_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT3_EN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TEST_WRCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT4_EN
value|mBIT(15)
comment|/* 0x07950 */
name|u64
name|rdcrdtarb_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG0_RDA_MAX_OUTSTANDING_RDS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG0_PDA_MAX_OUTSTANDING_RDS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 26, 6)
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG0_DBLGEN_MAX_OUTSTANDING_RDS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 34, 6)
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG0_WAIT_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 4)
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG0_MAX_OUTSTANDING_RDS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 6)
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG0_EN_XON
value|mBIT(63)
comment|/* 0x07958 */
name|u64
name|rdcrdtarb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG1_RST_CREDIT
value|mBIT(0)
comment|/* 0x07960 */
name|u64
name|rdcrdtarb_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_CFG2_SOFTNAK_TIMER_VAL_DIV4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x07968 */
name|u64
name|test_rdcrdtarb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG1_BLOCK_VPLANE_TIMEOUT1_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG1_BLOCK_VPLANE_TIMEOUT2_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07970 */
name|u64
name|test_rdcrdtarb_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG2_BLOCK_VPLANE_TIMEOUT3_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG2_BLOCK_VPLANE_TIMEOUT4_VAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07978 */
name|u64
name|test_rdcrdtarb_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG3_TIMEOUT1_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG3_TIMEOUT2_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG3_TIMEOUT3_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG3_TIMEOUT4_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
comment|/* 0x07980 */
name|u64
name|test_rdcrdtarb_cfg4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT1_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT2_EN
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT3_EN
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_TEST_RDCRDTARB_CFG4_BLOCK_VPLANE_TIMEOUT4_EN
value|mBIT(15)
comment|/* 0x07988 */
name|u64
name|pic_debug_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PIC_DEBUG_CONTROL_DBG_ALL_CLKA_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_PIC_DEBUG_CONTROL_DBG_ALL_CLKB_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_PIC_DEBUG_CONTROL_DBG_ALL_DA_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_PIC_DEBUG_CONTROL_DBG_ALL_DB_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_PIC_DEBUG_CONTROL_DBGA_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_PIC_DEBUG_CONTROL_DBGB_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 4)
name|u8
name|unused079d8
index|[
literal|0x079d8
operator|-
literal|0x07990
index|]
decl_stmt|;
comment|/* 0x079d8 */
name|u64
name|spi_control_3_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SPI_CONTROL_3_REG_SECTOR_0_WR_EN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
comment|/* 0x079e0 */
name|u64
name|clock_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CLOCK_CFG0_ONE_LRO_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_CLOCK_CFG0_ONE_IWARP_EN
value|mBIT(7)
comment|/* 0x079e8 */
name|u64
name|stats_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STATS_BP_CTRL_WR_XON
value|mBIT(7)
comment|/* 0x079f0 */
name|u64
name|kdfcdma_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFCDMA_BP_CTRL_RD_XON
value|mBIT(3)
comment|/* 0x079f8 */
name|u64
name|intctl_bp_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_INTCTL_BP_CTRL_WR_XON
value|mBIT(3)
comment|/* 0x07a00 */
name|u64
name|vector_srpcim_alarm_map
index|[
literal|9
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_VECTOR_SRPCIM_ALARM_MAP_VECTOR_SRPCIM_ALARM_MAP
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
name|u8
name|unused07b10
index|[
literal|0x07b10
operator|-
literal|0x07a48
index|]
decl_stmt|;
comment|/* 0x07b10 */
name|u64
name|vplane_rdcrdtarb_cfg0
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_VPLANE_RDCRDTARB_CFG0_TAGS_THRESHOLD_XOFF
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_VPLANE_RDCRDTARB_CFG0_MAX_OUTSTANDING_RDS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 34, 6)
name|u8
name|unused07ba0
index|[
literal|0x07ba0
operator|-
literal|0x07b98
index|]
decl_stmt|;
comment|/* 0x07ba0 */
name|u64
name|mrpcim_spi_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_KEY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_SEL1
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_NACK
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_DONE
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_REQ
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_BYTE_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_CMD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_CONTROL_ADD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x07ba8 */
name|u64
name|mrpcim_spi_data
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_DATA_SPI_RWDATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 64)
comment|/* 0x07bb0 */
name|u64
name|mrpcim_spi_write_protect
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_WRITE_PROTECT_HWPE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_WRITE_PROTECT_SPI_16ADDR_EN
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_WRITE_PROTECT_SPI_2DEV_EN
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_MRPCIM_SPI_WRITE_PROTECT_SLOWCK
value|mBIT(63)
name|u8
name|unused07be0
index|[
literal|0x07be0
operator|-
literal|0x07bb8
index|]
decl_stmt|;
comment|/* 0x07be0 */
name|u64
name|chip_full_reset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_CHIP_FULL_RESET_CHIP_FULL_RESET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
comment|/* 0x07be8 */
name|u64
name|bf_sw_reset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_BF_SW_RESET_BF_SW_RESET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
comment|/* 0x07bf0 */
name|u64
name|sw_reset_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SW_RESET_STATUS_RESET_CMPLT
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_SW_RESET_STATUS_INIT_CMPLT
value|mBIT(15)
name|u8
name|unused07c28
index|[
literal|0x07c20
operator|-
literal|0x07bf8
index|]
decl_stmt|;
comment|/* 0x07c20 */
name|u64
name|sw_reset_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_SW_RESET_CFG1_TYPE
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_SW_RESET_CFG1_WAIT_TIME_FOR_FLUSH_PCI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 7, 25)
define|#
directive|define
name|VXGE_HAL_SW_RESET_CFG1_SOPR_ASSERT_TIME
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 4)
define|#
directive|define
name|VXGE_HAL_SW_RESET_CFG1_WAIT_TIME_AFTER_RESET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 25)
comment|/* 0x07c28 */
name|u64
name|ric_timeout
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RIC_TIMEOUT_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RIC_TIMEOUT_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07c30 */
name|u64
name|mrpcim_pci_config_access_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_CFG1_ADDRESS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 10)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_CFG1_VPLANE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_CFG1_FUNC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_CFG1_RD_OR_WRN
value|mBIT(39)
comment|/* 0x07c38 */
name|u64
name|mrpcim_pci_config_access_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_CFG2_REQ
value|mBIT(0)
comment|/* 0x07c40 */
name|u64
name|mrpcim_pci_config_access_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_STATUS_ACCESS_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_MRPCIM_PCI_CONFIG_ACCESS_STATUS_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused07ca8
index|[
literal|0x07ca8
operator|-
literal|0x07c48
index|]
decl_stmt|;
comment|/* 0x07ca8 */
name|u64
name|rdcrdtarb_status0_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RDCRDTARB_STATUS0_VPLANE_RDCRDTARB_ABS_AVAIL_NP_H
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
comment|/* 0x07d30 */
name|u64
name|mrpcim_debug_stats0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS0_INI_WR_DROP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS0_INI_RD_DROP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07d38 */
name|u64
name|mrpcim_debug_stats1_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS1_VPLANE_WRCRDTARB_PH_CRDT_DEPLETED
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07dc0 */
name|u64
name|mrpcim_debug_stats2_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS2_VPLANE_WRCRDTARB_PD_CRDT_DEPLETED
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07e48 */
name|u64
name|mrpcim_debug_stats3_vplane
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS3_VPLANE_RDCRDTARB_NPH_CRDT_DEPLETED
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
comment|/* 0x07ed0 */
name|u64
name|mrpcim_debug_stats4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS4_INI_WR_VPIN_DROP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS4_INI_RD_VPIN_DROP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07ed8 */
name|u64
name|genstats_count01
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT01_GENSTATS_COUNT1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT01_GENSTATS_COUNT0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07ee0 */
name|u64
name|genstats_count23
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT23_GENSTATS_COUNT3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT23_GENSTATS_COUNT2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07ee8 */
name|u64
name|genstats_count4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT4_GENSTATS_COUNT4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07ef0 */
name|u64
name|genstats_count5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT5_GENSTATS_COUNT5
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x07ef8 */
name|u64
name|mrpcim_mmio_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_MMIO_CFG1_WRITE_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_MRPCIM_MMIO_CFG1_ADDRESS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 34, 6)
define|#
directive|define
name|VXGE_HAL_MRPCIM_MMIO_CFG1_MRIOVCTL_READ_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
comment|/* 0x07f00 */
name|u64
name|mrpcim_mmio_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MRPCIM_MMIO_CFG2_WRITE_CS
value|mBIT(0)
comment|/* 0x07f08 */
name|u64
name|genstats_cfg
index|[
literal|6
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENSTATS_CFG_DTYPE_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_GENSTATS_CFG_CLIENT_NO_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_GENSTATS_CFG_WR_RD_CPL_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_GENSTATS_CFG_VPATH_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 31, 17)
comment|/* 0x07f38 */
name|u64
name|genstat_64bit_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GENSTAT_64BIT_CFG_EN_FOR_GENSTATS0
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GENSTAT_64BIT_CFG_EN_FOR_GENSTATS2
value|mBIT(7)
comment|/* 0x07f40 */
name|u64
name|pll_slip_counters
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PLL_SLIP_COUNTERS_CMG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_PLL_SLIP_COUNTERS_FB
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_PLL_SLIP_COUNTERS_X
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
name|u8
name|unused08000
index|[
literal|0x08000
operator|-
literal|0x07f48
index|]
decl_stmt|;
comment|/* 0x08000 */
name|u64
name|gcmg3_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GSTC_ERR0_GSTC0_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GSTC_ERR1_GSTC1_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GH2L_ERR0_GH2L0_INT
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GHSQ_ERR_GH2L1_INT
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GHSQ_ERR2_GH2L2_INT
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GH2L_SMERR0_GH2L3_INT
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_GCMG3_INT_STATUS_GHSQ_ERR3_GH2L4_INT
value|mBIT(6)
comment|/* 0x08008 */
name|u64
name|gcmg3_int_mask
decl_stmt|;
comment|/* 0x08010 */
name|u64
name|gstc_err0_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_BDM_CACHE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 3)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_BDM_CMRSP_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_ECI_CACHE0_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_ECI_CACHE1_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_H2L_EVENT_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 5)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_PRM_EVENT_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_SRCH_MEM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 2)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_CMCIF_RD_DATA_DB_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_BDM_CACHE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 3)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_BDM_CMRSP_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_ECI_CACHE0_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 4)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_ECI_CACHE1_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_H2L_EVENT_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 5)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_PRM_EVENT_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 53, 3)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR0_REG_STC_SRCH_MEM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 2)
comment|/* 0x08018 */
name|u64
name|gstc_err0_mask
decl_stmt|;
comment|/* 0x08020 */
name|u64
name|gstc_err0_alarm
decl_stmt|;
comment|/* 0x08028 */
name|u64
name|gstc_err1_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_RPEIF_REQ_FIFO_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_RPEIF_ECRESP_FIFO_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_RPEIF_BUFFRESP_FIFO_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_H2L_EVENT_FIFO_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ARB_RPE_FIFO_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ARB_REQ_FIFO_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SSM_EVENT_FIFO_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SSM_CMRSP_FIFO_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ECI_ARB_FIFO_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_EVENT_FIFO_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PAC_FIFO_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_BDM_EVENT_FIFO_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_BDM_CMRSP_FIFO_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_CMCIF_FIFO_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_CP2STC_FIFO_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_CPIF_CREDIT_FIFO_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_RPEIF_SHADOW_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ARB_REQ_SHADOW_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ARB_CTL_SHADOW_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SCC_SHADOW_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SSM_SHADOW_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SSM_SYNC_SHADOW_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ECI_ARB_SHADOW_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ECI_SYNC_SHADOW_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ECI_EPE_SHADOW_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PAC_SHADOW_ERR
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PSM_SHADOW_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PRC_SHADOW_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_BDM_SHADOW_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_CMCIF_SHADOW_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_CPIF_SHADOW_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SCC_CLM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_SCC_RMM_FSM_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_ECI_EPE_FSM_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PAC_PBLESIZE0_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PAC_QUOTIENT_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_PRM_PRC_FSM_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_BDM_FSM_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_BDM_WRAP_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_RPEIF_BUFFER_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_CMCIF_FSM_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_GSTC_ERR1_REG_STC_UNK_CP_MSG_TYPE
value|mBIT(42)
comment|/* 0x08030 */
name|u64
name|gstc_err1_mask
decl_stmt|;
comment|/* 0x08038 */
name|u64
name|gstc_err1_alarm
decl_stmt|;
comment|/* 0x08040 */
name|u64
name|gh2l_err0_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_HOC_DATX_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_WRDBL0_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_WRDBL1_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_WRBUF_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_RD_RSP_DB_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_CMCRSP_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 4)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_HOC_HEAD_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_OD_MEM_PA_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_OD_MEM_PB_DB_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_HOC_DATX_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_WRDBL0_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 34, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_WRDBL1_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_WRBUF_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_CMCRSP_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 4)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_HOC_HEAD_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 2)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_OD_MEM_PA_SG_ERR
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_GH2L_ERR0_REG_H2L_OD_MEM_PB_SG_ERR
value|mBIT(48)
comment|/* 0x08048 */
name|u64
name|gh2l_err0_mask
decl_stmt|;
comment|/* 0x08050 */
name|u64
name|gh2l_err0_alarm
decl_stmt|;
comment|/* 0x08058 */
name|u64
name|ghsq_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_CMP_WR_COMP_OFLOW_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_CMP_WR_COMP_UFLOW_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_DAT_CTL_OFLOW_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_DAT_CTL_UFLOW_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_DAT_OFLOW_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_DAT_UFLOW_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_WR_DAT224_BB_OFLOW_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_WR_DAT224_BB_UFLOW_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_WR_REQ_OFLOW_ERR
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_WR_REQ_UFLOW_ERR
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_WRDBL_OFLOW_ERR
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_WRDBL_UFLOW_ERR
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_HOC_XFER_DATX_UFLOW_ERR
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_HOC_XFER_CTLX_UFLOW_ERR
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_CMP_RD_RSP_OFLOW_ERR
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_CMP_RD_RSP_UFLOW_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_CMP_RD_TRANS_POPCRDCNT_OFLOW_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR_REG_H2L_CMP_RD_TRANS_POPCRDCNT_UFLOW_ERR
value|mBIT(17)
comment|/* 0x08060 */
name|u64
name|ghsq_err_mask
decl_stmt|;
comment|/* 0x08068 */
name|u64
name|ghsq_err_alarm
decl_stmt|;
comment|/* 0x08070 */
name|u64
name|ghsq_err2_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR2_REG_H2L_OFLOW_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR2_REG_H2L_UFLOW_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x08078 */
name|u64
name|ghsq_err2_mask
decl_stmt|;
comment|/* 0x08080 */
name|u64
name|ghsq_err2_alarm
decl_stmt|;
comment|/* 0x08088 */
name|u64
name|ghsq_err3_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR3_REG_H2L_OFLOW_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
define|#
directive|define
name|VXGE_HAL_GHSQ_ERR3_REG_H2L_UFLOW_ERR
parameter_list|(
name|n
parameter_list|)
value|mBIT(n)
comment|/* 0x08090 */
name|u64
name|ghsq_err3_mask
decl_stmt|;
comment|/* 0x08098 */
name|u64
name|ghsq_err3_alarm
decl_stmt|;
comment|/* 0x080a0 */
name|u64
name|gh2l_smerr0_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_OAE_HOPIF_SM_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_OAE_NR_SM_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_OAE_HOF_SM_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_OAE_ROP_SM_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_OAE_OADE_SM_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_OAE_ODOG_SM_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_BATCH_DONE_SM_ERROR0
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_BATCH_DONE_SM_ERROR1
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_BATCH_DONE_SM_ERROR2
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_BATCH_DONE_SM_ERROR3
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_DOGLE_SM_ERROR0
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_DOGLE_SM_ERROR1
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_DOGLE_SM_ERROR2
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_DOGLE_SM_ERROR3
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ERR_KILL_SM_ERROR0
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ERR_KILL_SM_ERROR1
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ERR_KILL_SM_ERROR2
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ERR_KILL_SM_ERROR3
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_MSG_GEN_SM_ERROR0
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_MSG_GEN_SM_ERROR1
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_MSG_GEN_SM_ERROR2
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_MSG_GEN_SM_ERROR3
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ORD_SM_ERROR0
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ORD_SM_ERROR1
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ORD_SM_ERROR2
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_ORD_SM_ERROR3
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_DOG_STAG_KILL_SM_ERROR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_H2L_CPIF_IMP_SM_ERROR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_H2L_CPIF_OMP_SM_ERROR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_H2L_CPIF_RECALL_SM_ERROR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_LOG_CCTL_FIFO_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_RETXK_CCTL_FIFO_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_HCC_HANDSHAKE_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_ARB_HANDSHAKE_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_RETXK_HANDSHAKE_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_OAE_HANDSHAKE_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_VPATH_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_HO_SIZE_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_HO_PARSE_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_GH2L_SMERR0_REG_H2L_HOP_ARB_SM_ERR
value|mBIT(39)
comment|/* 0x080a8 */
name|u64
name|gh2l_smerr0_mask
decl_stmt|;
comment|/* 0x080b0 */
name|u64
name|gh2l_smerr0_alarm
decl_stmt|;
comment|/* 0x080b8 */
name|u64
name|hcc_alarm_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HCC_ALARM_REG_H2L_RWCRA_RW0_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_HCC_ALARM_REG_H2L_RWCRA_RW0_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_HCC_ALARM_REG_H2L_RWCRA_RW1_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_HCC_ALARM_REG_H2L_RWCRA_RW1_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_HCC_ALARM_REG_H2L_CWBC_FSM_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_HCC_ALARM_REG_H2L_RCC_FSM_ERR
value|mBIT(23)
comment|/* 0x080c0 */
name|u64
name|hcc_alarm_mask
decl_stmt|;
comment|/* 0x080c8 */
name|u64
name|hcc_alarm_alarm
decl_stmt|;
comment|/* 0x080d0 */
name|u64
name|gstc_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_RPE_PF_ENA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_SCC_MODE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_SCC_NBR_FREE_SLOTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_STC_LEFT_HASH_INDEX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_STC_RIGHT_HASH_INDEX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_INCL_ECI_FIFOS_PBL_SYNC
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_MW_LOCAL_ACCESS_ENA
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_LD_FW_CTRL_FIELDS
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG0_ONLY_ROW0_DUSE1_WRITABLE
value|mBIT(63)
comment|/* 0x080d8 */
name|u64
name|gstc_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSTC_CFG1_INDIRECT_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG1_RPE_PF_COUNTDOWN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 12)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG1_BDM_RATE_CTRL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG1_BDM_EXTRA_RPE_PRM_RD
value|mBIT(63)
comment|/* 0x080e0 */
name|u64
name|gstc_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_MAX_FRE_CMREQ_ENTRIES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_NO_STAG_KILL_WIRE_INV
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_NO_STAG_KILL_CP_INV
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_NO_STAG_KILL_CP_DEALLOC
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_NO_STAG_KILL_CP_SUSP
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_BDM_CACHE_ECC_ENABLE_N
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_BDM_CMRSP_ECC_ENABLE_N
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_ECI_CACHE0_ECC_ENABLE_N
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_ECI_CACHE1_ECC_ENABLE_N
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_H2L_EVENT_ECC_ENABLE_N
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_PRM_EVENT_ECC_ENABLE_N
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_SRCH_MEM_ECC_ENABLE_N
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_GPSYNC_WAIT_TOKEN_ENABLE
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_GPSYNC_CNTDOWN_TIMER_ENABLE
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_GPSYNC_SRC_NOTIFY_ENABLE
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_GSTC_CFG2_GPSYNC_CNTDOWN_START_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
comment|/* 0x080e8 */
name|u64
name|stc_arb_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_RPE_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_H2L_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_CP_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_CAL0_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_CAL1_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_CAL2_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_CAL3_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG0_CAL4_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x080f0 */
name|u64
name|stc_arb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG1_CAL5_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG1_CAL6_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG1_CAL7_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG1_CAL8_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
comment|/* 0x080f8 */
name|u64
name|stc_arb_cfg2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG2_MAX_NBR_H2L0_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG2_MAX_NBR_H2L1_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG2_MAX_NBR_H2L2_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG2_MAX_NBR_H2L3_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG2_MAX_NBR_RPE_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG2_MAX_NBR_MR_EVENTS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
comment|/* 0x08100 */
name|u64
name|stc_arb_cfg3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG3_MAX_NBR_H2L0_FETCHES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG3_MAX_NBR_H2L1_FETCHES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG3_MAX_NBR_H2L2_FETCHES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG3_MAX_NBR_H2L3_FETCHES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG3_MAX_NBR_RPE_FETCHES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_STC_ARB_CFG3_MAX_NBR_RPE_PF_FETCHES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
comment|/* 0x08108 */
name|u64
name|stc_jhash_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_JHASH_CFG_GOLDEN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_STC_JHASH_CFG_INIT_VAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x08110 */
name|u64
name|stc_smi_arb_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_RPE_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_H2L_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_CP_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_CAL0_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_CAL1_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_CAL2_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_CAL3_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG0_CAL4_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x08118 */
name|u64
name|stc_smi_arb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG1_CAL5_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG1_CAL6_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG1_CAL7_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG1_CAL8_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG1_CAL9_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_STC_SMI_ARB_CFG1_SAME_PRI_B2B_CAL
value|mBIT(48)
comment|/* 0x08120 */
name|u64
name|stc_caa_arb_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_RPE_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_H2L_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_CP_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_CAL0_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_CAL1_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_CAL2_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_CAL3_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG0_CAL4_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x08128 */
name|u64
name|stc_caa_arb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG1_CAL5_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG1_CAL6_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG1_CAL7_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG1_CAL8_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_STC_CAA_ARB_CFG1_SAME_PRI_B2B_CAL
value|mBIT(39)
comment|/* 0x08130 */
name|u64
name|stc_eci_arb_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_RPE_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_H2L_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_CP_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_CAL0_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_CAL1_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 38, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_CAL2_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_CAL3_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 54, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG0_CAL4_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x08138 */
name|u64
name|stc_eci_arb_cfg1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG1_CAL5_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG1_CAL6_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG1_CAL7_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 22, 2)
define|#
directive|define
name|VXGE_HAL_STC_ECI_ARB_CFG1_CAL8_PRI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 2)
comment|/* 0x08140 */
name|u64
name|stc_eci_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSPEND_DEALLOC_STAGS_ENA
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_MULT_SUSPEND_ERR_ENA
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSPEND_PDID_CHECK_ENA
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_UNSUSPEND_PDID_CHECK_ENA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_ALTER_NUM_MWS_KEY_CHECK_ENA
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_ALTER_NUM_MWS_PDID_CHECK_ENA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SET_SHARED_KEY_CHECK_ENA
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_STAG_WR_FAIL_IF_DEALLOC
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_PLACEMENT_MR_DEFERRAL_ENA
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSPEND_MR_DEFERRAL_ENA
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_ALTER_NUM_MWS_MR_DEFERRAL_ENA
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_BIND_MW_MR_DEFERRAL_ENA
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SET_SHARED_MR_DEFERRAL_ENA
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_STAG_WR_MR_DEFERRAL_ENA
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_RESUBMIT_INTERVAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_PLACE_STALL_ENA
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_WIRE_INV_STALL_ENA
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_WIRE_INV_ENA
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_CP_INV_ENA
value|mBIT(57)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_MR_EVENT_ENA
value|mBIT(58)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_DEALLOC_ENA
value|mBIT(59)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_ALTER_NUM_MWS_ENA
value|mBIT(60)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_BIND_MW_ENA
value|mBIT(61)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_SET_SHARED_ENA
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_STC_ECI_CFG0_SUSP_STAG_STAG_WR_ENA
value|mBIT(63)
comment|/* 0x08148 */
name|u64
name|stc_prm_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_RPE_PRI
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_H2L_PRI
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL0_PRI
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL1_PRI
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL2_PRI
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL3_PRI
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL4_PRI
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL5_PRI
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL6_PRI
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PAC_CAL7_PRI
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_RPE_PRI
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_H2L_PRI
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL0_PRI
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL1_PRI
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL2_PRI
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL3_PRI
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL4_PRI
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL5_PRI
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL6_PRI
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_PRC_CAL7_PRI
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_STC_PRM_CFG0_RDUSE_ENA
value|mBIT(39)
comment|/* 0x08150 */
name|u64
name|h2l_misc_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HSQ_FORCE_CMP
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_IPID_MSB
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_ARB_ENABLE
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_ENFORCE_HSN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_ENFORCE_RD_XON
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_ENFORCE_PDA_VPBP
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_OAE_VPBP_CHECK_ENA
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_OAE_XON_CHECK_ENA
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOCHEAD_RD_THRES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HCC_WB_THRESHOLD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_BCK_STATS_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 2)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOP_BCK_STATS_VPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOC_DATX_ECC_ENABLE_N
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_WRDBL_ECC_ENABLE_N
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_WRBUF_ECC_ENABLE_N
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_CMCRSP_ECC_ENABLE_N
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_HOC_HEAD_ECC_ENABLE_N
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_OD_MEM_ECC_ENABLE_N
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_H2L_MISC_CFG_RW_CACHE_ECC_ENABLE_N
value|mBIT(41)
comment|/* 0x08158 */
name|u64
name|hsq_cfg
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HSQ_CFG_BASE_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_HSQ_CFG_SIZE224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x081e0 */
name|u64
name|usdc_vpbp_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_USDC_VPBP_CFG_THRES224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_USDC_VPBP_CFG_HYST224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x081e8 */
name|u64
name|kdfc_vpbp_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CFG_THRES224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_KDFC_VPBP_CFG_HYST224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x081f0 */
name|u64
name|txpe_vpbp_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_TXPE_VPBP_CFG_THRES224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_TXPE_VPBP_CFG_HYST224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x081f8 */
name|u64
name|one_vpbp_cfg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ONE_VPBP_CFG_THRES224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_ONE_VPBP_CFG_HYST224
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x08200 */
name|u64
name|hoparb_wrr_ctrl_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_0_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_1_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_2_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_3_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_4_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_5_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_6_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_0_SS_7_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08208 */
name|u64
name|hoparb_wrr_ctrl_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_8_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_9_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_10_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_11_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_12_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_13_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_14_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_1_SS_15_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08210 */
name|u64
name|hoparb_wrr_ctrl_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_16_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_17_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_18_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_19_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_20_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_21_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_22_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_2_SS_23_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08218 */
name|u64
name|hoparb_wrr_ctrl_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_24_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_25_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_26_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_27_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_28_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_29_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_30_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_3_SS_31_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08220 */
name|u64
name|hoparb_wrr_ctrl_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_32_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_33_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_34_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_35_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_36_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_37_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_38_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_4_SS_39_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08228 */
name|u64
name|hoparb_wrr_ctrl_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_40_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_41_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_42_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_43_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_44_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_45_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_46_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_5_SS_47_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08230 */
name|u64
name|hoparb_wrr_ctrl_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_48_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_49_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_50_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_51_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_52_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_53_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_54_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_6_SS_55_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08238 */
name|u64
name|hoparb_wrr_ctrl_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_56_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_57_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_58_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_59_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_60_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_61_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_62_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_7_SS_63_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08240 */
name|u64
name|hoparb_wrr_ctrl_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_64_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_65_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_66_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_67_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_68_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_69_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_70_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_8_SS_71_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08248 */
name|u64
name|hoparb_wrr_ctrl_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_72_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_73_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_74_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_75_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_76_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_77_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_78_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_9_SS_79_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08250 */
name|u64
name|hoparb_wrr_ctrl_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_80_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_81_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_82_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_83_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_84_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_85_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_86_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_10_SS_87_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08258 */
name|u64
name|hoparb_wrr_ctrl_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_88_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_89_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_90_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_91_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_92_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_93_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_94_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_11_SS_95_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08260 */
name|u64
name|hoparb_wrr_ctrl_12
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_96_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_97_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_98_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_99_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_100_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_101_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_102_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_12_SS_103_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08268 */
name|u64
name|hoparb_wrr_ctrl_13
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_104_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_105_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_106_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_107_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_108_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_109_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_110_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_13_SS_111_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08270 */
name|u64
name|hoparb_wrr_ctrl_14
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_112_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_113_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_114_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_115_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_116_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_117_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_118_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_14_SS_119_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08278 */
name|u64
name|hoparb_wrr_ctrl_15
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_120_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_121_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_122_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_123_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_124_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_125_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_126_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_15_SS_127_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08280 */
name|u64
name|hoparb_wrr_ctrl_16
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_128_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_129_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_130_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_131_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_132_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_133_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_134_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_16_SS_135_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08288 */
name|u64
name|hoparb_wrr_ctrl_17
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_136_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_137_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_138_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_139_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_140_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_141_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_142_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_17_SS_143_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08290 */
name|u64
name|hoparb_wrr_ctrl_18
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_144_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_145_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_146_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_147_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_148_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_149_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_150_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_18_SS_151_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x08298 */
name|u64
name|hoparb_wrr_ctrl_19
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CTRL_19_SS_152_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
comment|/* 0x082a0 */
name|u64
name|hoparb_wrr_cmp_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP0_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP1_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP2_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP3_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP4_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP5_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP6_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_0_VP7_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x082a8 */
name|u64
name|hoparb_wrr_cmp_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP8_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP9_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP10_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP11_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP12_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 35, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP13_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP14_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 51, 5)
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_1_VP15_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 59, 5)
comment|/* 0x082b0 */
name|u64
name|hoparb_wrr_cmp_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOPARB_WRR_CMP_2_VP16_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
name|u8
name|unused082e8
index|[
literal|0x082e8
operator|-
literal|0x082b8
index|]
decl_stmt|;
comment|/* 0x082e8 */
name|u64
name|hop_bck_stats0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_HOP_BCK_STATS0_HO_DISPATCH_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_HOP_BCK_STATS0_HO_DROP_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused08400
index|[
literal|0x08400
operator|-
literal|0x082f0
index|]
decl_stmt|;
comment|/* 0x08400 */
name|u64
name|pcmg3_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PCMG3_INT_STATUS_DAM_ERR_DAM_INT
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PCMG3_INT_STATUS_PSTC_ERR_PSTC_INT
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PCMG3_INT_STATUS_PH2L_ERR0_PH2L_INT
value|mBIT(2)
comment|/* 0x08408 */
name|u64
name|pcmg3_int_mask
decl_stmt|;
comment|/* 0x08410 */
name|u64
name|dam_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_RDSB_ECC_SG_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_WRSB_ECC_SG_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_HPPEDAT_ECC_SG_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_LPPEDAT_ECC_SG_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_WRRESP_ECC_SG_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_RDSB_ECC_DB_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_WRSB_ECC_DB_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_HPPEDAT_ECC_DB_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_LPPEDAT_ECC_DB_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_WRRESP_ECC_DB_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_HPRD_ERR
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_LPRD_0_ERR
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_LPRD_1_ERR
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_HPPEDAT_OVERFLOW_ERR
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_LPPEDAT_OVERFLOW_ERR
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_WRRESP_OVERFLOW_ERR
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_DAM_ERR_REG_DAM_SM_ERR
value|mBIT(56)
comment|/* 0x08418 */
name|u64
name|dam_err_mask
decl_stmt|;
comment|/* 0x08420 */
name|u64
name|dam_err_alarm
decl_stmt|;
comment|/* 0x08428 */
name|u64
name|pstc_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PSTC_ERR_REG_STC_RPEIF_REQ_FIFO_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PSTC_ERR_REG_STC_RPEIF_ECRESP_FIFO_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PSTC_ERR_REG_STC_RPEIF_BUFFRESP_FIFO_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_PSTC_ERR_REG_STC_ARB_RPE_FIFO_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PSTC_ERR_REG_STC_CP2STC_FIFO_ERR
value|mBIT(4)
comment|/* 0x08430 */
name|u64
name|pstc_err_mask
decl_stmt|;
comment|/* 0x08438 */
name|u64
name|pstc_err_alarm
decl_stmt|;
comment|/* 0x08440 */
name|u64
name|ph2l_err0_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_DATX_OFLOW_ERR
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_CTLX_OFLOW_ERR
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_PARSE_ERR
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_TCPOP_BYTES_ERR
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_IDATA_BYTES_ERR
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_PLDTYPE_ERR
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_OD_ODLIST_LEN_ERR
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_HOC_XFER_VPATH_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_PHDR_MEM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_IDATA_MEM_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RO_CACHE_DB_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 3)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_TBL_DB_ERR
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_MUX_FIFO_ERR
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_CCTL_FIFO_ERR
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_CCTL_FIFO_ERR
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_MUX_CRED_CNT_ERR
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_PDI_CRED_CNT_ERR
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_PCTL_SHADOW_ERR
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_OPC_SHADOW_ERR
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_MUX_SHADOW_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_PDI_SHADOW_ERR
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_LCTL_SHADOW_ERR
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_TXI_SHADOW_ERR
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_RXI_SHADOW_ERR
value|mBIT(28)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_HPI_SHADOW_ERR
value|mBIT(29)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_CCTL_SHADOW_ERR
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_PCTL_FSM_ERR
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_MUX_FSM_ERR
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_LOG_LO_COMPL_ERR
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_LCTL_FSM_ERR
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_TXI_FSM_ERR
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_SLOT_MGMT_ERR
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_HPI_FSM_ERR
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_CCTL_FSM_ERR
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_ROCRC_HOP_OFLOW_ERR
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_PDA_H2L_DONE_FIFO_OVERFLOW
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_PHDR_MEM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 2)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_IDATA_MEM_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 50, 2)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RO_CACHE_SG_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 52, 3)
define|#
directive|define
name|VXGE_HAL_PH2L_ERR0_REG_H2L_RETXK_TBL_SG_ERR
value|mBIT(55)
comment|/* 0x08448 */
name|u64
name|ph2l_err0_mask
decl_stmt|;
comment|/* 0x08450 */
name|u64
name|ph2l_err0_alarm
decl_stmt|;
comment|/* 0x08458 */
name|u64
name|dam_bypass_queue_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_0_ENABLE
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_0_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_0_LENGTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x08460 */
name|u64
name|dam_bypass_queue_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_1_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_1_LENGTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x08468 */
name|u64
name|dam_bypass_queue_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_2_BASE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 24)
define|#
directive|define
name|VXGE_HAL_DAM_BYPASS_QUEUE_2_LENGTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 24)
comment|/* 0x08470 */
name|u64
name|dam_ecc_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_DAM_ECC_CTRL_DISABLE
value|mBIT(0)
comment|/* 0x08478 */
name|u64
name|ph2l_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_PHDR_MEM_ECC_ENABLE_N
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_IDATA_MEM_ECC_ENABLE_N
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_RO_CACHE_ECC_ENABLE_N
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_RETXK_TBL_ECC_ENABLE_N
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_LOG_XON_CHECK_ENA
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_LOG_VPBP_CHECK_ENA
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_PH2L_CFG0_NBR_RETX_SLOTS_PER_VP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
comment|/* 0x08480 */
name|u64
name|pstc_cfg0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_PSTC_CFG0_PGSYNC_WAIT_TOKEN_ENABLE
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_PSTC_CFG0_PGSYNC_CNTDOWN_TIMER_ENABLE
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_PSTC_CFG0_PGSYNC_SRC_NOTIFY_ENABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_PSTC_CFG0_PGSYNC_CNTDOWN_START_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
name|u8
name|unused08510
index|[
literal|0x08510
operator|-
literal|0x08488
index|]
decl_stmt|;
comment|/* 0x08510 */
name|u64
name|neterion_membist_control
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_CMG1
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_CMG2
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_CMG3
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_DRBELL
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_FBIF
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_MSG
value|mBIT(5)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_ONE
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_PCI
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_RTDMA
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_WRDMA
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_XGMAC
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_FB
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INC_CM
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_OVERRIDE_FB_DONE
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_OVERRIDE_CM_DONE
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_INCLUDE_PCIE_MEMS
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_LAUNCH
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_NMBC_DONE
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_CONTROL_NMBC_ERROR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 4)
comment|/* 0x08518 */
name|u64
name|neterion_membist_errors
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_CMG1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_CMG2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_CMG3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_DRBELL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_FBif
value|(val)    vBIT(val, 12, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_MSG
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 15, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_ONE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 18, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_PCI
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_RTDMA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_WRDMA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 27, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_XGMAC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 30, 3)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_FB
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_NETERION_MEMBIST_ERRORS_NMBC_CM
value|mBIT(34)
comment|/* 0x08520 */
name|u64
name|rr_cqm_cache_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08528 */
name|u64
name|rr_cqm_cache_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_CQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08530 */
name|u64
name|rr_sqm_cache_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_0_CMG1_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08538 */
name|u64
name|rr_sqm_cache_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_SQM_CACHE_RTL_TOP_1_CMG1_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08540 */
name|u64
name|rf_sqm_lprpedat_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SQM_LPRPEDAT_RTL_TOP_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SQM_LPRPEDAT_RTL_TOP_0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08548 */
name|u64
name|rf_sqm_lprpedat_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SQM_LPRPEDAT_RTL_TOP_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SQM_LPRPEDAT_RTL_TOP_1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08550 */
name|u64
name|rr_sqm_dmawqersp_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_0_CMG1_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_0_CMG1_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_0_CMG1_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_0_CMG1_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x08558 */
name|u64
name|rr_sqm_dmawqersp_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_1_CMG1_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_1_CMG1_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_1_CMG1_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_SQM_DMAWQERSP_RTL_TOP_1_CMG1_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x08560 */
name|u64
name|rf_cqm_dmacqersp_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CQM_DMACQERSP_RTL_TOP_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CQM_DMACQERSP_RTL_TOP_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08568 */
name|u64
name|rf_sqm_rpereqdat_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SQM_RPEREQDAT_RTL_TOP_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SQM_RPEREQDAT_RTL_TOP_0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08570 */
name|u64
name|rf_sqm_rpereqdat_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SQM_RPEREQDAT_RTL_TOP_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SQM_RPEREQDAT_RTL_TOP_1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08578 */
name|u64
name|rf_sscc_ssr_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_0_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_0_0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08580 */
name|u64
name|rf_sscc_ssr_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_1_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_1_0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08588 */
name|u64
name|rf_sscc_ssr_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_0_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_0_1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08590 */
name|u64
name|rf_sscc_ssr_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_1_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_SSR_RTL_TOP_1_1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08598 */
name|u64
name|rf_ssc_cm_resp_rtl_top_1_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_1_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_1_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085a0 */
name|u64
name|rf_ssc_cm_resp_rtl_top_0_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_0_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_0_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085a8 */
name|u64
name|rf_ssc_cm_resp_rtl_top_1_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_1_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_1_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085b0 */
name|u64
name|rf_ssc_cm_resp_rtl_top_0_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_0_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_0_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085b8 */
name|u64
name|rf_ssc_cm_resp_rtl_top_1_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_1_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_1_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085c0 */
name|u64
name|rf_ssc_cm_resp_rtl_top_0_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_0_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_CM_RESP_RTL_TOP_0_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085c8 */
name|u64
name|rf_ssc_ssr_resp_rtl_top_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_SSR_RESP_RTL_TOP_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_SSR_RESP_RTL_TOP_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085d0 */
name|u64
name|rf_ssc_ssr_resp_rtl_top_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_SSR_RESP_RTL_TOP_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_SSR_RESP_RTL_TOP_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085d8 */
name|u64
name|rf_ssc_ssr_resp_rtl_top_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_SSR_RESP_RTL_TOP_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_SSR_RESP_RTL_TOP_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085e0 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_1_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_1_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_1_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085e8 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_2_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_2_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_2_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085f0 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_2_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_2_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_2_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x085f8 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_0_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_0_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_0_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08600 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_0_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_0_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_0_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08608 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_0_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_0_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_0_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08610 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_1_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_1_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_1_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08618 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_1_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_1_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_1_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08620 */
name|u64
name|rf_ssc_tsr_resp_rtl_top_2_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_2_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_TSR_RESP_RTL_TOP_2_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08628 */
name|u64
name|rf_ssc_state_rtl_top_1_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_1_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_1_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08630 */
name|u64
name|rf_ssc_state_rtl_top_2_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_2_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_2_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08638 */
name|u64
name|rf_ssc_state_rtl_top_1_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_1_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_1_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08640 */
name|u64
name|rf_ssc_state_rtl_top_2_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_2_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_2_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08648 */
name|u64
name|rf_ssc_state_rtl_top_1_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_1_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_1_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08650 */
name|u64
name|rf_ssc_state_rtl_top_2_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_2_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_2_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08658 */
name|u64
name|rf_ssc_state_rtl_top_0_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_0_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_0_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08660 */
name|u64
name|rf_ssc_state_rtl_top_3_ssc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_3_SSC0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_3_SSC0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08668 */
name|u64
name|rf_ssc_state_rtl_top_0_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_0_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_0_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08670 */
name|u64
name|rf_ssc_state_rtl_top_3_ssc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_3_SSC1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_3_SSC1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08678 */
name|u64
name|rf_ssc_state_rtl_top_0_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_0_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_0_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08680 */
name|u64
name|rf_ssc_state_rtl_top_3_sscl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_3_SSCL_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSC_STATE_RTL_TOP_3_SSCL_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08688 */
name|u64
name|rf_sscc_tsr_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_TSR_RTL_TOP_0_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_TSR_RTL_TOP_0_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08690 */
name|u64
name|rf_sscc_tsr_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_TSR_RTL_TOP_1_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_TSR_RTL_TOP_1_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08698 */
name|u64
name|rf_sscc_tsr_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_SSCC_TSR_RTL_TOP_2_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_SSCC_TSR_RTL_TOP_2_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086a0 */
name|u64
name|rf_uqm_cmcreq_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UQM_CMCREQ_RTL_TOP_CMG1_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UQM_CMCREQ_RTL_TOP_CMG1_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086a8 */
name|u64
name|rr0_g3if_cm_ctrl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR0_G3IF_CM_CTRL_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR0_G3IF_CM_CTRL_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086b0 */
name|u64
name|rr1_g3if_cm_ctrl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR1_G3IF_CM_CTRL_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR1_G3IF_CM_CTRL_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086b8 */
name|u64
name|rr2_g3if_cm_ctrl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR2_G3IF_CM_CTRL_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR2_G3IF_CM_CTRL_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086c0 */
name|u64
name|rf_g3if_cm_rd_rtl_top0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_CM_RD_RTL_TOP0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_CM_RD_RTL_TOP0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086c8 */
name|u64
name|rf_g3if_cm_rd_rtl_top1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_CM_RD_RTL_TOP1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_CM_RD_RTL_TOP1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086d0 */
name|u64
name|rf_g3if_cm_rd_rtl_top2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_CM_RD_RTL_TOP2_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_CM_RD_RTL_TOP2_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x086d8 */
name|u64
name|rf_cmg_msg2cmg_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_0_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_0_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x086e0 */
name|u64
name|rf_cmg_msg2cmg_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_1_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_1_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x086e8 */
name|u64
name|rf_cmg_msg2cmg_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_0_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_0_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x086f0 */
name|u64
name|rf_cmg_msg2cmg_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_1_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CMG_MSG2CMG_RTL_TOP_1_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x086f8 */
name|u64
name|rf_cp_dma_resp_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_DMA_RESP_RTL_TOP_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_DMA_RESP_RTL_TOP_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08700 */
name|u64
name|rf_cp_dma_resp_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_DMA_RESP_RTL_TOP_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_DMA_RESP_RTL_TOP_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08708 */
name|u64
name|rf_cp_dma_resp_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_DMA_RESP_RTL_TOP_2_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_DMA_RESP_RTL_TOP_2_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08710 */
name|u64
name|rf_cp_qcc2cxp_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_QCC2CXP_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_QCC2CXP_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08718 */
name|u64
name|rf_cp_stc2cp_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_STC2CP_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_STC2CP_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08720 */
name|u64
name|rf_cp_xt_trace_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_TRACE_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_TRACE_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08728 */
name|u64
name|rf_cp_xt_dtag_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DTAG_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DTAG_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08730 */
name|u64
name|rf_cp_xt_icache_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_0_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_0_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08738 */
name|u64
name|rf_cp_xt_icache_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_1_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_1_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08740 */
name|u64
name|rf_cp_xt_icache_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_0_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_0_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08748 */
name|u64
name|rf_cp_xt_icache_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_1_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ICACHE_RTL_TOP_1_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08750 */
name|u64
name|rf_cp_xt_itag_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ITAG_RTL_TOP_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_ITAG_RTL_TOP_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08758 */
name|u64
name|rf_cp_xt_dcache_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_0_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_0_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08760 */
name|u64
name|rf_cp_xt_dcache_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_1_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_1_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08768 */
name|u64
name|rf_cp_xt_dcache_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_0_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_0_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08770 */
name|u64
name|rf_cp_xt_dcache_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_1_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_CP_XT_DCACHE_RTL_TOP_1_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08778 */
name|u64
name|rf_xtmc_bdt_mem_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_XTMC_BDT_MEM_RTL_TOP_0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_XTMC_BDT_MEM_RTL_TOP_0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08780 */
name|u64
name|rf_xtmc_bdt_mem_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_XTMC_BDT_MEM_RTL_TOP_1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_XTMC_BDT_MEM_RTL_TOP_1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08788 */
name|u64
name|rf_xt_pif_sram_rtl_top_sram0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_XT_PIF_SRAM_RTL_TOP_SRAM0_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_XT_PIF_SRAM_RTL_TOP_SRAM0_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08790 */
name|u64
name|rf_xt_pif_sram_rtl_top_sram1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_XT_PIF_SRAM_RTL_TOP_SRAM1_CMG2_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_XT_PIF_SRAM_RTL_TOP_SRAM1_CMG2_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08798 */
name|u64
name|rf_stc_srch_mem_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_0_0_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_0_0_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x087a0 */
name|u64
name|rf_stc_srch_mem_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_1_0_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_1_0_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x087a8 */
name|u64
name|rf_stc_srch_mem_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_0_1_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_0_1_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x087b0 */
name|u64
name|rf_stc_srch_mem_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_1_1_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_STC_SRCH_MEM_RTL_TOP_1_1_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x087b8 */
name|u64
name|rf_dam_wrresp_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_DAM_WRRESP_RTL_TOP_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_DAM_WRRESP_RTL_TOP_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x087c0 */
name|u64
name|rf_dam_rdsb_fifo_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_DAM_RDSB_FIFO_RTL_TOP_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_DAM_RDSB_FIFO_RTL_TOP_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x087c8 */
name|u64
name|rf_dam_wrsb_fifo_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_DAM_WRSB_FIFO_RTL_TOP_CMG3_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_DAM_WRSB_FIFO_RTL_TOP_CMG3_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x087d0 */
name|u64
name|rr_dbf_ladd_0_dbl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 5)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 5)
comment|/* 0x087d8 */
name|u64
name|rr_dbf_ladd_1_dbl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 5)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 5)
comment|/* 0x087e0 */
name|u64
name|rr_dbf_ladd_2_dbl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 5)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_LADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 5)
comment|/* 0x087e8 */
name|u64
name|rr_dbf_hadd_0_dbl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 5)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_0_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 5)
comment|/* 0x087f0 */
name|u64
name|rr_dbf_hadd_1_dbl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 5)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_1_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 5)
comment|/* 0x087f8 */
name|u64
name|rr_dbf_hadd_2_dbl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 5)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 6)
define|#
directive|define
name|VXGE_HAL_RR_DBF_HADD_2_DBL_RTL_TOP_DRBELL_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 5)
comment|/* 0x08800 */
name|u64
name|rf_usdc_0_fifo_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_FIFO_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_FIFO_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08808 */
name|u64
name|rf_usdc_1_fifo_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_FIFO_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_FIFO_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08810 */
name|u64
name|rf_usdc_0_wa_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_WA_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_WA_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08818 */
name|u64
name|rf_usdc_1_wa_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_WA_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_WA_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08820 */
name|u64
name|rf_usdc_0_sa_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_SA_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_SA_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08828 */
name|u64
name|rf_usdc_1_sa_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_SA_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_SA_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08830 */
name|u64
name|rf_usdc_0_ca_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_CA_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_0_CA_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08838 */
name|u64
name|rf_usdc_1_ca_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_CA_RTL_TOP_DRBELL_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_USDC_1_CA_RTL_TOP_DRBELL_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08840 */
name|u64
name|rf_g3if_fb_rd1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_RD1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_RD1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
comment|/* 0x08848 */
name|u64
name|rf_g3if_fb_rd2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_RD2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_RD2_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
comment|/* 0x08850 */
name|u64
name|rf_g3if_fb_ctrl_rtl_top1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_CTRL_RTL_TOP1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_CTRL_RTL_TOP1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08858 */
name|u64
name|rf_g3if_fb_ctrl_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_CTRL_RTL_TOP_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_G3IF_FB_CTRL_RTL_TOP_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08860 */
name|u64
name|rr_rocrc_frmbuf_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_0_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_0_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_0_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_0_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08868 */
name|u64
name|rr_rocrc_frmbuf_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_1_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_1_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_1_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_FRMBUF_RTL_TOP_1_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08870 */
name|u64
name|rr_fau_xfmd_ins_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_XFMD_INS_RTL_TOP_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_XFMD_INS_RTL_TOP_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_XFMD_INS_RTL_TOP_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_XFMD_INS_RTL_TOP_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_XFMD_INS_RTL_TOP_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08878 */
name|u64
name|rf_fbmc_xfmd_rtl_top_a1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_A1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_A1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08880 */
name|u64
name|rf_fbmc_xfmd_rtl_top_a2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_A2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_A2_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08888 */
name|u64
name|rf_fbmc_xfmd_rtl_top_a3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_A3_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_A3_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08890 */
name|u64
name|rf_fbmc_xfmd_rtl_top_b1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_B1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_B1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08898 */
name|u64
name|rf_fbmc_xfmd_rtl_top_b2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_B2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_B2_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x088a0 */
name|u64
name|rf_fbmc_xfmd_rtl_top_b3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_B3_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_FBMC_XFMD_RTL_TOP_B3_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x088a8 */
name|u64
name|rr_fau_mac2f_w_h_rtl_top_port0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x088b0 */
name|u64
name|rr_fau_mac2f_w_h_rtl_top_port1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x088b8 */
name|u64
name|rr_fau_mac2f_n_h_rtl_top_port0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT0_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x088c0 */
name|u64
name|rr_fau_mac2f_n_h_rtl_top_port1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_H_RTL_TOP_PORT1_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x088c8 */
name|u64
name|rr_fau_mac2f_w_l_rtl_top_port2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_L_RTL_TOP_PORT2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_W_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x088d0 */
name|u64
name|rr_fau_mac2f_n_l_rtl_top_port2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_L_RTL_TOP_PORT2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_FAU_MAC2F_N_L_RTL_TOP_PORT2_FBIF_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x088d8 */
name|u64
name|rf_orp_frm_fifo_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ORP_FRM_FIFO_RTL_TOP_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ORP_FRM_FIFO_RTL_TOP_0_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x088e0 */
name|u64
name|rf_orp_frm_fifo_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ORP_FRM_FIFO_RTL_TOP_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ORP_FRM_FIFO_RTL_TOP_1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x088e8 */
name|u64
name|rf_tpa_da_lkp_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_0_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_0_0_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x088f0 */
name|u64
name|rf_tpa_da_lkp_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_1_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_1_0_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x088f8 */
name|u64
name|rf_tpa_da_lkp_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_0_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_0_1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08900 */
name|u64
name|rf_tpa_da_lkp_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_1_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TPA_DA_LKP_RTL_TOP_1_1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08908 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_0_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_0_0_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08910 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_1_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_1_0_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08918 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_2_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_2_0_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_2_0_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08920 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_0_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_0_1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08928 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_1_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_1_1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08930 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_2_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_2_1_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_2_1_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08938 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_0_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_0_2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_0_2_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08940 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_1_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_1_2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_1_2_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08948 */
name|u64
name|rf_tmac_tpa2mac_rtl_top_2_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_2_2_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2MAC_RTL_TOP_2_2_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08950 */
name|u64
name|rf_tmac_tpa2m_da_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2M_DA_RTL_TOP_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2M_DA_RTL_TOP_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08958 */
name|u64
name|rf_tmac_tpa2m_sb_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2M_SB_RTL_TOP_FBIF_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TMAC_TPA2M_SB_RTL_TOP_FBIF_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08960 */
name|u64
name|rf_xt_trace_rtl_top_mp
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_XT_TRACE_RTL_TOP_MP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_XT_TRACE_RTL_TOP_MP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08968 */
name|u64
name|rf_mp_xt_dtag_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DTAG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DTAG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x08970 */
name|u64
name|rf_mp_xt_icache_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_0_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_0_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08978 */
name|u64
name|rf_mp_xt_icache_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_1_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_1_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08980 */
name|u64
name|rf_mp_xt_icache_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_0_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_0_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08988 */
name|u64
name|rf_mp_xt_icache_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_1_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ICACHE_RTL_TOP_1_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08990 */
name|u64
name|rf_mp_xt_itag_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ITAG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_ITAG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x08998 */
name|u64
name|rf_mp_xt_dcache_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_0_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_0_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x089a0 */
name|u64
name|rf_mp_xt_dcache_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_1_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_1_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x089a8 */
name|u64
name|rf_mp_xt_dcache_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_0_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_0_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x089b0 */
name|u64
name|rf_mp_xt_dcache_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_1_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MP_XT_DCACHE_RTL_TOP_1_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x089b8 */
name|u64
name|rf_msg_bwr_pf_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_BWR_PF_RTL_TOP_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_BWR_PF_RTL_TOP_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x089c0 */
name|u64
name|rf_msg_bwr_pf_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_BWR_PF_RTL_TOP_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_BWR_PF_RTL_TOP_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x089c8 */
name|u64
name|rf_msg_umq_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_UMQ_RTL_TOP_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_UMQ_RTL_TOP_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 7)
comment|/* 0x089d0 */
name|u64
name|rf_msg_umq_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_UMQ_RTL_TOP_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_UMQ_RTL_TOP_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 7)
comment|/* 0x089d8 */
name|u64
name|rf_msg_dmq_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMQ_RTL_TOP_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMQ_RTL_TOP_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x089e0 */
name|u64
name|rf_msg_dmq_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMQ_RTL_TOP_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMQ_RTL_TOP_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x089e8 */
name|u64
name|rf_msg_dmq_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMQ_RTL_TOP_2_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMQ_RTL_TOP_2_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x089f0 */
name|u64
name|rf_msg_dma_resp_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMA_RESP_RTL_TOP_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMA_RESP_RTL_TOP_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x089f8 */
name|u64
name|rf_msg_dma_resp_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMA_RESP_RTL_TOP_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMA_RESP_RTL_TOP_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a00 */
name|u64
name|rf_msg_dma_resp_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMA_RESP_RTL_TOP_2_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_DMA_RESP_RTL_TOP_2_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a08 */
name|u64
name|rf_msg_cmg2msg_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_0_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_0_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a10 */
name|u64
name|rf_msg_cmg2msg_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_1_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_1_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a18 */
name|u64
name|rf_msg_cmg2msg_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_0_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_0_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a20 */
name|u64
name|rf_msg_cmg2msg_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_1_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_CMG2MSG_RTL_TOP_1_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a28 */
name|u64
name|rf_msg_txpe2msg_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_TXPE2MSG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_TXPE2MSG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08a30 */
name|u64
name|rf_msg_rxpe2msg_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_RXPE2MSG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_RXPE2MSG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08a38 */
name|u64
name|rf_msg_rpe2msg_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_MSG_RPE2MSG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_MSG_RPE2MSG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08a40 */
name|u64
name|rr_tim_bmap_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_TIM_BMAP_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_TIM_BMAP_RTL_TOP_MSG_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_TIM_BMAP_RTL_TOP_MSG_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_TIM_BMAP_RTL_TOP_MSG_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_TIM_BMAP_RTL_TOP_MSG_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08a48 */
name|u64
name|rf_tim_vbls_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_VBLS_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_VBLS_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
comment|/* 0x08a50 */
name|u64
name|rf_tim_bmap_msg_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a58 */
name|u64
name|rf_tim_bmap_msg_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a60 */
name|u64
name|rf_tim_bmap_msg_rtl_top_2_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a68 */
name|u64
name|rf_tim_bmap_msg_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a70 */
name|u64
name|rf_tim_bmap_msg_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a78 */
name|u64
name|rf_tim_bmap_msg_rtl_top_2_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a80 */
name|u64
name|rf_tim_bmap_msg_rtl_top_0_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_2_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_2_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a88 */
name|u64
name|rf_tim_bmap_msg_rtl_top_1_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_2_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_2_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a90 */
name|u64
name|rf_tim_bmap_msg_rtl_top_2_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_2_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_2_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08a98 */
name|u64
name|rf_tim_bmap_msg_rtl_top_0_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_3_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_3_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08aa0 */
name|u64
name|rf_tim_bmap_msg_rtl_top_1_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_3_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_3_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08aa8 */
name|u64
name|rf_tim_bmap_msg_rtl_top_2_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_3_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_3_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ab0 */
name|u64
name|rf_tim_bmap_msg_rtl_top_0_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_4_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_0_4_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ab8 */
name|u64
name|rf_tim_bmap_msg_rtl_top_1_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_4_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_1_4_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ac0 */
name|u64
name|rf_tim_bmap_msg_rtl_top_2_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_4_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TIM_BMAP_MSG_RTL_TOP_2_4_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ac8 */
name|u64
name|rf_xt_trace_rtl_top_up
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_XT_TRACE_RTL_TOP_UP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_XT_TRACE_RTL_TOP_UP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08ad0 */
name|u64
name|rf_up_xt_dtag_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DTAG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DTAG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x08ad8 */
name|u64
name|rf_up_xt_icache_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_0_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_0_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ae0 */
name|u64
name|rf_up_xt_icache_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_1_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_1_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ae8 */
name|u64
name|rf_up_xt_icache_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_0_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_0_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08af0 */
name|u64
name|rf_up_xt_icache_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_1_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ICACHE_RTL_TOP_1_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08af8 */
name|u64
name|rf_up_xt_itag_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ITAG_RTL_TOP_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_ITAG_RTL_TOP_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
comment|/* 0x08b00 */
name|u64
name|rf_up_xt_dcache_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_0_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_0_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08b08 */
name|u64
name|rf_up_xt_dcache_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_1_0_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_1_0_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08b10 */
name|u64
name|rf_up_xt_dcache_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_0_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_0_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08b18 */
name|u64
name|rf_up_xt_dcache_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_1_1_MSG_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_UP_XT_DCACHE_RTL_TOP_1_1_MSG_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08b20 */
name|u64
name|rr_rxpe_xt0_iram_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 4)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 4)
comment|/* 0x08b28 */
name|u64
name|rr_rxpe_xt0_iram_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 4)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT0_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 4)
comment|/* 0x08b30 */
name|u64
name|rr_rxpe_xt_dram_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_0_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_0_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_0_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_0_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x08b38 */
name|u64
name|rr_rxpe_xt_dram_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_1_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_1_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_1_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT_DRAM_RTL_TOP_1_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x08b40 */
name|u64
name|rf_rxpe_msg2rxpe_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RXPE_MSG2RXPE_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RXPE_MSG2RXPE_RTL_TOP_0_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08b48 */
name|u64
name|rf_rxpe_msg2rxpe_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RXPE_MSG2RXPE_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RXPE_MSG2RXPE_RTL_TOP_1_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08b50 */
name|u64
name|rf_rxpe_xt0_frm_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RXPE_XT0_FRM_RTL_TOP_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RXPE_XT0_FRM_RTL_TOP_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08b58 */
name|u64
name|rf_rpe_pdm_rcmd_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RPE_PDM_RCMD_RTL_TOP_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RPE_PDM_RCMD_RTL_TOP_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08b60 */
name|u64
name|rf_rpe_rcq_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RPE_RCQ_RTL_TOP_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RPE_RCQ_RTL_TOP_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
comment|/* 0x08b68 */
name|u64
name|rf_rpe_rco_pble_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RPE_RCO_PBLE_RTL_TOP_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RPE_RCO_PBLE_RTL_TOP_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08b70 */
name|u64
name|rr_rxpe_xt1_iram_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 4)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_0_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 4)
comment|/* 0x08b78 */
name|u64
name|rr_rxpe_xt1_iram_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 4)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 13, 7)
define|#
directive|define
name|VXGE_HAL_RR_RXPE_XT1_IRAM_RTL_TOP_1_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 4)
comment|/* 0x08b80 */
name|u64
name|rr_rpe_sccm_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_0_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_0_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_0_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_0_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08b88 */
name|u64
name|rr_rpe_sccm_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_1_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_1_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_1_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_RPE_SCCM_RTL_TOP_1_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08b90 */
name|u64
name|rr_pe_pet_timer_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_0_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_0_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_0_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_0_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x08b98 */
name|u64
name|rr_pe_pet_timer_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_1_ONE_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_1_ONE_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_1_ONE_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 7)
define|#
directive|define
name|VXGE_HAL_RR_PE_PET_TIMER_RTL_TOP_1_ONE_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 19, 3)
comment|/* 0x08ba0 */
name|u64
name|rf_pe_dlm_lwrq_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PE_DLM_LWRQ_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PE_DLM_LWRQ_RTL_TOP_0_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08ba8 */
name|u64
name|rf_pe_dlm_lwrq_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PE_DLM_LWRQ_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PE_DLM_LWRQ_RTL_TOP_1_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bb0 */
name|u64
name|rf_txpe_msg2txpe_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TXPE_MSG2TXPE_RTL_TOP_0_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TXPE_MSG2TXPE_RTL_TOP_0_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bb8 */
name|u64
name|rf_txpe_msg2txpe_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_TXPE_MSG2TXPE_RTL_TOP_1_ONE_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_TXPE_MSG2TXPE_RTL_TOP_1_ONE_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bc0 */
name|u64
name|rf_pci_retry_buf_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_0_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_0_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bc8 */
name|u64
name|rf_pci_retry_buf_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_1_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_1_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bd0 */
name|u64
name|rf_pci_retry_buf_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_2_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_2_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bd8 */
name|u64
name|rf_pci_retry_buf_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_3_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_3_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08be0 */
name|u64
name|rf_pci_retry_buf_rtl_top_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_4_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_4_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08be8 */
name|u64
name|rf_pci_retry_buf_rtl_top_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_5_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RETRY_BUF_RTL_TOP_5_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08bf0 */
name|u64
name|rf_pci_sot_buf_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_SOT_BUF_RTL_TOP_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_SOT_BUF_RTL_TOP_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08bf8 */
name|u64
name|rf_pci_rx_ph_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PH_RTL_TOP_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PH_RTL_TOP_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
comment|/* 0x08c00 */
name|u64
name|rf_pci_rx_nph_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_NPH_RTL_TOP_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_NPH_RTL_TOP_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 8)
comment|/* 0x08c08 */
name|u64
name|rf_pci_rx_pd_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_0_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_0_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c10 */
name|u64
name|rf_pci_rx_pd_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_1_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_1_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c18 */
name|u64
name|rf_pci_rx_pd_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_2_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_2_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c20 */
name|u64
name|rf_pci_rx_pd_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_3_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_3_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c28 */
name|u64
name|rf_pci_rx_pd_rtl_top_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_4_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_4_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c30 */
name|u64
name|rf_pci_rx_pd_rtl_top_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_5_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_5_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c38 */
name|u64
name|rf_pci_rx_pd_rtl_top_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_6_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_6_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c40 */
name|u64
name|rf_pci_rx_pd_rtl_top_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_7_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_7_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c48 */
name|u64
name|rf_pci_rx_pd_rtl_top_8
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_8_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_8_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c50 */
name|u64
name|rf_pci_rx_pd_rtl_top_9
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_9_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_9_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c58 */
name|u64
name|rf_pci_rx_pd_rtl_top_10
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_10_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_10_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c60 */
name|u64
name|rf_pci_rx_pd_rtl_top_11
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_11_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_PD_RTL_TOP_11_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c68 */
name|u64
name|rf_pci_rx_npd_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_NPD_RTL_TOP_0_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_NPD_RTL_TOP_0_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c70 */
name|u64
name|rf_pci_rx_npd_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_NPD_RTL_TOP_1_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCI_RX_NPD_RTL_TOP_1_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08c78 */
name|u64
name|rf_pic_kdfc_dbl_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_0_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_0_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08c80 */
name|u64
name|rf_pic_kdfc_dbl_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_1_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_1_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08c88 */
name|u64
name|rf_pic_kdfc_dbl_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_2_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_2_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08c90 */
name|u64
name|rf_pic_kdfc_dbl_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_3_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_3_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08c98 */
name|u64
name|rf_pic_kdfc_dbl_rtl_top_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_4_PCI_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PIC_KDFC_DBL_RTL_TOP_4_PCI_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08ca0 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC0_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC0_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08ca8 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC1_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC1_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08cb0 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC2_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC2_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08cb8 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC3_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC3_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08cc0 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC4_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC4_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08cc8 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC5_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC5_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08cd0 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC6_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC6_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08cd8 */
name|u64
name|rf_pcc_txdo_rtl_top_pcc7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC7_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_PCC_TXDO_RTL_TOP_PCC7_RTDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08ce0 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC1_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC1_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC1_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC1_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC1_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08ce8 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC3_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC3_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC3_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC3_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC3_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08cf0 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC5_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC5_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC5_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC5_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC5_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08cf8 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC7_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC7_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC7_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC7_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC7_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d00 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC0_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC0_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC0_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC0_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC0_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d08 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC2_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC2_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC2_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC2_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC2_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d10 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC6_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC6_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC6_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC6_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC6_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d18 */
name|u64
name|rr_pcc_ass_buf_rtl_top_pcc4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC4_RTDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC4_RTDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC4_RTDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC4_RTDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_PCC_ASS_BUF_RTL_TOP_PCC4_RTDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d20 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_0_wrapper0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_0_W0_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_0_W0_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d28 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_1_wrapper0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_1_W0_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_1_W0_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d30 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_2_wrapper0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_2_W0_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_2_WRAPPER0_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d38 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_0_wrapper1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_0_W1_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_0_W1_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d40 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_1_wrapper1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_1_W1_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_1_W1_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d48 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_2_wrapper1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_2_W1_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_2_W1_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d50 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_0_wrapper2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_0_W2_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_0_WRAPPER2_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d58 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_1_wrapper2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_1_W2_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_1_W2_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d60 */
name|u64
name|rf_rocrc_cmdq_bp_rtl_top_2_wrapper2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_2_W2_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_CMDQ_BP_RTL_TOP_2_W2_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d68 */
name|u64
name|rr_rocrc_rxd_rtl_top_rxd0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD0_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD0_WRDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD0_WRDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD0_WRDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD0_WRDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d70 */
name|u64
name|rr_rocrc_rxd_rtl_top_rxd1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD1_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD1_WRDMA_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD1_WRDMA_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD1_WRDMA_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 12, 8)
define|#
directive|define
name|VXGE_HAL_RR_ROCRC_RXD_RTL_TOP_RXD1_WRDMA_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 2)
comment|/* 0x08d78 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_0_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_0_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d80 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_1_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_1_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d88 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_2_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_2_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d90 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_3_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_3_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08d98 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_4_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_4_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08da0 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_5_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_5_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08da8 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_6_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_6_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08db0 */
name|u64
name|rf_rocrc_umq_mdq_rtl_top_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_7_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_UMQ_MDQ_RTL_TOP_7_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08db8 */
name|u64
name|rf_rocrc_immdbuf_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_IMMDBUF_RTL_TOP_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_IMMDBUF_RTL_TOP_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08dc0 */
name|u64
name|rf_rocrc_qcc_byp_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_QCC_BYP_RTL_TOP_0_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_QCC_BYP_RTL_TOP_0_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08dc8 */
name|u64
name|rf_rocrc_qcc_byp_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_QCC_BYP_RTL_TOP_1_WRDMA_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_ROCRC_QCC_BYP_RTL_TOP_1_WRDMA_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08dd0 */
name|u64
name|rr_rmac_da_lkp_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_0_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_0_XGMAC_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_0_XGMAC_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_0_XGMAC_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_0_XGMAC_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 2)
comment|/* 0x08dd8 */
name|u64
name|rr_rmac_da_lkp_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_1_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_1_XGMAC_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_1_XGMAC_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_1_XGMAC_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_1_XGMAC_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 2)
comment|/* 0x08de0 */
name|u64
name|rr_rmac_da_lkp_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_2_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_2_XGMAC_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_2_XGMAC_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_2_XGMAC_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_2_XGMAC_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 2)
comment|/* 0x08de8 */
name|u64
name|rr_rmac_da_lkp_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_3_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_3_XGMAC_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_3_XGMAC_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_3_XGMAC_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_DA_LKP_RTL_TOP_3_XGMAC_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 2)
comment|/* 0x08df0 */
name|u64
name|rr_rmac_pn_lkp_d_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RR_RMAC_PN_LKP_D_RTL_TOP_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_PN_LKP_D_RTL_TOP_XGMAC_NMB_IO_BANK1_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_PN_LKP_D_RTL_TOP_XGMAC_NMB_IO_BANK1_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 2)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_PN_LKP_D_RTL_TOP_XGMAC_NMB_IO_BANK0_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 11, 7)
define|#
directive|define
name|VXGE_HAL_RR_RMAC_PN_LKP_D_RTL_TOP_XGMAC_NMB_IO_BANK0_ADD_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 18, 2)
comment|/* 0x08df8 */
name|u64
name|rf_rmac_pn_lkp_s_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_PN_LKP_S_RTL_TOP_0_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_PN_LKP_S_RTL_TOP_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08e00 */
name|u64
name|rf_rmac_pn_lkp_s_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_PN_LKP_S_RTL_TOP_1_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_PN_LKP_S_RTL_TOP_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08e08 */
name|u64
name|rf_rmac_rth_lkp_rtl_top_0_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_0_0_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_0_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e10 */
name|u64
name|rf_rmac_rth_lkp_rtl_top_1_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_1_0_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_1_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e18 */
name|u64
name|rf_rmac_rth_lkp_rtl_top_0_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_0_1_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_0_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e20 */
name|u64
name|rf_rmac_rth_lkp_rtl_top_1_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_1_1_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_LKP_RTL_TOP_1_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e28 */
name|u64
name|rf_rmac_ds_lkp_rtl_top
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_DS_LKP_RTL_TOP_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_DS_LKP_RTL_TOP_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08e30 */
name|u64
name|rf_rmac_rts_part_rtl_top_0_rmac0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_0_RMAC0_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_0_RMAC0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e38 */
name|u64
name|rf_rmac_rts_part_rtl_top_1_rmac0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_1_RMAC0_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_1_RMAC0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e40 */
name|u64
name|rf_rmac_rts_part_rtl_top_0_rmac1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_0_RMAC1_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_0_RMAC1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e48 */
name|u64
name|rf_rmac_rts_part_rtl_top_1_rmac1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_1_RMAC1_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_1_RMAC1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e50 */
name|u64
name|rf_rmac_rts_part_rtl_top_0_rmac2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_0_RMAC2_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_0_RMAC2_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e58 */
name|u64
name|rf_rmac_rts_part_rtl_top_1_rmac2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_1_RMAC2_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTS_PART_RTL_TOP_1_RMAC2_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e60 */
name|u64
name|rf_rmac_rth_mask_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_0_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e68 */
name|u64
name|rf_rmac_rth_mask_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_1_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e70 */
name|u64
name|rf_rmac_rth_mask_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_2_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_2_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e78 */
name|u64
name|rf_rmac_rth_mask_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_3_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_RTH_MASK_RTL_TOP_3_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 8)
comment|/* 0x08e80 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_0_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08e88 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_1_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08e90 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_2_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_2_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08e98 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_3_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_3_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ea0 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_4_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_4_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ea8 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_5_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_5_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08eb0 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_6_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_6_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08eb8 */
name|u64
name|rf_rmac_vid_lkp_rtl_top_7
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_7_XGMAC_NMB_IO_REPAIR_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_VID_LKP_RTL_TOP_7_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 6)
comment|/* 0x08ec0 */
name|u64
name|rf_rmac_stats_rtl_top_0_stats_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_0_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ec8 */
name|u64
name|rf_rmac_stats_rtl_top_1_stats_0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_0_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_0_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ed0 */
name|u64
name|rf_rmac_stats_rtl_top_0_stats_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_1_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ed8 */
name|u64
name|rf_rmac_stats_rtl_top_1_stats_1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_1_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_1_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ee0 */
name|u64
name|rf_rmac_stats_rtl_top_0_stats_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_2_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_2_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ee8 */
name|u64
name|rf_rmac_stats_rtl_top_1_stats_2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_2_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_2_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ef0 */
name|u64
name|rf_rmac_stats_rtl_top_0_stats_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_3_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_3_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08ef8 */
name|u64
name|rf_rmac_stats_rtl_top_1_stats_3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_3_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_3_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08f00 */
name|u64
name|rf_rmac_stats_rtl_top_0_stats_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_4_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_0_STATS_4_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
comment|/* 0x08f08 */
name|u64
name|rf_rmac_stats_rtl_top_1_stats_4
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_4_XGMAC_NMB_IO_REP_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_RF_RMAC_STATS_RTL_TOP_1_STATS_4_XGMAC_NMB_IO_ALL_FUSE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 7)
name|u8
name|unused09000
index|[
literal|0x09000
operator|-
literal|0x08f10
index|]
decl_stmt|;
comment|/* 0x09000 */
name|u64
name|g3ifcmd_fb_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_INT_STATUS_ERR_G3IF_INT
value|mBIT(0)
comment|/* 0x09008 */
name|u64
name|g3ifcmd_fb_int_mask
decl_stmt|;
comment|/* 0x09010 */
name|u64
name|g3ifcmd_fb_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_ERR_REG_G3IF_CK_DLL_LOCK
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_ERR_REG_G3IF_SM_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_ERR_REG_G3IF_RWDQS_DLL_LOCK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_ERR_REG_G3IF_IOCAL_FAULT
value|mBIT(55)
comment|/* 0x09018 */
name|u64
name|g3ifcmd_fb_err_mask
decl_stmt|;
comment|/* 0x09020 */
name|u64
name|g3ifcmd_fb_err_alarm
decl_stmt|;
comment|/* 0x09028 */
name|u64
name|g3ifcmd_fb_dll_ck0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_CK0_DLL_0_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_CK0_DLL_0_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_CK0_ROLL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_CK0_CMD_ADD_DLL_0_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_CK0_DLL_ENABLE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_CK0_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
comment|/* 0x09030 */
name|u64
name|g3ifcmd_fb_io_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IO_CTRL_DRIVE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IO_CTRL_TERM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
comment|/* 0x09038 */
name|u64
name|g3ifcmd_fb_iocal
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_RST_CYCLES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_RST_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_CORR_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_IOCAL_CTRL_CAL_VALUE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_IOCAL_CTRL_CAL_VALUE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_IOCAL_CTRL_CAL_VALUE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_IOCAL_IOCAL_CTRL_CAL_VALUE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09040 */
name|u64
name|g3ifcmd_fb_master_dll_ck
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_MASTER_DLL_CK_DDR_GR_RAW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_MASTER_DLL_CK_SAMPLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
comment|/* 0x09048 */
name|u64
name|g3ifcmd_fb_dll_training
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_TRAINING_TRA_START
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_TRAINING_TRA_DISABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_TRAINING_START_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_FB_DLL_TRAINING_END_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
name|u8
name|unused09110
index|[
literal|0x09110
operator|-
literal|0x09050
index|]
decl_stmt|;
comment|/* 0x09110 */
name|u64
name|g3ifgr01_fb_group0_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09118 */
name|u64
name|g3ifgr01_fb_group0_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09120 */
name|u64
name|g3ifgr01_fb_group0_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09128 */
name|u64
name|g3ifgr01_fb_group0_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x09130 */
name|u64
name|g3ifgr01_fb_group0_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09138 */
name|u64
name|g3ifgr01_fb_group0_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09140 */
name|u64
name|g3ifgr01_fb_group0_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09148 */
name|u64
name|g3ifgr01_fb_group0_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09150 */
name|u64
name|g3ifgr01_fb_group0_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09158 */
name|u64
name|g3ifgr01_fb_group0_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09160 */
name|u64
name|g3ifgr01_fb_group0_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09168 */
name|u64
name|g3ifgr01_fb_group0_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09170 */
name|u64
name|g3ifgr01_fb_group0_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09178 */
name|u64
name|g3ifgr01_fb_group0_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP0_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
comment|/* 0x09180 */
name|u64
name|g3ifgr01_fb_group1_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09188 */
name|u64
name|g3ifgr01_fb_group1_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09190 */
name|u64
name|g3ifgr01_fb_group1_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09198 */
name|u64
name|g3ifgr01_fb_group1_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x091a0 */
name|u64
name|g3ifgr01_fb_group1_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x091a8 */
name|u64
name|g3ifgr01_fb_group1_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x091b0 */
name|u64
name|g3ifgr01_fb_group1_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x091b8 */
name|u64
name|g3ifgr01_fb_group1_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
comment|/* 0x091c0 */
name|u64
name|g3ifgr01_fb_group1_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORRECTION
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORRECTION
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x091c8 */
name|u64
name|g3ifgr01_fb_group1_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x091d0 */
name|u64
name|g3ifgr01_fb_group1_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x091d8 */
name|u64
name|g3ifgr01_fb_group1_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x091e0 */
name|u64
name|g3ifgr01_fb_group1_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x091e8 */
name|u64
name|g3ifgr01_fb_group1_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_FB_GROUP1_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
name|u8
name|unused09210
index|[
literal|0x09210
operator|-
literal|0x091f0
index|]
decl_stmt|;
comment|/* 0x09210 */
name|u64
name|g3ifgr23_fb_group2_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09218 */
name|u64
name|g3ifgr23_fb_group2_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09220 */
name|u64
name|g3ifgr23_fb_group2_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09228 */
name|u64
name|g3ifgr23_fb_group2_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x09230 */
name|u64
name|g3ifgr23_fb_group2_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09238 */
name|u64
name|g3ifgr23_fb_group2_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09240 */
name|u64
name|g3ifgr23_fb_group2_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09248 */
name|u64
name|g3ifgr23_fb_group2_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09250 */
name|u64
name|g3ifgr23_fb_group2_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORRECTION
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORRECTION
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09258 */
name|u64
name|g3ifgr23_fb_group2_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09260 */
name|u64
name|g3ifgr23_fb_group2_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09268 */
name|u64
name|g3ifgr23_fb_group2_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09270 */
name|u64
name|g3ifgr23_fb_group2_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09278 */
name|u64
name|g3ifgr23_fb_group2_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP2_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
comment|/* 0x09280 */
name|u64
name|g3ifgr23_fb_group3_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09288 */
name|u64
name|g3ifgr23_fb_group3_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09290 */
name|u64
name|g3ifgr23_fb_group3_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09298 */
name|u64
name|g3ifgr23_fb_group3_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x092a0 */
name|u64
name|g3ifgr23_fb_group3_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x092a8 */
name|u64
name|g3ifgr23_fb_group3_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x092b0 */
name|u64
name|g3ifgr23_fb_group3_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x092b8 */
name|u64
name|g3ifgr23_fb_group3_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 4)
comment|/* 0x092c0 */
name|u64
name|g3ifgr23_fb_group3_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORRECTION
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORRECTION
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x092c8 */
name|u64
name|g3ifgr23_fb_group3_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x092d0 */
name|u64
name|g3ifgr23_fb_group3_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x092d8 */
name|u64
name|g3ifgr23_fb_group3_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x092e0 */
name|u64
name|g3ifgr23_fb_group3_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x092e8 */
name|u64
name|g3ifgr23_fb_group3_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_FB_GROUP3_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
name|u8
name|unused09400
index|[
literal|0x09400
operator|-
literal|0x092f0
index|]
decl_stmt|;
comment|/* 0x09400 */
name|u64
name|g3ifcmd_cmu_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_INT_STATUS_ERR_G3IF_INT
value|mBIT(0)
comment|/* 0x09408 */
name|u64
name|g3ifcmd_cmu_int_mask
decl_stmt|;
comment|/* 0x09410 */
name|u64
name|g3ifcmd_cmu_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_ERR_REG_G3IF_CK_DLL_LOCK
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_ERR_REG_G3IF_SM_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_ERR_REG_G3IF_RWDQS_DLL_LOCK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_ERR_REG_G3IF_IOCAL_FAULT
value|mBIT(55)
comment|/* 0x09418 */
name|u64
name|g3ifcmd_cmu_err_mask
decl_stmt|;
comment|/* 0x09420 */
name|u64
name|g3ifcmd_cmu_err_alarm
decl_stmt|;
comment|/* 0x09428 */
name|u64
name|g3ifcmd_cmu_dll_ck0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_CK0_DLL_0_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_CK0_DLL_0_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_CK0_ROLL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_CK0_CMD_ADD_DLL_0_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_CK0_DLL_ENABLE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_CK0_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
comment|/* 0x09430 */
name|u64
name|g3ifcmd_cmu_io_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IO_CTRL_DRIVE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IO_CTRL_TERM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
comment|/* 0x09438 */
name|u64
name|g3ifcmd_cmu_iocal
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_RST_CYCLES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_RST_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_CORR_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_IOCAL_CTRL_CAL_VALUE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_IOCAL_CTRL_CAL_VALUE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_IOCAL_CTRL_CAL_VALUE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_IOCAL_IOCAL_CTRL_CAL_VALUE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09440 */
name|u64
name|g3ifcmd_cmu_master_dll_ck
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_MASTER_DLL_CK_DDR_GR_RAW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_MASTER_DLL_CK_SAMPLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
comment|/* 0x09448 */
name|u64
name|g3ifcmd_cmu_dll_training
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_TRAINING_TRA_START
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_TRAINING_TRA_DISABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_TRAINING_START_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CMU_DLL_TRAINING_END_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
name|u8
name|unused09510
index|[
literal|0x09510
operator|-
literal|0x09450
index|]
decl_stmt|;
comment|/* 0x09510 */
name|u64
name|g3ifgr01_cmu_group0_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09518 */
name|u64
name|g3ifgr01_cmu_group0_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09520 */
name|u64
name|g3ifgr01_cmu_group0_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09528 */
name|u64
name|g3ifgr01_cmu_group0_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_WDQS1_SEL_MASTER_WDQS_CKN
define|\
value|mBIT(31)
comment|/* 0x09530 */
name|u64
name|g3ifgr01_cmu_group0_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09538 */
name|u64
name|g3ifgr01_cmu_group0_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09540 */
name|u64
name|g3ifgr01_cmu_group0_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09548 */
name|u64
name|g3ifgr01_cmu_group0_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09550 */
name|u64
name|g3ifgr01_cmu_group0_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09558 */
name|u64
name|g3ifgr01_cmu_group0_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09560 */
name|u64
name|g3ifgr01_cmu_group0_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09568 */
name|u64
name|g3ifgr01_cmu_group0_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09570 */
name|u64
name|g3ifgr01_cmu_group0_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09578 */
name|u64
name|g3ifgr01_cmu_group0_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP0_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
comment|/* 0x09580 */
name|u64
name|g3ifgr01_cmu_group1_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09588 */
name|u64
name|g3ifgr01_cmu_group1_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09590 */
name|u64
name|g3ifgr01_cmu_group1_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09598 */
name|u64
name|g3ifgr01_cmu_group1_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x095a0 */
name|u64
name|g3ifgr01_cmu_group1_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x095a8 */
name|u64
name|g3ifgr01_cmu_group1_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x095b0 */
name|u64
name|g3ifgr01_cmu_group1_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x095b8 */
name|u64
name|g3ifgr01_cmu_group1_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x095c0 */
name|u64
name|g3ifgr01_cmu_group1_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x095c8 */
name|u64
name|g3ifgr01_cmu_group1_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x095d0 */
name|u64
name|g3ifgr01_cmu_group1_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x095d8 */
name|u64
name|g3ifgr01_cmu_group1_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x095e0 */
name|u64
name|g3ifgr01_cmu_group1_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x095e8 */
name|u64
name|g3ifgr01_cmu_group1_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CMU_GROUP1_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
name|u8
name|unused09610
index|[
literal|0x09610
operator|-
literal|0x095f0
index|]
decl_stmt|;
comment|/* 0x09610 */
name|u64
name|g3ifgr23_cmu_group2_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09618 */
name|u64
name|g3ifgr23_cmu_group2_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09620 */
name|u64
name|g3ifgr23_cmu_group2_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09628 */
name|u64
name|g3ifgr23_cmu_group2_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS1_DLL_ENABLE
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_WDQS1_SEL_MASTER_WDQS_CKN
define|\
value|mBIT(31)
comment|/* 0x09630 */
name|u64
name|g3ifgr23_cmu_group2_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09638 */
name|u64
name|g3ifgr23_cmu_group2_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09640 */
name|u64
name|g3ifgr23_cmu_group2_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09648 */
name|u64
name|g3ifgr23_cmu_group2_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09650 */
name|u64
name|g3ifgr23_cmu_group2_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09658 */
name|u64
name|g3ifgr23_cmu_group2_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09660 */
name|u64
name|g3ifgr23_cmu_group2_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09668 */
name|u64
name|g3ifgr23_cmu_group2_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09670 */
name|u64
name|g3ifgr23_cmu_group2_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09678 */
name|u64
name|g3ifgr23_cmu_group2_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP2_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
comment|/* 0x09680 */
name|u64
name|g3ifgr23_cmu_group3_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09688 */
name|u64
name|g3ifgr23_cmu_group3_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09690 */
name|u64
name|g3ifgr23_cmu_group3_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09698 */
name|u64
name|g3ifgr23_cmu_group3_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x096a0 */
name|u64
name|g3ifgr23_cmu_group3_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x096a8 */
name|u64
name|g3ifgr23_cmu_group3_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x096b0 */
name|u64
name|g3ifgr23_cmu_group3_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x096b8 */
name|u64
name|g3ifgr23_cmu_group3_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ACT_TRAINING5_DISABLE
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x096c0 */
name|u64
name|g3ifgr23_cmu_group3_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x096c8 */
name|u64
name|g3ifgr23_cmu_group3_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x096d0 */
name|u64
name|g3ifgr23_cmu_group3_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x096d8 */
name|u64
name|g3ifgr23_cmu_group3_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x096e0 */
name|u64
name|g3ifgr23_cmu_group3_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x096e8 */
name|u64
name|g3ifgr23_cmu_group3_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CMU_GROUP3_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
name|u8
name|unused09800
index|[
literal|0x09800
operator|-
literal|0x096f0
index|]
decl_stmt|;
comment|/* 0x09800 */
name|u64
name|g3ifcmd_cml_int_status
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_INT_STATUS_ERR_G3IF_INT
value|mBIT(0)
comment|/* 0x09808 */
name|u64
name|g3ifcmd_cml_int_mask
decl_stmt|;
comment|/* 0x09810 */
name|u64
name|g3ifcmd_cml_err_reg
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_ERR_REG_G3IF_CK_DLL_LOCK
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_ERR_REG_G3IF_SM_ERR
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_ERR_REG_G3IF_RWDQS_DLL_LOCK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_ERR_REG_G3IF_IOCAL_FAULT
value|mBIT(55)
comment|/* 0x09818 */
name|u64
name|g3ifcmd_cml_err_mask
decl_stmt|;
comment|/* 0x09820 */
name|u64
name|g3ifcmd_cml_err_alarm
decl_stmt|;
comment|/* 0x09828 */
name|u64
name|g3ifcmd_cml_dll_ck0
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_CK0_DLL_0_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_CK0_DLL_0_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_CK0_ROLL
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_CK0_CMD_ADD_DLL_0_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_CK0_DLL_ENABLE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_CK0_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
comment|/* 0x09830 */
name|u64
name|g3ifcmd_cml_io_ctrl
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IO_CTRL_DRIVE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IO_CTRL_TERM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
comment|/* 0x09838 */
name|u64
name|g3ifcmd_cml_iocal
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_RST_CYCLES
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_RST_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_CORR_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_IOCAL_CTRL_CAL_VALUE0
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 33, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_IOCAL_CTRL_CAL_VALUE1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_IOCAL_CTRL_CAL_VALUE2
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_IOCAL_IOCAL_CTRL_CAL_VALUE3
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09840 */
name|u64
name|g3ifcmd_cml_master_dll_ck
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_MASTER_DLL_CK_DDR_GR_RAW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_MASTER_DLL_CK_SAMPLE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
comment|/* 0x09848 */
name|u64
name|g3ifcmd_cml_dll_training
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_TRAINING_TRA_START
value|mBIT(6)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_TRAINING_TRA_DISABLE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_TRAINING_START_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFCMD_CML_DLL_TRAINING_END_CODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 7)
name|u8
name|unused09910
index|[
literal|0x09910
operator|-
literal|0x09850
index|]
decl_stmt|;
comment|/* 0x09910 */
name|u64
name|g3ifgr01_cml_group0_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09918 */
name|u64
name|g3ifgr01_cml_group0_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09920 */
name|u64
name|g3ifgr01_cml_group0_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09928 */
name|u64
name|g3ifgr01_cml_group0_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_WDQS1_SEL_MASTER_WDQS_CKN
define|\
value|mBIT(31)
comment|/* 0x09930 */
name|u64
name|g3ifgr01_cml_group0_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09938 */
name|u64
name|g3ifgr01_cml_group0_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09940 */
name|u64
name|g3ifgr01_cml_group0_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09948 */
name|u64
name|g3ifgr01_cml_group0_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09950 */
name|u64
name|g3ifgr01_cml_group0_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09958 */
name|u64
name|g3ifgr01_cml_group0_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09960 */
name|u64
name|g3ifgr01_cml_group0_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09968 */
name|u64
name|g3ifgr01_cml_group0_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09970 */
name|u64
name|g3ifgr01_cml_group0_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09978 */
name|u64
name|g3ifgr01_cml_group0_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP0_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
comment|/* 0x09980 */
name|u64
name|g3ifgr01_cml_group1_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09988 */
name|u64
name|g3ifgr01_cml_group1_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09990 */
name|u64
name|g3ifgr01_cml_group1_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09998 */
name|u64
name|g3ifgr01_cml_group1_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x099a0 */
name|u64
name|g3ifgr01_cml_group1_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x099a8 */
name|u64
name|g3ifgr01_cml_group1_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x099b0 */
name|u64
name|g3ifgr01_cml_group1_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x099b8 */
name|u64
name|g3ifgr01_cml_group1_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x099c0 */
name|u64
name|g3ifgr01_cml_group1_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x099c8 */
name|u64
name|g3ifgr01_cml_group1_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x099d0 */
name|u64
name|g3ifgr01_cml_group1_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x099d8 */
name|u64
name|g3ifgr01_cml_group1_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x099e0 */
name|u64
name|g3ifgr01_cml_group1_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x099e8 */
name|u64
name|g3ifgr01_cml_group1_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR01_CML_GROUP1_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
name|u8
name|unused09a10
index|[
literal|0x09a10
operator|-
literal|0x099f0
index|]
decl_stmt|;
comment|/* 0x09a10 */
name|u64
name|g3ifgr23_cml_group2_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09a18 */
name|u64
name|g3ifgr23_cml_group2_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09a20 */
name|u64
name|g3ifgr23_cml_group2_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09a28 */
name|u64
name|g3ifgr23_cml_group2_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_WDQS1_SEL_MASTER_WDQS_CKN
define|\
value|mBIT(31)
comment|/* 0x09a30 */
name|u64
name|g3ifgr23_cml_group2_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09a38 */
name|u64
name|g3ifgr23_cml_group2_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09a40 */
name|u64
name|g3ifgr23_cml_group2_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09a48 */
name|u64
name|g3ifgr23_cml_group2_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09a50 */
name|u64
name|g3ifgr23_cml_group2_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09a58 */
name|u64
name|g3ifgr23_cml_group2_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09a60 */
name|u64
name|g3ifgr23_cml_group2_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09a68 */
name|u64
name|g3ifgr23_cml_group2_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09a70 */
name|u64
name|g3ifgr23_cml_group2_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09a78 */
name|u64
name|g3ifgr23_cml_group2_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP2_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
comment|/* 0x09a80 */
name|u64
name|g3ifgr23_cml_group3_dll_rdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS_ATRA_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS_ATRA_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09a88 */
name|u64
name|g3ifgr23_cml_group3_dll_rdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS1_DLL_ENABLE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS1_DLL_ENABLE_ATRA
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_RDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
comment|/* 0x09a90 */
name|u64
name|g3ifgr23_cml_group3_dll_wdqs
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS_SA_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS_SB_CAL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS_DDR_DLL_S
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 57, 7)
comment|/* 0x09a98 */
name|u64
name|g3ifgr23_cml_group3_dll_wdqs1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS1_ROLL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS1_DLL_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS1_DLL_UPD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_WDQS1_SEL_MASTER_WDQS_CKN
value|mBIT(31)
comment|/* 0x09aa0 */
name|u64
name|g3ifgr23_cml_group3_dll_training1
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING1_DDR_TRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING1_DDR_TRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING1_DDR_TRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 17, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING1_DDR_ATRA_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING1_DDR_ATRA_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING1_DDR_ATRA_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 49, 7)
comment|/* 0x09aa8 */
name|u64
name|g3ifgr23_cml_group3_dll_training2
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING2_DDR_ATRA_PASS_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING2_DDR_ATRA_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING2_DDR_ATRA_TIMER_FAIL_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09ab0 */
name|u64
name|g3ifgr23_cml_group3_dll_training3
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING3_DLL_TRA_DATA00
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING3_DLL_TRA_DATA01
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
comment|/* 0x09ab8 */
name|u64
name|g3ifgr23_cml_group3_dll_act_training5
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ACT_TRAINING5_START_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ACT_TRAINING5_END_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ACT_TRAINING5_DISABLE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ACT_TRAINING5_TCNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 28, 4)
comment|/* 0x09ac0 */
name|u64
name|g3ifgr23_cml_group3_dll_training6
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING6_DLL_TRA_EN_HALF_EYE_VALID
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING6_DLL_ATRA_EN_HALF_EYE_VALID
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING6_DLL_TRA_EN_MASTER_CORR
define|\
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING6_DLL_ATRA_EN_MASTER_CORR
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING6_DLL_SEL_TRA_ONLY
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRAINING6_DLL_EN_MOVING_AVR
value|mBIT(47)
comment|/* 0x09ac8 */
name|u64
name|g3ifgr23_cml_group3_dll_atra_offset
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_OFFSET_EQUATION
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_OFFSET_DDR_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 8, 8)
comment|/* 0x09ad0 */
name|u64
name|g3ifgr23_cml_group3_dll_tra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_TRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09ad8 */
name|u64
name|g3ifgr23_cml_group3_dll_atra_hold
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_HOLD_DDR_MASTER_MIN
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_HOLD_DDR_MASTER_MAX
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_HOLD_DDR_TIME
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 24)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_HOLD_DDR_UPDATES
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 40, 24)
comment|/* 0x09ae0 */
name|u64
name|g3ifgr23_cml_group3_dll_master_codes
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_MASTER_CODES_DDR_RDQS_TRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_MASTER_CODES_DDR_RDQS_ATRA_HOLD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_MASTER_CODES_DDR_WDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_MASTER_CODES_DDR_RDQS_RAW
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
comment|/* 0x09ae8 */
name|u64
name|g3ifgr23_cml_group3_dll_atra_timer
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_TIMER_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_G3IFGR23_CML_GROUP3_DLL_ATRA_TIMER_ENABLED
value|mBIT(23)
name|u8
name|unused09b00
index|[
literal|0x09b00
operator|-
literal|0x09af0
index|]
decl_stmt|;
comment|/* 0x09b00 */
name|u64
name|vpath_to_vplane_map
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_VPATH_TO_VPLANE_MAP_VPATH_TO_VPLANE_MAP
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 3, 5)
name|u8
name|unused09c30
index|[
literal|0x09c30
operator|-
literal|0x09b88
index|]
decl_stmt|;
comment|/* 0x09c30 */
name|u64
name|xgxs_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_SIG_DETECT_FORCE_LOS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_SIG_DETECT_FORCE_VALID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_SEL_INFO_0
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_SEL_INFO_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_TX_LANE0_SKEW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_TX_LANE1_SKEW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_TX_LANE2_SKEW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_CFG_PORT_TX_LANE3_SKEW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 4)
comment|/* 0x09c40 */
name|u64
name|xgxs_rxber_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_RXBER_CFG_PORT_INTERVAL_DUR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_RXBER_CFG_PORT_RXGXS_INTERVAL_CNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 48)
comment|/* 0x09c50 */
name|u64
name|xgxs_rxber_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_RXBER_STATUS_PORT_RXGXS_RXGXS_LANE_A_ERR_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_XGXS_RXBER_STATUS_PORT_RXGXS_RXGXS_LANE_B_ERR_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_XGXS_RXBER_STATUS_PORT_RXGXS_RXGXS_LANE_C_ERR_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_XGXS_RXBER_STATUS_PORT_RXGXS_RXGXS_LANE_D_ERR_CNT
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 16)
comment|/* 0x09c60 */
name|u64
name|xgxs_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_TX_ACTIVITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_RX_ACTIVITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_CTC_FIFO_ERR
value|BIT(11)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_BYTE_SYNC_LOST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_CTC_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_ALIGNMENT_ERR
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_DEC_ERR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_SKIP_INS_REQ
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_STATUS_PORT_XMACJ_PCS_SKIP_DEL_REQ
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 36, 4)
comment|/* 0x09c70 */
name|u64
name|xgxs_pma_reset_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_PMA_RESET_PORT_SERDES_RESET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
name|u8
name|unused09c90
index|[
literal|0x09c90
operator|-
literal|0x09c80
index|]
decl_stmt|;
comment|/* 0x09c90 */
name|u64
name|xgxs_static_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_STATIC_CFG_PORT_FW_CTRL_SERDES
value|mBIT(3)
name|u8
name|unused09cc0
index|[
literal|0x09cc0
operator|-
literal|0x09ca0
index|]
decl_stmt|;
comment|/* 0x09cc0 */
name|u64
name|xgxs_serdes_fw_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_TX_EN_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_TX_EN_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_TX_EN_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_TX_EN_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_EN_LANE0
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_EN_LANE1
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_EN_LANE2
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_EN_LANE3
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_PLL_PWRON_LANE0
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_PLL_PWRON_LANE1
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_PLL_PWRON_LANE2
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_PLL_PWRON_LANE3
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_TERM_EN_LANE0
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_TERM_EN_LANE1
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_TERM_EN_LANE2
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_TERM_EN_LANE3
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_MPLL_CK_OFF
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_MPLL_PWRON
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_CKO_WORD_CON
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RESET_N
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_CKO_WORD_READY
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_CK_READY_LANE0
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_CK_READY_LANE1
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_CK_READY_LANE2
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_RX_CK_READY_LANE3
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_FW_CFG_PORT_TRUST_HW_RX_CK_READY
value|mBIT(55)
comment|/* 0x09cd0 */
name|u64
name|xgxs_serdes_tx_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_BOOST_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_BOOST_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_BOOST_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_BOOST_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 12, 4)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_ATTEN_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_ATTEN_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_ATTEN_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 25, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_ATTEN_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CALC_LANE0
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CALC_LANE1
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CALC_LANE2
value|mBIT(34)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CALC_LANE3
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CLK_ALIGN_LANE0
value|mBIT(36)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CLK_ALIGN_LANE1
value|mBIT(37)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CLK_ALIGN_LANE2
value|mBIT(38)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CLK_ALIGN_LANE3
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CKO_EN_LANE0
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CKO_EN_LANE1
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CKO_EN_LANE2
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_CKO_EN_LANE3
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_EDGERATE_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 44, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_EDGERATE_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 46, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_EDGERATE_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_EDGERATE_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 50, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_TX_CFG_PORT_TX_LVL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 55, 5)
comment|/* 0x09ce0 */
name|u64
name|xgxs_serdes_rx_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_ALIGN_EN_LANE0
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_ALIGN_EN_LANE1
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_ALIGN_EN_LANE2
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_ALIGN_EN_LANE3
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_EQ_VAL_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_EQ_VAL_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 9, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_EQ_VAL_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 13, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_EQ_VAL_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 17, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_DPLL_MODE_LANE0
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_DPLL_MODE_LANE1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_DPLL_MODE_LANE2
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 29, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_RX_CFG_PORT_RX_DPLL_MODE_LANE3
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 33, 3)
comment|/* 0x09cf0 */
name|u64
name|xgxs_serdes_extra_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_DPLL_RESET_LANE0
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_DPLL_RESET_LANE1
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_DPLL_RESET_LANE2
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_DPLL_RESET_LANE3
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_LOS_CTL_LANE0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_LOS_CTL_LANE1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_LOS_CTL_LANE2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_LOS_CTL_LANE3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_WIDE_XFACE
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_RTUNE_DO_TUNE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_LOS_LVL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_CKO_ALIVE_CON
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 28, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_MPLL_SS_EN
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_MPLL_INT_CTL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 33, 3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_EXTRA_CFG_PORT_MPLL_PROP_CTL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 37, 3)
comment|/* 0x09d00 */
name|u64
name|xgxs_serdes_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_COMMA_DET_LANE0
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_COMMA_DET_LANE1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_COMMA_DET_LANE2
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_COMMA_DET_LANE3
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 6, 2)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_RXPRES_LANE0
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_RXPRES_LANE1
value|mBIT(9)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_RXPRES_LANE2
value|mBIT(10)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_RXPRES_LANE3
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_DONE_LANE0
value|mBIT(12)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_DONE_LANE1
value|mBIT(13)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_DONE_LANE2
value|mBIT(14)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_TX_DONE_LANE3
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_PLL_STATE_LANE0
value|mBIT(16)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_PLL_STATE_LANE1
value|mBIT(17)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_PLL_STATE_LANE2
value|mBIT(18)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_PLL_STATE_LANE3
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_VALID_LANE0
value|mBIT(20)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_VALID_LANE1
value|mBIT(21)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_VALID_LANE2
value|mBIT(22)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_RX_VALID_LANE3
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_LOS_LANE0
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_LOS_LANE1
value|mBIT(25)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_LOS_LANE2
value|mBIT(26)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_LOS_LANE3
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_OP_DONE_ASSERTED
value|mBIT(30)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_OP_DONE_DEASSERTED
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_POWER_GOOD
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_STATUS_PORT_XPRG_SERDES_INIT_COMPLETE
value|mBIT(39)
comment|/* 0x09d10 */
name|u64
name|xgxs_serdes_cr_access_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_CR_ACCESS_PORT_WE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_CR_ACCESS_PORT_STROBE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_CR_ACCESS_PORT_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_XGXS_SERDES_CR_ACCESS_PORT_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
name|u8
name|unused09d40
index|[
literal|0x09d40
operator|-
literal|0x09d20
index|]
decl_stmt|;
comment|/* 0x09d40 */
name|u64
name|xgxs_info_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XGXS_INFO_PORT_XMACJ_INFO_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_XGXS_INFO_PORT_XMACJ_INFO_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
comment|/* 0x09d50 */
name|u64
name|ratemgmt_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RATEMGMT_CFG_PORT_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 2)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_CFG_PORT_RATE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_CFG_PORT_FIXED_USE_FSM
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_CFG_PORT_ANTP_USE_FSM
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_CFG_PORT_ANBE_USE_FSM
value|mBIT(19)
comment|/* 0x09d60 */
name|u64
name|ratemgmt_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RATEMGMT_STATUS_PORT_RATEMGMT_COMPLETE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_STATUS_PORT_RATEMGMT_RATE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_STATUS_PORT_RATEMGMT_MAC_MATCHES_PHY
value|mBIT(11)
name|u8
name|unused09d80
index|[
literal|0x09d80
operator|-
literal|0x09d70
index|]
decl_stmt|;
comment|/* 0x09d80 */
name|u64
name|ratemgmt_fixed_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RATEMGMT_FIXED_CFG_PORT_RESTART
value|mBIT(7)
comment|/* 0x09d90 */
name|u64
name|ratemgmt_antp_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_RESTART
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_USE_PREAMBLE_EXT_PHY
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_USE_ACT_SEL
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_T_RETRY_PHY_QUERY
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_T_WAIT_MDIO_RESP
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_T_LDOWN_REAUTO_RESP
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 24, 4)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_ADVERTISE_10G
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANTP_CFG_PORT_ADVERTISE_1G
value|mBIT(35)
comment|/* 0x09da0 */
name|u64
name|ratemgmt_anbe_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_RESTART
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_PARALLEL_DETECT_10G_KX4_ENABLE
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_PARALLEL_DETECT_1G_KX_ENABLE
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_T_SYNC_10G_KX4
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 4)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_T_SYNC_1G_KX
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 20, 4)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_T_DME_EXCHANGE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 4)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_ADVERTISE_10G_KX4
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_RATEMGMT_ANBE_CFG_PORT_ADVERTISE_1G_KX
value|mBIT(35)
comment|/* 0x09db0 */
name|u64
name|anbe_cfg_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANBE_CFG_PORT_RESET_CFG_REGS
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_ANBE_CFG_PORT_ALIGN_10G_KX4_OVERRIDE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_ANBE_CFG_PORT_SYNC_1G_KX_OVERRIDE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 14, 2)
comment|/* 0x09dc0 */
name|u64
name|anbe_mgr_ctrl_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANBE_MGR_CTRL_PORT_WE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ANBE_MGR_CTRL_PORT_STROBE
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ANBE_MGR_CTRL_PORT_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 15, 9)
define|#
directive|define
name|VXGE_HAL_ANBE_MGR_CTRL_PORT_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
name|u8
name|unused09de0
index|[
literal|0x09de0
operator|-
literal|0x09dd0
index|]
decl_stmt|;
comment|/* 0x09de0 */
name|u64
name|anbe_fw_mstr_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANBE_FW_MSTR_PORT_CONNECT_BEAN_TO_SERDES
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ANBE_FW_MSTR_PORT_TX_ZEROES_TO_SERDES
value|mBIT(7)
comment|/* 0x09df0 */
name|u64
name|anbe_hwfsm_gen_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_CHOSE_10G_KX4_USING_PD
define|\
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_CHOSE_10G_KX4_USING_DME
define|\
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_CHOSE_1G_KX_USING_PD
define|\
value|mBIT(11)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_CHOSE_1G_KX_USING_DME
define|\
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_ANBEFSM_STATE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 18, 6)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_BEAN_NEXT_PAGE_RECEIVED
define|\
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_BEAN_PARALLEL_DETECT_FAULT
define|\
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_BEAN_BASE_PAGE_RECEIVED
define|\
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_BEAN_AUTONEG_COMPLETE
define|\
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXP_NP_BEFORE_BP
define|\
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXP_AN_COMPL_BEFORE_BP
define|\
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXP_AN_COMPL_BEFORE_NP
define|\
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXP_MODE_WHEN_AN_COMPL
define|\
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_COUNT_BP
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 56, 4)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_GEN_STATUS_PORT_RATEMGMT_COUNT_NP
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 60, 4)
comment|/* 0x09e00 */
name|u64
name|anbe_hwfsm_bp_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_FEC_ENABLE
value|mBIT(32)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_FEC_ABILITY
value|mBIT(33)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_10G_KR_CAPABLE
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_10G_KX4_CAPABLE
value|mBIT(41)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_1G_KX_CAPABLE
value|mBIT(42)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_TX_NONCE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 43, 5)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_NP
value|mBIT(48)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_ACK
value|mBIT(49)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_REMOTE_FAULT
value|mBIT(50)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_ASM_DIR
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_PAUSE
value|mBIT(53)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_ECHOED_NONCE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 54, 5)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_SELECTOR_FIELD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 59, 5)
comment|/* 0x09e10 */
name|u64
name|anbe_hwfsm_np_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_NP_STATUS_PORT_RATEMGMT_NP_BITS_47_TO_32
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_ANBE_HWFSM_NP_STATUS_PORT_RATEMGMT_NP_BITS_31_TO_0
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
name|u8
name|unused09e30
index|[
literal|0x09e30
operator|-
literal|0x09e20
index|]
decl_stmt|;
comment|/* 0x09e30 */
name|u64
name|antp_gen_cfg_port
index|[
literal|2
index|]
decl_stmt|;
comment|/* 0x09e40 */
name|u64
name|antp_hwfsm_gen_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_CHOSE_10G
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_CHOSE_1G
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_ANTPFSM_STATE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 10, 6)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXPECTED_TIMEOUT
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_AUTONEG_COMPLETE
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXPECTED_NO_LP_XNP
define|\
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_GOT_LP_XNP
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXPECTED_MESSAGE_CODE
define|\
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_GOT_LP_MESSAGE_CODE_10G_1K
define|\
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXPECTED_NO_HCD
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_FOUND_HCD
value|mBIT(47)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_UNEXPECTED_INVALID_RATE
define|\
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_VALID_RATE
value|mBIT(55)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_GEN_STATUS_PORT_RATEMGMT_PERSISTENT_LDOWN
value|mBIT(59)
comment|/* 0x09e50 */
name|u64
name|antp_hwfsm_bp_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_NP
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_ACK
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_RF
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_XNP
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_ABILITY_FIELD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 4, 7)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_SELECTOR_FIELD
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 11, 5)
comment|/* 0x09e60 */
name|u64
name|antp_hwfsm_xnp_status_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_NP
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_ACK
value|mBIT(1)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_MP
value|mBIT(2)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_ACK2
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_TOGGLE
value|mBIT(4)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_MESSAGE_CODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 5, 11)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_UNF_CODE_FIELD1
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_UNF_CODE_FIELD2
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 16)
comment|/* 0x09e70 */
name|u64
name|mdio_mgr_access_port
index|[
literal|2
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_STROBE_ONE
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 5, 3)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DEVAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 11, 5)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ST_PATTERN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 2)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_PREAMBLE
value|mBIT(51)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_PRTAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 55, 5)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_STROBE_TWO
value|mBIT(63)
name|u8
name|unused09ea0
index|[
literal|0x09ea0
operator|-
literal|0x09e80
index|]
decl_stmt|;
comment|/* 0x09ea0 */
name|u64
name|mdio_gen_cfg_port
index|[
literal|2
index|]
decl_stmt|;
name|u8
name|unused0a200
index|[
literal|0x0a200
operator|-
literal|0x09eb0
index|]
decl_stmt|;
comment|/* 0x0a200 */
name|u64
name|xmac_vsport_choices_vh
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_XMAC_VSPORT_CHOICES_VH_VSPORT_VECTOR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
name|u8
name|unused0a400
index|[
literal|0x0a400
operator|-
literal|0x0a288
index|]
decl_stmt|;
comment|/* 0x0a400 */
name|u64
name|rx_thresh_cfg_vp
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_VP_PAUSE_LOW_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_VP_PAUSE_HIGH_THR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_VP_RED_THR_0
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_VP_RED_THR_1
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_VP_RED_THR_2
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RX_THRESH_CFG_VP_RED_THR_3
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
name|u8
name|unused0ac00
index|[
literal|0x0ac00
operator|-
literal|0x0a488
index|]
decl_stmt|;
comment|/* 0x0ac00 */
name|u64
name|fau_adaptive_lro_vpath_enable
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_ADAPTIVE_LRO_VPATH_ENABLE_EN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 17)
comment|/* 0x0ac08 */
name|u64
name|fau_adaptive_lro_base_sid_vp
index|[
literal|17
index|]
decl_stmt|;
define|#
directive|define
name|VXGE_HAL_FAU_ADAPTIVE_LRO_BASE_SID_VP_VALUE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 2, 6)
define|#
directive|define
name|VXGE_HAL_FAU_ADAPTIVE_LRO_BASE_SID_VP_USE_HASH_WIDTH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 11, 5)
block|}
name|vxge_hal_mrpcim_reg_t
typedef|;
end_typedef

begin_macro
name|__EXTERN_END_DECLS
end_macro

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* VXGE_HAL_MRPCIM_REGS_H */
end_comment

end_unit

