-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bgn_inference is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of bgn_inference is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "bgn_inference_bgn_inference,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.627000,HLS_SYN_LAT=8371,HLS_SYN_TPT=none,HLS_SYN_MEM=104,HLS_SYN_DSP=0,HLS_SYN_FF=3518,HLS_SYN_LUT=3459,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_img_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal prediction_ap_vld : STD_LOGIC;
    signal hidden_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_ce0 : STD_LOGIC;
    signal hidden_out_we0 : STD_LOGIC;
    signal hidden_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_done : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_idle : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_ready : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_input_img_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_input_img_ce0 : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_ce0 : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_we0 : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_ce : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_ce : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_done : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_idle : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_ready : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_ce0 : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_class_idx_23_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_class_idx_23_out_ap_vld : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_ce : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_ce : STD_LOGIC;
    signal grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_113_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_113_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_113_ce : STD_LOGIC;
    signal grp_fu_117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_117_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_117_ce : STD_LOGIC;
    signal grp_fu_117_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_img_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_img_ce0 : OUT STD_LOGIC;
        input_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hidden_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        hidden_out_ce0 : OUT STD_LOGIC;
        hidden_out_we0 : OUT STD_LOGIC;
        hidden_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_113_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_ce : OUT STD_LOGIC;
        grp_fu_117_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_117_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_117_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_117_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_117_p_ce : OUT STD_LOGIC );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hidden_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        hidden_out_ce0 : OUT STD_LOGIC;
        hidden_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        class_idx_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        class_idx_23_out_ap_vld : OUT STD_LOGIC;
        grp_fu_113_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_113_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_ce : OUT STD_LOGIC;
        grp_fu_117_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_117_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_117_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_117_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_117_p_ce : OUT STD_LOGIC );
    end component;


    component bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        prediction : IN STD_LOGIC_VECTOR (31 downto 0);
        prediction_ap_vld : IN STD_LOGIC;
        input_img_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        input_img_ce0 : IN STD_LOGIC;
        input_img_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    hidden_out_U : component bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_out_address0,
        ce0 => hidden_out_ce0,
        we0 => hidden_out_we0,
        d0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_d0,
        q0 => hidden_out_q0);

    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79 : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start,
        ap_done => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_done,
        ap_idle => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_idle,
        ap_ready => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_ready,
        input_img_address0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_input_img_address0,
        input_img_ce0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_input_img_ce0,
        input_img_q0 => input_img_q0,
        hidden_out_address0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_address0,
        hidden_out_ce0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_ce0,
        hidden_out_we0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_we0,
        hidden_out_d0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_d0,
        grp_fu_113_p_din0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din0,
        grp_fu_113_p_din1 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din1,
        grp_fu_113_p_opcode => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_opcode,
        grp_fu_113_p_dout0 => grp_fu_113_p2,
        grp_fu_113_p_ce => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_ce,
        grp_fu_117_p_din0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din0,
        grp_fu_117_p_din1 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din1,
        grp_fu_117_p_opcode => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_opcode,
        grp_fu_117_p_dout0 => grp_fu_117_p2,
        grp_fu_117_p_ce => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_ce);

    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93 : component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start,
        ap_done => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_done,
        ap_idle => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_idle,
        ap_ready => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_ready,
        hidden_out_address0 => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_address0,
        hidden_out_ce0 => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_ce0,
        hidden_out_q0 => hidden_out_q0,
        class_idx_23_out => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_class_idx_23_out,
        class_idx_23_out_ap_vld => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_class_idx_23_out_ap_vld,
        grp_fu_113_p_din0 => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din0,
        grp_fu_113_p_din1 => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din1,
        grp_fu_113_p_opcode => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_opcode,
        grp_fu_113_p_dout0 => grp_fu_113_p2,
        grp_fu_113_p_ce => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_ce,
        grp_fu_117_p_din0 => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din0,
        grp_fu_117_p_din1 => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din1,
        grp_fu_117_p_opcode => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_opcode,
        grp_fu_117_p_dout0 => grp_fu_117_p2,
        grp_fu_117_p_ce => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_ce);

    CTRL_s_axi_U : component bgn_inference_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        prediction => grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_class_idx_23_out,
        prediction_ap_vld => prediction_ap_vld,
        input_img_address0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_input_img_address0,
        input_img_ce0 => grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_input_img_ce0,
        input_img_q0 => input_img_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    fadd_32ns_32ns_32_5_full_dsp_1_U26 : component bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_113_p0,
        din1 => grp_fu_113_p1,
        ce => grp_fu_113_ce,
        dout => grp_fu_113_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U27 : component bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_117_p0,
        din1 => grp_fu_117_p1,
        ce => grp_fu_117_ce,
        opcode => grp_fu_117_opcode,
        dout => grp_fu_117_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_ready = ap_const_logic_1)) then 
                    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_ready = ap_const_logic_1)) then 
                    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_done, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_done)
    begin
        if ((grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_done)
    begin
        if ((grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg;
    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg;

    grp_fu_113_ce_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_ce, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_113_ce <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_113_ce <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_ce;
        else 
            grp_fu_113_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_113_p0_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din0, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_113_p0 <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_113_p0 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din0;
        else 
            grp_fu_113_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_113_p1_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din1, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_113_p1 <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_113_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_113_p1 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_113_p_din1;
        else 
            grp_fu_113_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_117_ce_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_ce, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_117_ce <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_117_ce <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_ce;
        else 
            grp_fu_117_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_117_opcode_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_opcode, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_117_opcode <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_117_opcode <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_opcode;
        else 
            grp_fu_117_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_117_p0_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din0, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_117_p0 <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_117_p0 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din0;
        else 
            grp_fu_117_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_117_p1_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din1, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_117_p1 <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_grp_fu_117_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_117_p1 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_grp_fu_117_p_din1;
        else 
            grp_fu_117_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hidden_out_address0_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_address0, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_out_address0 <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_out_address0 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_address0;
        else 
            hidden_out_address0 <= "XXXXXXX";
        end if; 
    end process;


    hidden_out_ce0_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_ce0, grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_out_ce0 <= grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_hidden_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_out_ce0 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_ce0;
        else 
            hidden_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_out_we0_assign_proc : process(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_out_we0 <= grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_hidden_out_we0;
        else 
            hidden_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prediction_ap_vld_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            prediction_ap_vld <= ap_const_logic_1;
        else 
            prediction_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
