41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 9 63 125 43 0 \NUL
Armendariz, Jake
22 8 96 73 76 0 \NUL
jsarmend
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 33 384 92 365 0
a_0
22 24 469 381 449 0 \NUL
The output is the decimal value of the binary switches.
22 25 491 271 471 0 \NUL
a_0 is linked to in_0 as 'one's place' 
22 431 429 684 409 0 \NUL
Output will show the 3 least significant
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 429 449 704 429 0 \NUL
 binary digits of any number < 16 squared
22 271 745 701 725 0 \NUL
These outputs will match as they are all based off of one equation
22 200 764 741 744 0 \NUL
C_0 achieves this with multiple gates, c_1 with nand gates and c_2 with nor gatees
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 69 119 621 99 0 \NUL
Input                                                                                                                                 
22 452 305 654 285 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 24 512 366 492 0 \NUL
and a_1 is linked to a_1 as the '2's place' and so on
22 154 94 596 74 0 \NUL
Wiring related to these switches is located on the following pages :)
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 89 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Armendariz, Jake
22 8 96 48 76 0 \NUL
sslug
19 392 168 451 149 0
a0
22 336 584 514 564 0 \NUL
Part D Output (Extra Credit)
7 448 496 497 447 0 1
19 424 408 483 389 0
c0
7 496 408 545 359 0 1
7 496 456 545 407 0 1
7 448 376 497 327 0 1
19 424 432 483 413 0
c1
19 424 288 483 269 0
b0
7 496 288 545 239 0 1
7 496 336 545 287 0 1
7 448 256 497 207 0 1
19 424 312 483 293 0
b1
19 344 200 403 181 0
a1
7 400 496 449 447 0 1
19 384 528 443 509 0
d0
19 344 504 403 485 0
d1
7 360 456 409 407 0 1
19 296 456 355 437 0
e1
19 296 424 355 405 0
e0
7 360 408 409 359 0 1
7 400 376 449 327 0 1
7 360 336 409 287 0 1
19 296 288 355 269 0
f1
19 296 248 355 229 0
f0
7 360 288 409 239 0 1
7 400 256 449 207 0 1
19 296 376 355 357 0
g1
19 296 344 355 325 0
g0
7 200 376 249 327 0 1
7 152 376 201 327 0 1
19 136 408 195 389 0
h0
19 96 384 155 365 0
h1
22 280 32 735 12 0 \NUL
Do not add any circuitry to this page. You may delete the components
22 280 88 668 68 0 \NUL
Your circuit must use senders to interface with these LEDs.
22 280 56 650 36 0 \NUL
on this page if you are not implementing the extra credit.
22 280 120 694 100 0 \NUL
Extra credit implemented? No, sorry afraid of power shutting off
22 36 538 266 518 0 \NUL
placeholder senders and receivers
20 46 696 105 677 0
e1
20 46 720 105 701 0
e0
20 46 744 105 725 0
f1
20 45 669 104 650 0
f0
20 44 641 103 622 0
g1
20 39 611 98 592 0
g0
20 43 584 102 565 0
h1
20 49 559 108 540 0
h0
20 109 565 168 546 0
a1
20 109 589 168 570 0
a0
20 109 661 168 642 0
c1
20 104 694 163 675 0
c0
20 104 718 163 699 0
d1
20 104 742 163 723 0
d0
20 108 618 167 599 0
b0
20 113 637 172 618 0
b1
1 480 398 497 383
1 480 422 497 431
1 480 278 497 263
1 449 231 448 158
1 480 302 497 311
1 449 471 440 518
1 401 471 400 494
1 352 446 361 431
1 352 414 361 383
1 352 278 361 311
1 352 238 361 263
1 401 231 400 190
1 352 366 449 351
1 352 334 401 351
1 201 351 192 398
1 153 351 152 374
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Armendariz, Jake
22 8 96 73 76 0 \NUL
jsarmend
19 334 200 393 181 0
in_3
19 182 197 241 178 0
in_2
19 328 144 387 125 0
in_1
19 178 149 237 130 0
in_0
20 424 192 483 173 0
a_3
20 261 194 320 175 0
a_2
20 421 153 480 134 0
a_1
20 256 147 315 128 0
a_0
20 293 489 352 470 0
b_1
20 347 405 406 386 0
b_0
20 420 628 479 609 0
b_2
19 232 403 291 384 0
in_0
19 196 629 255 610 0
in_1
19 197 664 256 645 0
in_3
5 277 606 326 557 0
19 195 591 254 572 0
in_0
5 272 682 321 633 0
3 358 643 407 594 1 0
14 219 502 268 453
22 75 483 119 463 0 \NUL
Part B
22 209 363 557 343 0 \NUL
b_0 is 1, when the input is odd, this is when in_0 is 1
22 203 458 309 438 0 \NUL
b_1 is always 0
22 191 555 502 535 0 \NUL
b_2 is 1 when in_0 and in_3 are 0 and in_1 is 1
22 195 113 237 93 0 \NUL
Part A
22 308 112 488 92 0 \NUL
Just Nodes touching nodes
1 257 137 234 139
1 422 143 384 134
1 262 184 238 187
1 425 182 390 190
1 288 393 348 395
1 251 581 278 581
1 253 654 273 657
1 323 581 359 604
1 252 619 359 618
1 318 657 359 632
1 404 618 421 618
1 265 477 294 479
38 4
22 17 27 57 7 0 \NUL
Lab 1
22 17 59 133 39 0 \NUL
Armendariz, Jake
22 18 88 83 68 0 \NUL
jsarmend
20 544 302 603 283 0
c_0
19 48 160 107 141 0
in_2
19 51 325 110 306 0
in_2
19 50 218 109 199 0
in_1
3 317 200 366 151 0 0
4 459 316 508 267 1 0
3 331 427 380 378 1 0
3 321 316 370 267 1 0
5 148 428 197 379 0
19 46 267 105 248 0
in_0
19 49 296 108 277 0
in_1
19 48 444 107 425 0
in_2
19 50 389 109 370 0
in_0
19 48 414 107 395 0
in_1
5 161 177 210 128 0
5 161 232 210 183 0
5 161 340 210 291 0
22 178 109 221 89 0 \NUL
Part C
22 280 99 625 79 0 \NUL
Equation: in_1'in_2' + in_0in_1in_2' +  in_0in_1'in_2
22 407 175 539 155 0 \NUL
Neither in_1 or in_2
22 234 265 238 261 0 \NUL

22 246 370 342 350 0 \NUL
 in_0in_1'in_2
22 199 276 291 256 0 \NUL
in_0in_1in_2'
22 458 263 696 243 0 \NUL
Any of the three combinations works
1 105 286 322 291
1 104 404 149 403
1 106 379 332 388
1 194 403 332 402
1 104 434 332 416
1 363 175 460 277
1 367 291 460 291
1 377 402 460 305
1 505 291 545 292
1 104 150 162 152
1 207 152 318 161
1 106 208 162 207
1 207 207 318 189
1 102 257 322 277
1 107 315 162 315
1 207 315 322 305
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Armendariz, Jake
22 8 96 73 76 0 \NUL
jsarmend
20 690 435 749 416 0
c_1
19 40 172 99 153 0
in_2
19 10 397 69 378 0
in_2
19 31 241 90 222 0
in_1
3 231 224 280 175 0 0
3 251 565 300 516 1 1
3 152 362 201 313 1 1
19 12 294 71 275 0
in_0
19 14 349 73 330 0
in_1
19 14 584 73 565 0
in_2
19 18 497 77 478 0
in_0
19 21 545 80 526 0
in_1
3 145 185 194 136 0 1
3 144 255 193 206 0 1
3 256 362 305 313 0 1
3 105 413 154 364 0 1
3 149 564 198 515 0 1
3 362 570 411 521 0 1
3 439 315 488 266 0 1
3 358 361 407 312 0 1
3 343 264 392 215 0 1
22 316 217 546 197 0 \NUL
Made an "and" gate with two NAND
22 127 518 176 498 0 \NUL
Inverts
3 515 319 564 270 0 1
3 615 450 664 401 0 1
3 468 569 517 520 0 1
22 401 473 786 453 0 \NUL
I did OR of the first tow cases, now I do Or with the last one
22 182 91 362 71 0 \NUL
Built with only NAND Gates
22 184 59 227 39 0 \NUL
Part C
22 109 173 158 153 0 \NUL
Inverts
22 106 237 155 217 0 \NUL
Inverts
22 187 316 385 296 0 \NUL
And gate made with two NAND
22 329 520 527 500 0 \NUL
And gate made with two NAND
22 438 78 795 58 0 \NUL
To accomplsish this lab, I simply converted each gate
22 439 100 665 80 0 \NUL
into their NAND gate componenets
1 70 339 153 337
1 74 487 252 526
1 70 574 252 554
1 68 284 153 323
1 191 160 232 185
1 190 230 232 213
1 151 388 153 351
1 195 539 252 540
1 389 239 440 276
1 404 336 440 304
1 561 294 616 411
1 616 439 514 544
1 661 425 691 425
1 96 162 146 146
1 96 162 146 174
1 87 231 145 216
1 87 231 145 244
1 66 387 106 374
1 66 387 106 402
1 77 535 150 525
1 77 535 150 553
1 277 199 344 225
1 277 199 344 253
1 198 337 257 323
1 198 337 257 351
1 302 337 359 322
1 302 337 359 350
1 485 290 516 280
1 485 290 516 308
1 408 545 469 530
1 408 545 469 558
1 297 540 363 531
1 297 540 363 559
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Armendariz, Jake
22 8 96 73 76 0 \NUL
jsarmend
20 692 276 751 257 0
c_2
19 32 142 91 123 0
in_2
19 171 381 230 362 0
in_2
19 44 195 103 176 0
in_1
4 538 290 587 241 1 1
19 28 291 87 272 0
in_0
19 27 323 86 304 0
in_1
4 178 146 227 97 0 1
4 180 200 229 151 0 1
4 259 148 308 99 0 1
4 268 203 317 154 0 1
4 350 173 399 124 0 1
4 258 395 307 346 0 1
4 201 290 250 241 0 1
4 210 345 259 296 0 1
4 267 317 316 268 0 1
4 178 146 227 97 0 1
4 180 200 229 151 0 1
4 259 148 308 99 0 1
4 268 203 317 154 0 1
4 350 173 399 124 0 1
4 335 327 384 278 0 1
4 334 380 383 331 0 1
4 335 327 384 278 0 1
4 334 380 383 331 0 1
4 424 358 473 309 0 1
19 159 547 218 528 0
in_1
19 16 457 75 438 0
in_0
19 15 489 74 470 0
in_2
4 246 561 295 512 0 1
4 189 456 238 407 0 1
4 198 511 247 462 0 1
4 255 483 304 434 0 1
4 323 493 372 444 0 1
4 322 546 371 497 0 1
4 323 493 372 444 0 1
4 322 546 371 497 0 1
4 412 524 461 475 0 1
22 120 132 169 112 0 \NUL
Inverts
22 127 189 176 169 0 \NUL
Inverts
22 296 99 428 79 0 \NUL
This is an AND gate
22 304 437 436 417 0 \NUL
This is an AND gate
22 337 288 469 268 0 \NUL
This is an AND gate
22 183 244 315 224 0 \NUL
This is an AND gate
22 167 412 299 392 0 \NUL
This is an AND gate
22 11 591 291 571 0 \NUL
I simply switched in_2 and in_1 down here
4 616 290 665 241 0 1
22 533 234 627 214 0 \NUL
2 NOR = 1 OR
22 264 37 371 17 0 \NUL
Part C with NOR
22 178 56 775 36 0 \NUL
Just as with NAND I converted the first schematic into this by dividing it's parts into NORs :)
1 314 178 351 162
1 305 123 351 134
1 396 148 539 251
1 247 265 268 278
1 256 320 268 306
1 380 355 425 347
1 381 302 425 319
1 470 333 539 265
1 235 431 256 444
1 244 486 256 472
1 368 521 413 513
1 369 468 413 485
1 539 279 458 499
1 179 107 88 132
1 88 132 179 135
1 100 185 181 161
1 100 185 181 189
1 224 121 260 109
1 260 137 224 121
1 226 175 269 164
1 269 192 226 175
1 84 281 202 251
1 84 281 202 279
1 83 313 211 306
1 83 313 211 334
1 313 292 336 288
1 313 292 336 316
1 227 371 259 356
1 227 371 259 384
1 304 370 335 341
1 304 370 335 369
1 72 447 190 417
1 72 447 190 445
1 71 479 199 472
1 199 500 71 479
1 301 458 324 454
1 301 458 324 482
1 292 536 323 507
1 292 536 323 535
1 215 537 247 522
1 215 537 247 550
1 584 265 617 251
1 584 265 617 279
1 662 265 693 266
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
