Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Sat May  5 11:45:28 2018
| Host             : ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file Board_Nexys4DDR_power_routed.rpt -pb Board_Nexys4DDR_power_summary_routed.pb -rpx Board_Nexys4DDR_power_routed.rpx
| Design           : Board_Nexys4DDR
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.244        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.147        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        5 |       --- |             --- |
| Slice Logic              |     0.007 |     1931 |       --- |             --- |
|   LUT as Logic           |     0.006 |      887 |     63400 |            1.40 |
|   CARRY4                 |    <0.001 |       89 |     15850 |            0.56 |
|   LUT as Distributed RAM |    <0.001 |       40 |     19000 |            0.21 |
|   Register               |    <0.001 |      628 |    126800 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |       45 |     63400 |            0.07 |
|   Others                 |     0.000 |       41 |       --- |             --- |
| Signals                  |     0.010 |     1543 |       --- |             --- |
| Block RAM                |     0.004 |        2 |       135 |            1.48 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.015 |       72 |       210 |           34.29 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.244 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.026 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+----------------+-----------------+
| Clock     | Domain         | Constraint (ns) |
+-----------+----------------+-----------------+
| clk100Mhz | clk100Mhz      |            10.0 |
| clkI1     | makeClk/clkI1  |            10.0 |
| clkfbI    | makeClk/clkfbI |            10.0 |
+-----------+----------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Board_Nexys4DDR               |     0.147 |
|   core                        |     0.025 |
|     bufferCC_3                |    <0.001 |
|     coreArea_cpu              |     0.013 |
|       coreJ1CPU               |     0.004 |
|         dStack_reg_0_31_0_5   |    <0.001 |
|         dStack_reg_0_31_12_15 |    <0.001 |
|         dStack_reg_0_31_6_11  |    <0.001 |
|         rStack_reg_0_31_0_5   |    <0.001 |
|         rStack_reg_0_31_12_15 |    <0.001 |
|         rStack_reg_0_31_6_11  |    <0.001 |
|       mainMem                 |     0.009 |
|     coreArea_intCtrl          |    <0.001 |
|       bufferCC_3              |    <0.001 |
|     coreArea_ledArray         |    <0.001 |
|     coreArea_pButtons         |    <0.001 |
|     coreArea_pmodA            |    <0.001 |
|     coreArea_pwm              |     0.001 |
|     coreArea_sSwitches        |    <0.001 |
|     coreArea_ssd              |     0.001 |
|     coreArea_timerA           |     0.001 |
|     coreArea_timerB           |     0.001 |
|     coreArea_uartCtrl         |    <0.001 |
|       rx                      |    <0.001 |
|         bufferCC_3            |    <0.001 |
|       tx                      |    <0.001 |
|     streamFifo_2              |    <0.001 |
|       ram_reg_0_7_0_5         |    <0.001 |
|       ram_reg_0_7_6_7         |    <0.001 |
|     streamFifo_3              |    <0.001 |
|       ram_reg_0_7_0_5         |    <0.001 |
|       ram_reg_0_7_6_7         |    <0.001 |
|   makeClk                     |     0.106 |
|   pmodA_IOBUF[0]_inst         |    <0.001 |
|   pmodA_IOBUF[1]_inst         |    <0.001 |
|   pmodA_IOBUF[2]_inst         |    <0.001 |
|   pmodA_IOBUF[3]_inst         |    <0.001 |
|   pmodA_IOBUF[4]_inst         |    <0.001 |
|   pmodA_IOBUF[5]_inst         |    <0.001 |
|   pmodA_IOBUF[6]_inst         |    <0.001 |
|   pmodA_IOBUF[7]_inst         |    <0.001 |
+-------------------------------+-----------+


