#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 17 22:35:26 2022
# Process ID: 31906
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_RxFIFO_0_synth_1
# Command line: vivado -log design_2_RxFIFO_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_RxFIFO_0.tcl
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_RxFIFO_0_synth_1/design_2_RxFIFO_0.vds
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_RxFIFO_0_synth_1/vivado.jou
# Running On: xsjl23787, OS: Linux, CPU Frequency: 2469.848 MHz, CPU Physical cores: 16, Host memory: 134941 MB
#-----------------------------------------------------------
source design_2_RxFIFO_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2923.926 ; gain = 2.020 ; free physical = 28919 ; free virtual = 86123
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip'.
Command: synth_design -top design_2_RxFIFO_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32020
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_stream_fifo_v1_0_M00_AXIS with formal parameter declaration list [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/src/axis_stream_fifo_v1_0_M00_AXIS.sv:68]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.055 ; gain = 0.000 ; free physical = 27141 ; free virtual = 84436
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_RxFIFO_0' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_RxFIFO_0/synth/design_2_RxFIFO_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'axis_stream_fifo_v1_0' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_stream_fifo_v1_0_S00_AXI' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0_S00_AXI.sv:246]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0_S00_AXI.sv:400]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0_S00_AXI.sv:234]
INFO: [Synth 8-6155] done synthesizing module 'axis_stream_fifo_v1_0_S00_AXI' (1#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axis_stream_fifo_v1_0_M00_AXIS' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/src/axis_stream_fifo_v1_0_M00_AXIS.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/src/axis_stream_fifo_v1_0_M00_AXIS.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'axis_stream_fifo_v1_0_M00_AXIS' (2#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/src/axis_stream_fifo_v1_0_M00_AXIS.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_stream_fifo_v1_0' (3#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/088f/hdl/axis_stream_fifo_v1_0.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'design_2_RxFIFO_0' (4#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_RxFIFO_0/synth/design_2_RxFIFO_0.sv:57]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axis_stream_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axis_stream_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axis_stream_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axis_stream_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axis_stream_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axis_stream_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[5] in module axis_stream_fifo_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[4] in module axis_stream_fifo_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module axis_stream_fifo_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module axis_stream_fifo_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module axis_stream_fifo_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module axis_stream_fifo_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module axis_stream_fifo_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2930.062 ; gain = 0.008 ; free physical = 28115 ; free virtual = 85413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2930.062 ; gain = 0.008 ; free physical = 28116 ; free virtual = 85415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2930.062 ; gain = 0.008 ; free physical = 28116 ; free virtual = 85415
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.062 ; gain = 0.000 ; free physical = 28109 ; free virtual = 85408
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.895 ; gain = 0.000 ; free physical = 28018 ; free virtual = 85329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2964.898 ; gain = 0.004 ; free physical = 28018 ; free virtual = 85328
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2964.898 ; gain = 34.844 ; free physical = 28086 ; free virtual = 85395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2964.898 ; gain = 34.844 ; free physical = 28086 ; free virtual = 85395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2964.898 ; gain = 34.844 ; free physical = 28086 ; free virtual = 85395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axis_stream_fifo_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axis_stream_fifo_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 28068 ; free virtual = 85380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---RAMs : 
	             128K Bit	(8192 X 16 bit)          RAMs := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 58    
	   2 Input   13 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element inst/mem0_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/mem1_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/mem2_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/mem0_odd_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/mem1_odd_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/mem2_odd_reg was removed. 
INFO: [Synth 8-3917] design design_2_RxFIFO_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_RxFIFO_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_RxFIFO_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_RxFIFO_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port m00_axis_tdata[31] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[30] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[29] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[28] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[27] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[26] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[25] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[24] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[23] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[22] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[21] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[20] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[19] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[18] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[17] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[16] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[15] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[14] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[13] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[12] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[11] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[10] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[9] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[8] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[7] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[6] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[5] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[4] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[3] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[2] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[1] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tdata[0] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[47] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[46] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[45] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[44] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[43] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[42] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[41] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[40] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[39] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[38] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[37] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[36] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[35] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[34] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[33] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[32] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[31] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[30] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[29] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[28] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[27] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[26] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[25] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[24] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[23] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[22] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[21] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[20] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[19] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[18] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[17] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[16] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[15] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[14] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[13] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[12] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[11] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[10] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[9] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[8] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[7] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[6] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[5] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[4] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[3] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[2] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[1] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[0] in module design_2_RxFIFO_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[5] in module design_2_RxFIFO_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 28052 ; free virtual = 85371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27923 ; free virtual = 85250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     4|
|3     |LUT2   |    38|
|4     |LUT3   |     7|
|5     |LUT4   |    27|
|6     |LUT5   |    67|
|7     |LUT6   |    12|
|8     |FDCE   |    34|
|9     |FDRE   |   163|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27925 ; free virtual = 85252
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2964.906 ; gain = 0.016 ; free physical = 27971 ; free virtual = 85298
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 2964.906 ; gain = 34.852 ; free physical = 27971 ; free virtual = 85299
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2964.906 ; gain = 0.000 ; free physical = 28059 ; free virtual = 85391
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2964.906 ; gain = 0.000 ; free physical = 28001 ; free virtual = 85333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ecfb08be
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2964.906 ; gain = 40.980 ; free physical = 28193 ; free virtual = 85525
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_RxFIFO_0_synth_1/design_2_RxFIFO_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_RxFIFO_0, cache-ID = 2e7dbfb3720cfb2e
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_RxFIFO_0_synth_1/design_2_RxFIFO_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_RxFIFO_0_utilization_synth.rpt -pb design_2_RxFIFO_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 22:37:39 2022...
