{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633512055762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633512055762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 14:50:55 2021 " "Processing started: Wed Oct 06 14:50:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633512055762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512055762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seqgen -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seqgen -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512055762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633512056049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633512056049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063410 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063412 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063413 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file ff.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff " "Found design unit 1: ff" {  } { { "ff.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/ff.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ffs-beh " "Found design unit 2: ffs-beh" {  } { { "ff.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/ff.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ffr-beh " "Found design unit 3: ffr-beh" {  } { { "ff.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/ff.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffs " "Found entity 1: ffs" {  } { { "ff.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/ff.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063415 ""} { "Info" "ISGN_ENTITY_NAME" "2 ffr " "Found entity 2: ffr" {  } { { "ff.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/ff.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063418 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqgen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file seqgen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqgen-Beh " "Found design unit 1: seqgen-Beh" {  } { { "seqgen.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/seqgen.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063419 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqgen " "Found entity 1: seqgen" {  } { { "seqgen.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/seqgen.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633512063419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633512063463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seqgen seqgen:add_instance " "Elaborating entity \"seqgen\" for hierarchy \"seqgen:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/DUT.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633512063468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffr seqgen:add_instance\|ffr:a " "Elaborating entity \"ffr\" for hierarchy \"seqgen:add_instance\|ffr:a\"" {  } { { "seqgen.vhdl" "a" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/seqgen.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633512063473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffs seqgen:add_instance\|ffs:d " "Elaborating entity \"ffs\" for hierarchy \"seqgen:add_instance\|ffs:d\"" {  } { { "seqgen.vhdl" "d" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/seqgen.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633512063478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/DUT.vhdl" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633512063657 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633512063657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633512063664 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633512063664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633512063664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633512063664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633512063669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633512063669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633512063701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 14:51:03 2021 " "Processing ended: Wed Oct 06 14:51:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633512063701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633512063701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633512063701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633512063701 ""}
