$date
	Sun Oct 23 03:36:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#931411
b1011 !
1"
#931414
b1011 &
b1011 %
1$
#931415
0"
#931418
b100010 &
b100010 %
#931422
b10001 &
b10001 %
#931426
b110100 &
b110100 %
#931430
b11010 &
b11010 %
#931434
b1101 &
b1101 %
#931438
b101000 &
b101000 %
#931442
b10100 &
b10100 %
#931446
b1010 &
b1010 %
#931450
b101 &
b101 %
#931454
b10000 &
b10000 %
#931458
b1000 &
b1000 %
#931462
b100 &
b100 %
#931466
b10 &
b10 %
#931470
b1 &
1#
b1 %
#931474
b0 &
b0 %
0#
0$
#1936448
b101 !
1"
#1936450
b101 &
b101 %
1$
#1936451
0"
#1936454
b10000 &
b10000 %
#1936458
b1000 &
b1000 %
#1936462
b100 &
b100 %
#1936466
b10 &
b10 %
#1936470
b1 &
1#
b1 %
#1936474
b0 &
b0 %
0#
0$
#2940836
b1011 !
1"
#2940838
b1011 &
b1011 %
1$
#2940839
0"
#2940842
b100010 &
b100010 %
#2940846
b10001 &
b10001 %
#2940850
b110100 &
b110100 %
#2940854
b11010 &
b11010 %
#2940858
b1101 &
b1101 %
#2940862
b101000 &
b101000 %
#2940866
b10100 &
b10100 %
#2940870
b1010 &
b1010 %
#2940874
b101 &
b101 %
#2940878
b10000 &
b10000 %
#2940882
b1000 &
b1000 %
#2940886
b100 &
b100 %
#2940890
b10 &
b10 %
#2940894
b1 &
1#
b1 %
#2940898
b0 &
b0 %
0#
0$
#4500012
