$date
	Sun Oct 23 05:41:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#659237
b11101 !
1"
#659238
b11101 &
b11101 %
1$
#659239
0"
#659242
b1011000 &
b1011000 %
#659246
b101100 &
b101100 %
#659250
b10110 &
b10110 %
#659254
b1011 &
b1011 %
#659258
b100010 &
b100010 %
#659262
b10001 &
b10001 %
#659266
b110100 &
b110100 %
#659270
b11010 &
b11010 %
#659274
b1101 &
b1101 %
#659278
b101000 &
b101000 %
#659282
b10100 &
b10100 %
#659286
b1010 &
b1010 %
#659290
b101 &
b101 %
#659294
b10000 &
b10000 %
#659298
b1000 &
b1000 %
#659302
b100 &
b100 %
#659306
b10 &
b10 %
#659310
b1 &
1#
b1 %
#659314
b0 &
b0 %
0#
0$
#1668358
b11 &
b11 %
1$
b11 !
1"
#1668359
0"
#1668362
b1010 &
b1010 %
#1668366
b101 &
b101 %
#1668370
b10000 &
b10000 %
#1668374
b1000 &
b1000 %
#1668378
b100 &
b100 %
#1668382
b10 &
b10 %
#1668386
b1 &
b1 %
1#
#1668390
b0 &
0#
b0 %
0$
#2712656
b1111 !
1"
#2712658
b1111 &
b1111 %
1$
#2712659
0"
#2712662
b101110 &
b101110 %
#2712666
b10111 &
b10111 %
#2712670
b1000110 &
b1000110 %
#2712674
b100011 &
b100011 %
#2712678
b1101010 &
b1101010 %
#2712682
b110101 &
b110101 %
#2712686
b10100000 &
b10100000 %
#2712690
b1010000 &
b1010000 %
#2712694
b101000 &
b101000 %
#2712698
b10100 &
b10100 %
#2712702
b1010 &
b1010 %
#2712706
b101 &
b101 %
#2712710
b10000 &
b10000 %
#2712714
b1000 &
b1000 %
#2712718
b100 &
b100 %
#2712722
b10 &
b10 %
#2712726
b1 &
1#
b1 %
#2712730
b0 &
b0 %
0#
0$
#4500012
