ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_cfft_radix4_init_f32.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_cfft_radix4_init_f32,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_cfft_radix4_init_f32
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_cfft_radix4_init_f32:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c"
   1:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Title:        arm_cfft_radix4_init_f32.c
   4:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Description:  Radix-4 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   6:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Date:        18. March 2019
   7:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Revision:    V1.6.0
   8:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   9:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Target Processor: Cortex-M cores
  10:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * -------------------------------------------------------------------- */
  11:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /*
  12:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  14:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  16:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * not use this file except in compliance with the License.
  18:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * You may obtain a copy of the License at
  19:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  20:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  22:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * See the License for the specific language governing permissions and
  26:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * limitations under the License.
  27:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  28:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  29:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_common_tables.h"
  31:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  32:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  33:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @ingroup groupTransforms
  34:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  35:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  36:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  37:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @addtogroup ComplexFFT
  38:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @{
  39:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  40:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  41:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  42:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @brief         Initialization function for the floating-point CFFT/CIFFT.
  43:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @deprecated    Do not use this function. It has been superceded by \ref arm_cfft_f32 and will be 
  44:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
  45:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     fftLen         length of the FFT
  46:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
  47:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 0: forward transform
  48:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 1: inverse transform
  49:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  50:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 0: disables bit reversal of output
  51:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 1: enables bit reversal of output
  52:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @return        execution status
  53:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  54:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  55:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  56:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par           Details
  57:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  58:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  59:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  60:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  61:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  62:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  63:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  64:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  65:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  66:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  67:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  68:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** arm_status arm_cfft_radix4_init_f32(
  69:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_cfft_radix4_instance_f32 * S,
  70:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint16_t fftLen,
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t ifftFlag,
  72:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t bitReverseFlag)
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** {
  30              		.loc 1 73 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  74:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
  35              		.loc 1 75 3 view .LVU1
  76:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  77:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the FFT length */
  78:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->fftLen = fftLen;
  36              		.loc 1 78 3 view .LVU2
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 3


  37              		.loc 1 73 1 is_stmt 0 view .LVU3
  38 0000 10B4     		push	{r4}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 4, -4
  79:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
  82:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  83:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->ifftFlag = ifftFlag;
  85:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  86:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  87:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
  88:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  89:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  90:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   switch (S->fftLen)
  42              		.loc 1 90 3 view .LVU4
  43 0002 B1F5807F 		cmp	r1, #256
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
  44              		.loc 1 73 1 view .LVU5
  45 0006 0446     		mov	r4, r0
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  46              		.loc 1 81 15 view .LVU6
  47 0008 2748     		ldr	r0, .L12
  48              	.LVL1:
  78:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  49              		.loc 1 78 13 view .LVU7
  50 000a 2180     		strh	r1, [r4]	@ movhi
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  51              		.loc 1 81 3 is_stmt 1 view .LVU8
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  52              		.loc 1 84 15 is_stmt 0 view .LVU9
  53 000c A270     		strb	r2, [r4, #2]
  87:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  54              		.loc 1 87 21 view .LVU10
  55 000e E370     		strb	r3, [r4, #3]
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  56              		.loc 1 81 15 view .LVU11
  57 0010 6060     		str	r0, [r4, #4]
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  58              		.loc 1 84 3 is_stmt 1 view .LVU12
  87:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  59              		.loc 1 87 3 view .LVU13
  60              		.loc 1 90 3 view .LVU14
  61 0012 22D0     		beq	.L2
  62 0014 11D9     		bls	.L11
  63 0016 B1F5806F 		cmp	r1, #1024
  64 001a 2AD0     		beq	.L7
  65 001c B1F5805F 		cmp	r1, #4096
  66 0020 3FD1     		bne	.L8
  91:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  93:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 4096U:
  94:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
  95:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  96:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 4


  97:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 1U;
  67              		.loc 1 97 5 view .LVU15
  98:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  99:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 1U;
  68              		.loc 1 99 5 view .LVU16
 100:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 101:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
  69              		.loc 1 101 5 view .LVU17
  70              		.loc 1 101 21 is_stmt 0 view .LVU18
  71 0022 2249     		ldr	r1, .L12+4
  72              	.LVL2:
  97:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  73              		.loc 1 97 25 view .LVU19
  74 0024 4FF00112 		mov	r2, #65537
  75              	.LVL3:
 102:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 103:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.000244140625;
  76              		.loc 1 103 20 view .LVU20
  77 0028 4FF06653 		mov	r3, #964689920
  78              	.LVL4:
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  79              		.loc 1 75 14 view .LVU21
  80 002c 0020     		movs	r0, #0
  97:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  81              		.loc 1 97 25 view .LVU22
  82 002e C4E90212 		strd	r1, r2, [r4, #8]
  83              		.loc 1 103 20 view .LVU23
  84 0032 2361     		str	r3, [r4, #16]	@ float
 104:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
  85              		.loc 1 104 5 is_stmt 1 view .LVU24
  86              	.L6:
  87              	.LVL5:
 105:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 106:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 1024U:
 107:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 108:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 4U;
 111:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 112:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 4U;
 113:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 114:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 115:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 116:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 117:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 118:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 120:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 256U:
 121:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 16U;
 123:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 126:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 127:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 128:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 64U:
 129:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 5


 130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 64U;
 131:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 132:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 133:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 134:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 135:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 136:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 16U:
 137:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 256U;
 139:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 140:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 142:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 143:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 144:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 145:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   default:
 146:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 147:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 148:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   }
 150:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   return (status);
  88              		.loc 1 151 3 view .LVU25
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
  89              		.loc 1 152 1 is_stmt 0 view .LVU26
  90 0034 5DF8044B 		ldr	r4, [sp], #4
  91              	.LCFI1:
  92              		.cfi_remember_state
  93              		.cfi_restore 4
  94              		.cfi_def_cfa_offset 0
  95              	.LVL6:
  96              		.loc 1 152 1 view .LVU27
  97 0038 7047     		bx	lr
  98              	.LVL7:
  99              	.L11:
 100              	.LCFI2:
 101              		.cfi_restore_state
  90:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 102              		.loc 1 90 3 view .LVU28
 103 003a 1029     		cmp	r1, #16
 104 003c 25D0     		beq	.L4
 105 003e 4029     		cmp	r1, #64
 106 0040 2FD1     		bne	.L8
 130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 107              		.loc 1 130 5 is_stmt 1 view .LVU29
 131:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 108              		.loc 1 131 5 view .LVU30
 132:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 109              		.loc 1 132 5 view .LVU31
 132:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 110              		.loc 1 132 21 is_stmt 0 view .LVU32
 111 0042 1B49     		ldr	r1, .L12+8
 112              	.LVL8:
 130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 113              		.loc 1 130 25 view .LVU33
 114 0044 4FF04012 		mov	r2, #4194368
 115              	.LVL9:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 6


 133:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 116              		.loc 1 133 20 view .LVU34
 117 0048 4FF07253 		mov	r3, #1015021568
 118              	.LVL10:
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 119              		.loc 1 75 14 view .LVU35
 120 004c 0020     		movs	r0, #0
 130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 121              		.loc 1 130 25 view .LVU36
 122 004e C4E90212 		strd	r1, r2, [r4, #8]
 133:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 123              		.loc 1 133 20 view .LVU37
 124 0052 2361     		str	r3, [r4, #16]	@ float
 134:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 125              		.loc 1 134 5 is_stmt 1 view .LVU38
 126              	.LVL11:
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 127              		.loc 1 151 3 view .LVU39
 128              		.loc 1 152 1 is_stmt 0 view .LVU40
 129 0054 5DF8044B 		ldr	r4, [sp], #4
 130              	.LCFI3:
 131              		.cfi_remember_state
 132              		.cfi_restore 4
 133              		.cfi_def_cfa_offset 0
 134              	.LVL12:
 135              		.loc 1 152 1 view .LVU41
 136 0058 7047     		bx	lr
 137              	.LVL13:
 138              	.L2:
 139              	.LCFI4:
 140              		.cfi_restore_state
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 141              		.loc 1 122 5 is_stmt 1 view .LVU42
 123:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 142              		.loc 1 123 5 view .LVU43
 124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 143              		.loc 1 124 5 view .LVU44
 124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 144              		.loc 1 124 21 is_stmt 0 view .LVU45
 145 005a 1649     		ldr	r1, .L12+12
 146              	.LVL14:
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 147              		.loc 1 122 25 view .LVU46
 148 005c 4FF01012 		mov	r2, #1048592
 149              	.LVL15:
 125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 150              		.loc 1 125 20 view .LVU47
 151 0060 4FF06E53 		mov	r3, #998244352
 152              	.LVL16:
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 153              		.loc 1 75 14 view .LVU48
 154 0064 0020     		movs	r0, #0
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 155              		.loc 1 122 25 view .LVU49
 156 0066 C4E90212 		strd	r1, r2, [r4, #8]
 125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 157              		.loc 1 125 20 view .LVU50
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 7


 158 006a 2361     		str	r3, [r4, #16]	@ float
 126:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 159              		.loc 1 126 5 is_stmt 1 view .LVU51
 160              	.LVL17:
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 161              		.loc 1 151 3 view .LVU52
 162              		.loc 1 152 1 is_stmt 0 view .LVU53
 163 006c 5DF8044B 		ldr	r4, [sp], #4
 164              	.LCFI5:
 165              		.cfi_remember_state
 166              		.cfi_restore 4
 167              		.cfi_def_cfa_offset 0
 168              	.LVL18:
 169              		.loc 1 152 1 view .LVU54
 170 0070 7047     		bx	lr
 171              	.LVL19:
 172              	.L7:
 173              	.LCFI6:
 174              		.cfi_restore_state
 110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 175              		.loc 1 110 5 is_stmt 1 view .LVU55
 112:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 176              		.loc 1 112 5 view .LVU56
 114:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 177              		.loc 1 114 5 view .LVU57
 114:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 178              		.loc 1 114 21 is_stmt 0 view .LVU58
 179 0072 1149     		ldr	r1, .L12+16
 180              	.LVL20:
 110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 181              		.loc 1 110 25 view .LVU59
 182 0074 4FF00412 		mov	r2, #262148
 183              	.LVL21:
 116:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 184              		.loc 1 116 20 view .LVU60
 185 0078 4FF06A53 		mov	r3, #981467136
 186              	.LVL22:
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 187              		.loc 1 75 14 view .LVU61
 188 007c 0020     		movs	r0, #0
 110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 189              		.loc 1 110 25 view .LVU62
 190 007e C4E90212 		strd	r1, r2, [r4, #8]
 116:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 191              		.loc 1 116 20 view .LVU63
 192 0082 2361     		str	r3, [r4, #16]	@ float
 117:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 193              		.loc 1 117 5 is_stmt 1 view .LVU64
 194              	.LVL23:
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 195              		.loc 1 151 3 view .LVU65
 196              		.loc 1 152 1 is_stmt 0 view .LVU66
 197 0084 5DF8044B 		ldr	r4, [sp], #4
 198              	.LCFI7:
 199              		.cfi_remember_state
 200              		.cfi_restore 4
 201              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 8


 202              	.LVL24:
 203              		.loc 1 152 1 view .LVU67
 204 0088 7047     		bx	lr
 205              	.LVL25:
 206              	.L4:
 207              	.LCFI8:
 208              		.cfi_restore_state
 138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 209              		.loc 1 138 5 is_stmt 1 view .LVU68
 139:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 210              		.loc 1 139 5 view .LVU69
 140:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 211              		.loc 1 140 5 view .LVU70
 140:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 212              		.loc 1 140 21 is_stmt 0 view .LVU71
 213 008a 0C49     		ldr	r1, .L12+20
 214              	.LVL26:
 138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 215              		.loc 1 138 25 view .LVU72
 216 008c 4FF00122 		mov	r2, #16777472
 217              	.LVL27:
 141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 218              		.loc 1 141 20 view .LVU73
 219 0090 4FF07653 		mov	r3, #1031798784
 220              	.LVL28:
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 221              		.loc 1 75 14 view .LVU74
 222 0094 0020     		movs	r0, #0
 138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 223              		.loc 1 138 25 view .LVU75
 224 0096 C4E90212 		strd	r1, r2, [r4, #8]
 141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 225              		.loc 1 141 20 view .LVU76
 226 009a 2361     		str	r3, [r4, #16]	@ float
 142:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 227              		.loc 1 142 5 is_stmt 1 view .LVU77
 228              	.LVL29:
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 229              		.loc 1 151 3 view .LVU78
 230              		.loc 1 152 1 is_stmt 0 view .LVU79
 231 009c 5DF8044B 		ldr	r4, [sp], #4
 232              	.LCFI9:
 233              		.cfi_remember_state
 234              		.cfi_restore 4
 235              		.cfi_def_cfa_offset 0
 236              	.LVL30:
 237              		.loc 1 152 1 view .LVU80
 238 00a0 7047     		bx	lr
 239              	.LVL31:
 240              	.L8:
 241              	.LCFI10:
 242              		.cfi_restore_state
  90:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 243              		.loc 1 90 3 view .LVU81
 244 00a2 4FF0FF30 		mov	r0, #-1
 245 00a6 C5E7     		b	.L6
 246              	.L13:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 9


 247              		.align	2
 248              	.L12:
 249 00a8 00000000 		.word	twiddleCoef_4096
 250 00ac 00000000 		.word	armBitRevTable
 251 00b0 7E000000 		.word	armBitRevTable+126
 252 00b4 1E000000 		.word	armBitRevTable+30
 253 00b8 06000000 		.word	armBitRevTable+6
 254 00bc FE010000 		.word	armBitRevTable+510
 255              		.cfi_endproc
 256              	.LFE145:
 258              		.text
 259              	.Letext0:
 260              		.file 2 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 261              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 262              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 263              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 264              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 265              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 266              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
 267              		.file 9 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
 268              		.file 10 ".//Libraries/CMSIS/DSP/Include/arm_common_tables.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_cfft_radix4_init_f32.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s:17     .text.arm_cfft_radix4_init_f32:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s:26     .text.arm_cfft_radix4_init_f32:0000000000000000 arm_cfft_radix4_init_f32
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccKAn8X3.s:249    .text.arm_cfft_radix4_init_f32:00000000000000a8 $d

UNDEFINED SYMBOLS
twiddleCoef_4096
armBitRevTable
