<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 35. MICRO 2002</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2002">35. MICRO 2002:
Istanbul, Turkey</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2002">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2002">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2002">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2002">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
</ul>

  

<h2>Superscalar Design</h2>
 

<ul>
<li id="MartinezRHPT02"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renau:Jose">Jose Renau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Cherry: checkpointed early resource recycling in out-of-order microprocessors.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176234"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MartinezRHPT02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MartinezRHPT02.xml">XML</a></small></small></li>
<li id="ButtsS02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Butts:J=_Adam">J. Adam Butts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Characterizing and predicting value degree of use.</b> 15-26<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176235"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ButtsS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ButtsS02.xml">XML</a></small></small></li>
<li id="BrekelbaumRWB02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brekelbaum:Edward">Edward Brekelbaum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rupley:Jeff">Jeff Rupley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black:Bryan">Bryan Black</a>:<br /><b>Hierarchical Scheduling Windows.</b> 27-36<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176236"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BrekelbaumRWB02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BrekelbaumRWB02.xml">XML</a></small></small></li>
<li id="PetricBR02"><a href="http://dblp.dagstuhl.de/pers/hc/p/Petric:Vlad">Vlad Petric</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bracy:Anne">Anne Bracy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>Three extensions to register integration.</b> 37-47<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176237"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PetricBR02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PetricBR02.xml">XML</a></small></small></li>
</ul>



<h2>Multithreading I</h2>
 

<ul>
<li id="MuthlerCPL02"><a href="http://dblp.dagstuhl.de/pers/hc/m/Muthler:Gregory_A=">Gregory A. Muthler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crowe:David">David Crowe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven">Steven Lumetta</a>:<br /><b>Instruction fetch deferral using static slack.</b> 51-61<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176238"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MuthlerCPL02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MuthlerCPL02.xml">XML</a></small></small></li>
<li id="CollinsSCT02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sair:Suleyman">Suleyman Sair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Pointer cache assisted prefetching.</b> 62-73<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176239"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CollinsSCT02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CollinsSCT02.xml">XML</a></small></small></li>
<li id="ChappellTYP02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chappell:Robert_S=">Robert S. Chappell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tseng:Francis">Francis Tseng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoaz:Adi">Adi Yoaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Microarchitectural support for precomputation microthreads.</b> 74-84<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176240"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChappellTYP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChappellTYP02.xml">XML</a></small></small></li>
<li id="ZillesS02"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Master/slave speculative parallelization.</b> 85-96<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176241"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZillesS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZillesS02.xml">XML</a></small></small></li>
</ul>



<h2>Compiler scheduling</h2>
 

<ul>
<li id="LlosaF02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Freudenberger:Stefan_M=">Stefan M. Freudenberger</a>:<br /><b>Reduced code size modulo scheduling in the absence of hardware support.</b> 99-110<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176242"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LlosaF02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LlosaF02.xml">XML</a></small></small></li>
<li id="LeePSA02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Walter">Walter Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Puppin:Diego">Diego Puppin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swenson:Shane">Shane Swenson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>Convergent scheduling.</b> 111-122<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176243"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeePSA02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeePSA02.xml">XML</a></small></small></li>
<li id="GibertSG02"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gibert:Enric">Enric Gibert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/S=aacute=nchez:F=_Jes=uacute=s">F. Jes&#250;s S&#225;nchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor.</b> 123-133<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176244"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GibertSG02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GibertSG02.xml">XML</a></small></small></li>
<li id="WuRCMCF02"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Youfeng">Youfeng Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rakvic:Ryan">Ryan Rakvic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Li=Ling">Li-Ling Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miao:Chyi=Chang">Chyi-Chang Miao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chrysos:George">George Chrysos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fang:Jesse">Jesse Fang</a>:<br /><b>Compiler managed micro-cache bypassing for high performance EPIC processors.</b> 134-145<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176245"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WuRCMCF02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WuRCMCF02.xml">XML</a></small></small></li>
</ul>



<h2>Register file and memory system design</h2>
 

<ul>
<li id="CorbalEV02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Corbal:Jes=uacute=s">Jes&#250;s Corbal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Three-dimensional memory vectorization for high bandwidth media memory systems.</b> 149-160<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176246"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CorbalEV02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CorbalEV02.xml">XML</a></small></small></li>
<li id="HsuLLKL02"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Steven">Steven Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shih=Lien">Shih-Lien Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Shih=Chang">Shih-Chang Lai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamurthy:Ram">Ram Krishnamurthy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad">Konrad Lai</a>:<br /><b>Dynamic addressing memory arrays with physical locality.</b> 161-170<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2002.1176247"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HsuLLKL02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HsuLLKL02.xml">XML</a></small></small></li>
<li id="ParkPV02"><a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Il">Il Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Reducing register ports for higher speed and lower energy.</b> 171-182<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176248"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ParkPV02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ParkPV02.xml">XML</a></small></small></li>
</ul>



<h2>Energy efficient memory systems</h2>
 

<ul>
<li id="KadayifSKKC02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kadayif:Ismail">Ismail Kadayif</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandiraju:Gokul_B=">Gokul B. Kandiraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Guangyu">Guangyu Chen</a>:<br /><b>Generating physical addresses directly for saving instruction TLB energy.</b> 185-196<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2002.1176249"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KadayifSKKC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KadayifSKKC02.xml">XML</a></small></small></li>
<li id="YangG02"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>Energy efficient frequent value data cache design.</b> 197-207<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176250"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YangG02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YangG02.xml">XML</a></small></small></li>
<li id="ZhangHDKVI02"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0002:Wei">Wei Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Jie_S=">Jie S. Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Degalahal:Vijay">Vijay Degalahal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>:<br /><b>Compiler-directed instruction cache leakage optimization.</b> 208-218<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176251"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhangHDKVI02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhangHDKVI02.xml">XML</a></small></small></li>
<li id="KimFBM02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blaauw:David">David Blaauw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.</b> 219-230<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176252"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimFBM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimFBM02.xml">XML</a></small></small></li>
</ul>



<h2>Compilation and run-time systems</h2>
 

<ul>
<li id="BarnesNMH02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barnes:Ronald_D=">Ronald D. Barnes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nystrom:Erik_M=">Erik M. Nystrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Merten:Matthew_C=">Matthew C. Merten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Vacuum packing: extracting hardware-detected program phases for post-link optimization.</b> 233-244<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176253"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BarnesNMH02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BarnesNMH02.xml">XML</a></small></small></li>
<li id="FuW02"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fu:Changqing">Changqing Fu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilken:Kent_D=">Kent D. Wilken</a>:<br /><b>A faster optimal register allocator.</b> 245-256<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176254"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FuW02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FuW02.xml">XML</a></small></small></li>
<li id="DesoliMDFF02"><a href="http://dblp.dagstuhl.de/pers/hc/d/Desoli:Giuseppe">Giuseppe Desoli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mateev:Nikolay">Nikolay Mateev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duesterwald:Evelyn">Evelyn Duesterwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Faraboschi:Paolo">Paolo Faraboschi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fisher:Joseph_A=">Joseph A. Fisher</a>:<br /><b>DELI: a new run-time control point.</b> 257-268<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176255"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DesoliMDFF02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DesoliMDFF02.xml">XML</a></small></small></li>
</ul>



<h2>Simulation and architecture evaluation</h2>
 

<ul>
<li id="VachharajaniVPBA02"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Manish">Manish Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Neil">Neil Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Penry:David_A=">David A. Penry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blome:Jason_A=">Jason A. Blome</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Microarchitectural exploration with Liberty.</b> 271-282<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176256"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VachharajaniVPBA02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VachharajaniVPBA02.xml">XML</a></small></small></li>
<li id="KozyrakisP02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christoforos_E=">Christoforos E. Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patterson:David_A=">David A. Patterson</a>:<br /><b>Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks.</b> 283-293<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176257"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KozyrakisP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KozyrakisP02.xml">XML</a></small></small></li>
<li id="WangZPM02"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Hangsheng">Hangsheng Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Xinping">Xinping Zhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Malik:Sharad">Sharad Malik</a>:<br /><b>Orion: a power-performance simulator for interconnection networks.</b> 294-305<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176258"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WangZPM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WangZPM02.xml">XML</a></small></small></li>
<li id="ThompsonHO02"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thompson:Chris_J=">Chris J. Thompson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hahn:Sahngyun">Sahngyun Hahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>:<br /><b>Using modern graphics architectures for general-purpose computing: a framework and analysis.</b> 306-317<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176259"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ThompsonHO02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ThompsonHO02.xml">XML</a></small></small></li>
</ul>



<h2>Energy aware design</h2>
 

<ul>
<li id="DropshoKADF02"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dropsho:Steve">Steve Dropsho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kursun:Volkan">Volkan Kursun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Friedman:Eby_G=">Eby G. Friedman</a>:<br /><b>Managing static leakage energy in microprocessor functional units.</b> 321-332<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176260"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DropshoKADF02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DropshoKADF02.xml">XML</a></small></small></li>
<li id="SrinivasanBGBZSE02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Viji">Viji Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gschwind:Michael">Michael Gschwind</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zyuban:Victor_V=">Victor V. Zyuban</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strenski:Philip_N=">Philip N. Strenski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emma:Philip_G=">Philip G. Emma</a>:<br /><b>Optimizing pipelines for power and performance.</b> 333-344<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176261"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SrinivasanBGBZSE02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SrinivasanBGBZSE02.xml">XML</a></small></small></li>
<li id="BasuCPK02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Basu:K=">K. Basu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Alok_N=">Alok N. Choudhary</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pisharath:Jayaprakash">Jayaprakash Pisharath</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>:<br /><b>Power protocol: reducing power dissipation on off-chip data buses.</b> 345-355<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2002.1176262"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BasuCPK02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BasuCPK02.xml">XML</a></small></small></li>
<li id="SemeraroADMDS02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Semeraro:Greg">Greg Semeraro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dropsho:Steve">Steve Dropsho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Dynamic frequency and voltage control for a multiple clock domain microarchitecture.</b> 356-367<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176263"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SemeraroADMDS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SemeraroADMDS02.xml">XML</a></small></small></li>
</ul>



<h2>Superscalar microarchitecture</h2>
 

<ul>
<li id="RamirezSLV02"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santana:Oliverio_J=">Oliverio J. Santana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Larriba=Pey:Josep=Lluis">Josep-Lluis Larriba-Pey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Fetching instruction streams.</b> 371-382<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176264"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RamirezSLV02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RamirezSLV02.xml">XML</a></small></small></li>
<li id="SeznecTR02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Toullec:Eric">Eric Toullec</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rochecouste:Olivier">Olivier Rochecouste</a>:<br /><b>Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors.</b> 383-394<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176265"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SeznecTR02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SeznecTR02.xml">XML</a></small></small></li>
<li id="Loh02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>Exploiting data-width locality to increase superscalar execution bandwidth.</b> 395-405<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176266"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Loh02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Loh02.xml">XML</a></small></small></li>
</ul>



<h2>Multithreading II</h2>
 

<ul>
<li id="GrunwaldG02"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ghiasi:Soraya">Soraya Ghiasi</a>:<br /><b>Microarchitectural denial of service: insuring microarchitectural fairness.</b> 409-418<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176268"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GrunwaldG02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GrunwaldG02.xml">XML</a></small></small></li>
<li id="KumarT02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Compiling for instruction cache performance on a multithreaded architecture.</b> 419-429<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176269"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KumarT02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KumarT02.xml">XML</a></small></small></li>
<li id="RothS02"><a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>A quantitative framework for automated pre-execution thread selection.</b> 430-441<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2002.1176270"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RothS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RothS02.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
