{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573910661093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573910661093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 09:24:20 2019 " "Processing started: Sat Nov 16 09:24:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573910661093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573910661093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off keyboarToVGA -c keyboarToVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off keyboarToVGA -c keyboarToVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573910661094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1573910661284 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "keyboarToVGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"keyboarToVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1573910661347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573910661461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573910661461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1573910661813 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1573910661830 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573910662184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573910662184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573910662184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1573910662184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7624 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573910662207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7626 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573910662207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7628 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573910662207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7630 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573910662207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7632 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573910662207 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1573910662207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1573910662211 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_25mhz_out " "Pin clk_25mhz_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk_25mhz_out } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blank_out " "Pin blank_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blank_out } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blank_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csync_out " "Pin csync_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { csync_out } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { csync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[0\] " "Pin red_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[0] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[1\] " "Pin red_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[1] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[2\] " "Pin red_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[2] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[3\] " "Pin red_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[3] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[4\] " "Pin red_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[4] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[5\] " "Pin red_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[5] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[6\] " "Pin red_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[6] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[7\] " "Pin red_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[7] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[8\] " "Pin red_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[8] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_out\[9\] " "Pin red_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { red_out[9] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[0\] " "Pin green_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[0] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[1\] " "Pin green_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[1] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[2\] " "Pin green_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[2] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[3\] " "Pin green_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[3] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[4\] " "Pin green_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[4] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[5\] " "Pin green_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[5] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[6\] " "Pin green_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[6] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[7\] " "Pin green_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[7] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[8\] " "Pin green_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[8] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_out\[9\] " "Pin green_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { green_out[9] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[0\] " "Pin blue_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[0] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[1\] " "Pin blue_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[1] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[2\] " "Pin blue_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[2] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[3\] " "Pin blue_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[3] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[4\] " "Pin blue_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[4] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[5\] " "Pin blue_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[5] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[6\] " "Pin blue_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[6] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[7\] " "Pin blue_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[7] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[8\] " "Pin blue_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[8] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue_out\[9\] " "Pin blue_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { blue_out[9] } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 419 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "horiz_sync_out " "Pin horiz_sync_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { horiz_sync_out } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { horiz_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vert_sync_out " "Pin vert_sync_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { vert_sync_out } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 20 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50mhz " "Pin clk_50mhz not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk_50mhz } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { rst } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kbclk " "Pin kbclk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { kbclk } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kbdata " "Pin kbdata not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { kbdata } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbdata } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573910664329 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1573910664329 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1573910665764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "keyboarToVGA.sdc " "Synopsys Design Constraints File file not found: 'keyboarToVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1573910665772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1573910665772 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1573910665851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1573910665853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1573910665854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50mhz~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_50mhz~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573910666381 ""}  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7615 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573910666381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_reg\[0\]~head_lut " "Destination node line_reg\[0\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_reg[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2249 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coln_reg\[0\]~head_lut " "Destination node coln_reg\[0\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coln_reg[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2217 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coln_reg\[1\]~head_lut " "Destination node coln_reg\[1\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coln_reg[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2241 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coln_reg\[3\]~head_lut " "Destination node coln_reg\[3\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coln_reg[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2229 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_reg\[2\]~head_lut " "Destination node line_reg\[2\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_reg[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2225 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_reg\[3\]~head_lut " "Destination node line_reg\[3\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_reg[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2221 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_reg\[4\]~head_lut " "Destination node line_reg\[4\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_reg[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2237 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coln_reg\[2\]~head_lut " "Destination node coln_reg\[2\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coln_reg[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2233 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_reg\[1\]~head_lut " "Destination node line_reg\[1\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_reg[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2245 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "object_reg\[0\]\[2\]~head_lut " "Destination node object_reg\[0\]\[2\]~head_lut" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { object_reg[0][2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 2253 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1573910666381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1573910666381 ""}  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7616 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573910666381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:u_vga_sync\|clkdiv  " "Automatically promoted node vga_controller:u_vga_sync\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573910666383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:u_vga_sync\|clkdiv~0 " "Destination node vga_controller:u_vga_sync\|clkdiv~0" {  } { { "vga_sync.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/vga_sync.vhd" 63 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:u_vga_sync|clkdiv~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7560 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25mhz_out~output " "Destination node clk_25mhz_out~output" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 7580 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573910666383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1573910666383 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/vga_sync.vhd" 63 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:u_vga_sync|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573910666383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1573910667913 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1573910667926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1573910667927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1573910667937 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1573910667954 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1573910667964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1573910667964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1573910667973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1573910668490 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1573910668501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1573910668501 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 2 35 0 " "Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 2 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1573910668506 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1573910668506 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1573910668506 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573910668507 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1573910668507 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1573910668507 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573910668638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1573910670687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573910673364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1573910673411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1573910690092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573910690092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1573910692434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1573910703420 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1573910703420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573910721611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1573910721616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1573910721616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573910721857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1573910722953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573910723013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1573910724089 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573910727443 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone III " "4 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50mhz 3.3-V LVTTL G2 " "Pin clk_50mhz uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk_50mhz } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1573910729283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL G1 " "Pin rst uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { rst } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1573910729283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kbclk 3.3-V LVTTL AA12 " "Pin kbclk uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { kbclk } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1573910729283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kbdata 3.3-V LVTTL AB12 " "Pin kbdata uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { kbdata } } } { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbdata } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1573910729283 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1573910729283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/keyboarToVGA.fit.smsg " "Generated suppressed messages file C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/keyboarToVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1573910729849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573910731405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 09:25:31 2019 " "Processing ended: Sat Nov 16 09:25:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573910731405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573910731405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573910731405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573910731405 ""}
