0.6
2018.2
Jun 14 2018
20:07:38
/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sim_1/new/GPIO_TB.sv,1644588924,systemVerilog,,,,GPIO_TB,,,../../../../GPIO.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sources_1/imports/lib/rev_gpio.sv,1644597671,systemVerilog,,/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sim_1/new/GPIO_TB.sv,,rev_gpio,,,../../../../GPIO.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1644585938,verilog,,,,clk_wiz_0,,,../../../../GPIO.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1644585937,verilog,,/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../GPIO.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sources_1/new/gpio_controller.sv,1644597422,systemVerilog,,/home/rehan/MERL/FPGA_EMU/GPIO/GPIO.srcs/sources_1/imports/lib/rev_gpio.sv,,gpio_controller,,,../../../../GPIO.srcs/sources_1/ip/clk_wiz_0,,,,,
