// Seed: 861487022
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input tri1 id_4,
    output id_5,
    output id_6
);
  assign id_0[1] = id_2;
  assign id_1 = id_4[1];
  assign id_5 = id_3;
endmodule
