CAPI=2:

name : ::wiredelay:0-r1
description : Wire delay Verilog model
filesets : {f : {files: [wiredelay.v : {file_type : verilogSource}]}}
targets: {default: {filesets : [f]}}
