# AES-UVM-Based Verification

## Overview

This project implements a UVM-based verification environment for the AES-Verilog
 design. The testbench verifies AES-128 encryption by generating random and directed transactions, driving them to the DUT, and checking the output against a Python golden reference model.

The verification achieved 100% functional coverage with randomized seeds.

---

## âš™ï¸ Features
- UVM-based testbench architecture  
  - Agent (sequencer, driver, monitor)  
  - Scoreboard with Python golden reference  
  - Subscriber for coverage collection  
- Python AES model for reference checking  
- Configurable random seed (`-sv_seed`)  
- Functional coverage report generation  
- Achieved **100% coverage** on AES-128 design  

---

## Enviroment
![Environment](pics/uvm2.drawio.png)

---
## â–¶ï¸ Running the Simulation

### 1. Compile & Run (Questa/ModelSim)
From your simulator console:
```tcl
do AES_UVM.do
```

### 2. Example `.do` File
```tcl
vlog AES_128_regs.sv AES_pack_UVM.sv AES_top.sv AES_interface.sv +cover
vsim AES_top -novopt -cover -coverage -suppress 12110 -sv_seed random
add wave -r /*
coverage save AES_top.ucdb -onexit
run -all;
vcover report AES_top.ucdb -details -all -annotate -output AES_UVM_cvr.txt
```
---

## Coverage 
![Coverage2](pics/coverage2.PNG)
![Coverage1](pics/Coverage.PNG)

---
## Directory Structure

```
AES-UVM-Based-Verification/
â”‚
â”œâ”€â”€ RTL/  
â”‚   â””â”€â”€ AES-Verilog-main/           # Original AES design (DUT)  
â”‚       â”œâ”€â”€ AES_128_regs.sv  
â”‚       â”œâ”€â”€ AES_cipher.v  
â”‚       â”œâ”€â”€ AES_key_expand.v  
â”‚       â”œâ”€â”€ ... (other RTL files)  
â”‚
â”œâ”€â”€ TB/                             # UVM testbench files  
â”‚   â”œâ”€â”€ AES_agent.svh  
â”‚   â”œâ”€â”€ AES_driver.svh  
â”‚   â”œâ”€â”€ AES_env.svh  
â”‚   â”œâ”€â”€ AES_interface.sv  
â”‚   â”œâ”€â”€ AES_monitor.svh  
â”‚   â”œâ”€â”€ AES_pack_UVM.sv  
â”‚   â”œâ”€â”€ AES_scoreboard.svh  
â”‚   â”œâ”€â”€ AES_sequence.svh  
â”‚   â”œâ”€â”€ AES_sequence2.svh  
â”‚   â”œâ”€â”€ AES_sequence_item.svh  
â”‚   â”œâ”€â”€ AES_sequence_keys.svh  
â”‚   â”œâ”€â”€ AES_sequence_rand.svh  
â”‚   â”œâ”€â”€ AES_sequencer.svh  
â”‚   â”œâ”€â”€ AES_subscriber.svh  
â”‚   â”œâ”€â”€ AES_test.svh  
â”‚   â”œâ”€â”€ AES_top.sv  
â”‚   â””â”€â”€ AES_UVM.do                  # Simulation script  
â”‚
â”œâ”€â”€ Python_code/                    # Python golden reference model  
â”‚   â”œâ”€â”€ aes_enc.py  
â”‚   â”œâ”€â”€ key.txt
â”‚   â””â”€â”€ output.txt
â”‚
â”œâ”€â”€ pics/                           # Figures 
â”‚   â””â”€â”€ ...  
â”‚
â”œâ”€â”€ AES_UVM_cvr.txt                 # Coverage report (generated after sim)  
â””â”€â”€ README.md                       # Project documentation  
```
---

## ğŸ”— References
- [AES-Verilog design](https://github.com/michaelehab/AES-Verilog) (DUT)  
