Loading plugins phase: Elapsed time ==> 0s.281ms
Initializing data phase: Elapsed time ==> 2s.656ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -d CY8C5667LTI-LP009 -s \\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0055: warning: Flash Security Warning:  One or more rows of flash have been configured to be read protected; however, debugging has been enabled in the System DWR Editor. This means that the read protected flash rows can still be read via SWD or JTAG. To protect these rows of flash, disable debugging in the System DWR Editor.
 * \\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.734ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  KitProg.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -dcpsoc3 KitProg.v -verilog
======================================================================

======================================================================
Compiling:  KitProg.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -dcpsoc3 KitProg.v -verilog
======================================================================

======================================================================
Compiling:  KitProg.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -dcpsoc3 -verilog KitProg.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Aug 28 18:33:26 2015


======================================================================
Compiling:  KitProg.v
Program  :   vpp
Options  :    -yv2 -q10 KitProg.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Aug 28 18:33:26 2015

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'KitProg.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  KitProg.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -dcpsoc3 -verilog KitProg.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Aug 28 18:33:27 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\codegentemp\KitProg.ctl'.
Linking '\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\codegentemp\KitProg.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  KitProg.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -dcpsoc3 -verilog KitProg.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Aug 28 18:33:28 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\codegentemp\KitProg.ctl'.
Linking '\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\codegentemp\KitProg.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2CHW:bI2C_UDB:ctrl_hw_addr_en\
	\I2CHW:bI2C_UDB:scl_went_high\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2CHW:bI2C_UDB:genblk6:MODULE_2:neq\
	\I2CHW:Net_969\
	\I2CHW:Net_968\
	Net_823
	\I2CHW:Net_973\
	Net_824
	\I2CHW:Net_974\
	\I2CHW:timeout_clk\
	Net_825
	\I2CHW:Net_975\
	\UART_Bridge:BUART:reset_sr\
	\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_483
	\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_Bridge:BUART:sRX:MODULE_7:lt\
	\UART_Bridge:BUART:sRX:MODULE_7:eq\
	\UART_Bridge:BUART:sRX:MODULE_7:gt\
	\UART_Bridge:BUART:sRX:MODULE_7:gte\
	\UART_Bridge:BUART:sRX:MODULE_7:lte\
	Net_887


Deleted 73 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBFS:tmpOE__Dm_net_0\
Aliasing \USBFS:tmpOE__VBUS_net_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \USBFS:tmpOE__Dp_net_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_StatusLED_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SWDCLK_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SWDXRES_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SWDIO_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_HWVersionA_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2CHW:bI2C_UDB:status_6\ to zero
Aliasing \I2CHW:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2CHW:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2CHW:bI2C_UDB:bus_busy\ to zero
Aliasing \I2CHW:bI2C_UDB:lost_arb\ to zero
Aliasing \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2CHW:sda_x_wire\
Aliasing \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing Net_361 to zero
Aliasing \I2CHW:scl_x_wire\ to \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing tmpOE__Pin_I2C_SCL_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_I2C_SDA_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing Net_812 to \USBFS:tmpOE__Dm_net_0\
Aliasing Net_813 to \USBFS:tmpOE__Dm_net_0\
Aliasing Net_826 to zero
Aliasing \UART_Bridge:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Bridge:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Bridge:BUART:FinalParityType_1\ to zero
Aliasing \UART_Bridge:BUART:FinalParityType_0\ to zero
Aliasing \UART_Bridge:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Bridge:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Bridge:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Bridge:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Bridge:BUART:tx_status_6\ to zero
Aliasing \UART_Bridge:BUART:tx_status_5\ to zero
Aliasing \UART_Bridge:BUART:tx_status_4\ to zero
Aliasing \UART_Bridge:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODIN2_1\ to \UART_Bridge:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODIN2_0\ to \UART_Bridge:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODIN3_1\ to \UART_Bridge:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODIN3_0\ to \UART_Bridge:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_Bridge:BUART:rx_status_1\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_2\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_1\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_UART_Tx_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_UART_Rx_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_SDAPullUp_Enable_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_SCLPullUp_Enable_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_HWVersionB_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_HWVersionC_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_HWVersionD_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_HWVersionE_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_HWVersionF_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing Net_12 to zero
Aliasing \Timer_UsbSuspend:Net_260\ to zero
Aliasing \Timer_UsbSuspend:Net_102\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2CHW:bI2C_UDB:scl_in_reg\\D\ to \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2CHW:bI2C_UDB:sda_in_last_reg\\D\ to \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing Net_484D to zero
Aliasing \UART_Bridge:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire one[43] = \USBFS:tmpOE__Dm_net_0\[38]
Removing Lhs of wire \USBFS:tmpOE__VBUS_net_0\[46] = one[43]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[52] = one[43]
Removing Lhs of wire tmpOE__Pin_StatusLED_net_0[59] = one[43]
Removing Lhs of wire tmpOE__SWDCLK_net_0[65] = one[43]
Removing Lhs of wire tmpOE__SWDXRES_net_0[71] = one[43]
Removing Lhs of wire tmpOE__SWDIO_net_0[77] = one[43]
Removing Lhs of wire tmpOE__Pin_HWVersionA_net_0[83] = one[43]
Removing Rhs of wire \I2CHW:sda_x_wire\[88] = \I2CHW:Net_643_4\[89]
Removing Rhs of wire \I2CHW:sda_x_wire\[88] = \I2CHW:bI2C_UDB:m_sda_out_reg\[299]
Removing Rhs of wire \I2CHW:Net_697\[91] = \I2CHW:Net_643_5\[92]
Removing Rhs of wire \I2CHW:Net_697\[91] = \I2CHW:bI2C_UDB:sts_irq\[113]
Removing Lhs of wire \I2CHW:udb_clk\[94] = Net_1677[306]
Removing Lhs of wire \I2CHW:bI2C_UDB:status_6\[106] = zero[39]
Removing Rhs of wire \I2CHW:bI2C_UDB:status_5\[107] = \I2CHW:bI2C_UDB:stop_detect\[195]
Removing Rhs of wire \I2CHW:bI2C_UDB:status_3\[109] = \I2CHW:bI2C_UDB:m_address_reg\[201]
Removing Rhs of wire \I2CHW:bI2C_UDB:status_2\[110] = \I2CHW:bI2C_UDB:master_mode_reg\[202]
Removing Rhs of wire \I2CHW:bI2C_UDB:status_1\[111] = \I2CHW:bI2C_UDB:m_lrb_reg\[203]
Removing Rhs of wire \I2CHW:bI2C_UDB:status_0\[112] = \I2CHW:bI2C_UDB:m_byte_complete_reg\[204]
Removing Lhs of wire \I2CHW:bI2C_UDB:cs_addr_shifter_2\[115] = zero[39]
Removing Rhs of wire \I2CHW:bI2C_UDB:cs_addr_shifter_1\[116] = \I2CHW:bI2C_UDB:m_load_dummy\[224]
Removing Rhs of wire \I2CHW:bI2C_UDB:cs_addr_shifter_0\[117] = \I2CHW:bI2C_UDB:m_shift_en\[237]
Removing Lhs of wire \I2CHW:bI2C_UDB:cs_addr_clkgen_2\[152] = zero[39]
Removing Rhs of wire \I2CHW:bI2C_UDB:cs_addr_clkgen_0\[154] = \I2CHW:bI2C_UDB:clkgen_en\[236]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_start_gen\[187] = \I2CHW:bI2C_UDB:control_7\[97]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_stop_gen\[188] = \I2CHW:bI2C_UDB:control_6\[98]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_restart_gen\[189] = \I2CHW:bI2C_UDB:control_5\[99]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_nack\[190] = \I2CHW:bI2C_UDB:control_4\[100]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_transmit\[192] = \I2CHW:bI2C_UDB:control_2\[102]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_master_en\[193] = \I2CHW:bI2C_UDB:control_1\[103]
Removing Lhs of wire \I2CHW:bI2C_UDB:ctrl_slave_en\[194] = \I2CHW:bI2C_UDB:control_0\[104]
Removing Lhs of wire \I2CHW:Net_1109_0\[206] = Net_841[312]
Removing Lhs of wire \I2CHW:Net_1109_1\[209] = Net_1703[313]
Removing Rhs of wire \I2CHW:bI2C_UDB:m_reset\[217] = \I2CHW:bI2C_UDB:master_rst_reg\[302]
Removing Lhs of wire \I2CHW:bI2C_UDB:bus_busy\[219] = zero[39]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[227] = \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[258]
Removing Lhs of wire \I2CHW:bI2C_UDB:lost_arb\[229] = zero[39]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[234] = \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[287]
Removing Rhs of wire \I2CHW:Net_643_3\[235] = \I2CHW:bI2C_UDB:m_scl_out_reg\[298]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[238] = \I2CHW:sda_x_wire\[88]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[239] = \I2CHW:bI2C_UDB:sda_in_reg\[118]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[240] = \I2CHW:sda_x_wire\[88]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[241] = \I2CHW:bI2C_UDB:sda_in_reg\[118]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[242] = \I2CHW:sda_x_wire\[88]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[243] = \I2CHW:bI2C_UDB:sda_in_reg\[118]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[245] = one[43]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[246] = \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[244]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[247] = \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[244]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[268] = \I2CHW:Net_643_3\[235]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[269] = Net_841[312]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[270] = \I2CHW:Net_643_3\[235]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[271] = Net_841[312]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[272] = \I2CHW:Net_643_3\[235]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[273] = Net_841[312]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[275] = one[43]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[276] = \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[274]
Removing Lhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[277] = \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[274]
Removing Rhs of wire \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[287] = \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[278]
Removing Lhs of wire Net_361[301] = zero[39]
Removing Lhs of wire \I2CHW:scl_x_wire\[303] = \I2CHW:Net_643_3\[235]
Removing Rhs of wire Net_834[317] = \I2CHW:Net_643_3\[235]
Removing Rhs of wire Net_835[318] = \I2CHW:sda_x_wire\[88]
Removing Lhs of wire tmpOE__Pin_I2C_SCL_net_0[320] = one[43]
Removing Lhs of wire tmpOE__Pin_I2C_SDA_net_0[326] = one[43]
Removing Lhs of wire Net_812[331] = one[43]
Removing Lhs of wire tmpOE__bufoe_4_net_0[333] = one[43]
Removing Lhs of wire Net_813[334] = one[43]
Removing Lhs of wire tmpOE__bufoe_3_net_0[336] = one[43]
Removing Rhs of wire Net_486[339] = \UART_Bridge:BUART:tx_interrupt_out\[361]
Removing Rhs of wire Net_487[341] = \UART_Bridge:BUART:rx_interrupt_out\[362]
Removing Lhs of wire \UART_Bridge:Net_61\[342] = Net_485[343]
Removing Lhs of wire Net_826[347] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_hd_send_break\[348] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:HalfDuplexSend\[349] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:FinalParityType_1\[350] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:FinalParityType_0\[351] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:FinalAddrMode_2\[352] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:FinalAddrMode_1\[353] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:FinalAddrMode_0\[354] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_ctrl_mark\[355] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:reset_reg_dp\[356] = \UART_Bridge:BUART:reset_reg\[346]
Removing Lhs of wire \UART_Bridge:BUART:tx_status_6\[415] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_status_5\[416] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_status_4\[417] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_status_1\[419] = \UART_Bridge:BUART:tx_fifo_empty\[380]
Removing Lhs of wire \UART_Bridge:BUART:tx_status_3\[421] = \UART_Bridge:BUART:tx_fifo_notfull\[379]
Removing Lhs of wire \UART_Bridge:BUART:rx_count7_bit8_wire\[480] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[488] = \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[499]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[490] = \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[500]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[491] = \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[516]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[492] = \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[530]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[493] = \UART_Bridge:BUART:sRX:s23Poll:MODIN1_1\[494]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODIN1_1\[494] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[495] = \UART_Bridge:BUART:sRX:s23Poll:MODIN1_0\[496]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODIN1_0\[496] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[502] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[503] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[504] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODIN2_1\[505] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[506] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODIN2_0\[507] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[508] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[509] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[510] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[511] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[512] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[513] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[518] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODIN3_1\[519] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[520] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODIN3_0\[521] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[522] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[523] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[524] = \UART_Bridge:BUART:pollcount_1\[486]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[525] = \UART_Bridge:BUART:pollcount_0\[489]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[526] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[527] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:rx_status_1\[534] = zero[39]
Removing Rhs of wire \UART_Bridge:BUART:rx_status_2\[535] = \UART_Bridge:BUART:rx_parity_error_status\[536]
Removing Rhs of wire \UART_Bridge:BUART:rx_status_3\[537] = \UART_Bridge:BUART:rx_stop_bit_error\[538]
Removing Lhs of wire \UART_Bridge:BUART:sRX:cmp_vv_vv_MODGEN_6\[548] = \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_0\[597]
Removing Lhs of wire \UART_Bridge:BUART:sRX:cmp_vv_vv_MODGEN_7\[552] = \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xneq\[619]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_6\[553] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_5\[554] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_4\[555] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_3\[556] = \UART_Bridge:BUART:sRX:MODIN4_6\[557]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODIN4_6\[557] = \UART_Bridge:BUART:rx_count_6\[475]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_2\[558] = \UART_Bridge:BUART:sRX:MODIN4_5\[559]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODIN4_5\[559] = \UART_Bridge:BUART:rx_count_5\[476]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_1\[560] = \UART_Bridge:BUART:sRX:MODIN4_4\[561]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODIN4_4\[561] = \UART_Bridge:BUART:rx_count_4\[477]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_0\[562] = \UART_Bridge:BUART:sRX:MODIN4_3\[563]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODIN4_3\[563] = \UART_Bridge:BUART:rx_count_3\[478]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_6\[564] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_5\[565] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_4\[566] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_3\[567] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_2\[568] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_1\[569] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_0\[570] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_6\[571] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_5\[572] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_4\[573] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_3\[574] = \UART_Bridge:BUART:rx_count_6\[475]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_2\[575] = \UART_Bridge:BUART:rx_count_5\[476]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_1\[576] = \UART_Bridge:BUART:rx_count_4\[477]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_0\[577] = \UART_Bridge:BUART:rx_count_3\[478]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_6\[578] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_5\[579] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_4\[580] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_3\[581] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_2\[582] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_1\[583] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_0\[584] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:newa_0\[599] = \UART_Bridge:BUART:rx_postpoll\[434]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:newb_0\[600] = \UART_Bridge:BUART:rx_parity_bit\[551]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:dataa_0\[601] = \UART_Bridge:BUART:rx_postpoll\[434]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:datab_0\[602] = \UART_Bridge:BUART:rx_parity_bit\[551]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[603] = \UART_Bridge:BUART:rx_postpoll\[434]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[604] = \UART_Bridge:BUART:rx_parity_bit\[551]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[606] = one[43]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[607] = \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[605]
Removing Lhs of wire \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[608] = \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[605]
Removing Lhs of wire tmpOE__Pin_UART_Tx_net_0[631] = one[43]
Removing Lhs of wire tmpOE__Pin_UART_Rx_net_0[637] = one[43]
Removing Lhs of wire tmpOE__Pin_SDAPullUp_Enable_net_0[642] = one[43]
Removing Lhs of wire tmpOE__Pin_SCLPullUp_Enable_net_0[648] = one[43]
Removing Lhs of wire tmpOE__Pin_HWVersionB_net_0[654] = one[43]
Removing Lhs of wire tmpOE__Pin_HWVersionC_net_0[660] = one[43]
Removing Lhs of wire tmpOE__Pin_HWVersionD_net_0[666] = one[43]
Removing Lhs of wire tmpOE__Pin_HWVersionE_net_0[672] = one[43]
Removing Lhs of wire tmpOE__Pin_HWVersionF_net_0[678] = one[43]
Removing Rhs of wire Net_854[684] = \Timer_UsbSuspend:Net_57\[693]
Removing Lhs of wire Net_12[685] = zero[39]
Removing Lhs of wire \Timer_UsbSuspend:Net_260\[689] = zero[39]
Removing Lhs of wire \Timer_UsbSuspend:Net_266\[690] = one[43]
Removing Lhs of wire \Timer_UsbSuspend:Net_102\[695] = one[43]
Removing Lhs of wire \I2CHW:bI2C_UDB:sda_in_reg\\D\[696] = Net_1703[313]
Removing Lhs of wire \I2CHW:bI2C_UDB:scl_in_reg\\D\[706] = Net_841[312]
Removing Lhs of wire \I2CHW:bI2C_UDB:scl_in_last_reg\\D\[707] = \I2CHW:bI2C_UDB:scl_in_reg\[205]
Removing Lhs of wire \I2CHW:bI2C_UDB:scl_in_last2_reg\\D\[708] = \I2CHW:bI2C_UDB:scl_in_last_reg\[207]
Removing Lhs of wire \I2CHW:bI2C_UDB:sda_in_last_reg\\D\[709] = \I2CHW:bI2C_UDB:sda_in_reg\[118]
Removing Lhs of wire \I2CHW:bI2C_UDB:sda_in_last2_reg\\D\[710] = \I2CHW:bI2C_UDB:sda_in_last_reg\[210]
Removing Lhs of wire \I2CHW:bI2C_UDB:clk_eq_reg\\D\[717] = \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[287]
Removing Lhs of wire \UART_Bridge:BUART:reset_reg\\D\[722] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_bitclk\\D\[727] = \UART_Bridge:BUART:tx_bitclk_enable_pre\[366]
Removing Lhs of wire Net_484D[728] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:rx_bitclk\\D\[737] = \UART_Bridge:BUART:rx_bitclk_pre\[469]
Removing Lhs of wire \UART_Bridge:BUART:rx_parity_error_pre\\D\[746] = \UART_Bridge:BUART:rx_parity_error_pre\[546]
Removing Lhs of wire \UART_Bridge:BUART:rx_break_status\\D\[747] = zero[39]

------------------------------------------------------
Aliased 0 equations, 190 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:sda_went_high\' (cost = 1):
\I2CHW:bI2C_UDB:sda_went_high\ <= ((not \I2CHW:bI2C_UDB:sda_in_last2_reg\ and \I2CHW:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CHW:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2CHW:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:txdata\' (cost = 54):
\I2CHW:bI2C_UDB:txdata\ <= ((not \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:rxdata\' (cost = 2):
\I2CHW:bI2C_UDB:rxdata\ <= ((not \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:sda_went_low\' (cost = 1):
\I2CHW:bI2C_UDB:sda_went_low\ <= ((not \I2CHW:bI2C_UDB:sda_in_last_reg\ and \I2CHW:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:scl_went_low\' (cost = 4):
\I2CHW:bI2C_UDB:scl_went_low\ <= ((not \I2CHW:bI2C_UDB:scl_in_reg\ and \I2CHW:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:start_detect\' (cost = 2):
\I2CHW:bI2C_UDB:start_detect\ <= ((not \I2CHW:bI2C_UDB:sda_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_reg\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_last2_reg\ and \I2CHW:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:stalled\' (cost = 16):
\I2CHW:bI2C_UDB:stalled\ <= ((not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CHW:bI2C_UDB:sda_in_reg\ and not Net_835)
	OR (\I2CHW:bI2C_UDB:sda_in_reg\ and Net_835));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2CHW:bI2C_UDB:sda_in_reg\ and not Net_835)
	OR (\I2CHW:bI2C_UDB:sda_in_reg\ and Net_835));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_841 and not Net_834)
	OR (Net_841 and Net_834));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:counter_load\' (cost = 3):
\UART_Bridge:BUART:counter_load\ <= ((not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_bitclk\)
	OR (not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_0\ and not \UART_Bridge:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:tx_counter_tc\' (cost = 0):
\UART_Bridge:BUART:tx_counter_tc\ <= (not \UART_Bridge:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:rx_addressmatch\' (cost = 0):
\UART_Bridge:BUART:rx_addressmatch\ <= (\UART_Bridge:BUART:rx_addressmatch2\
	OR \UART_Bridge:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Bridge:BUART:rx_bitclk_pre\ <= ((not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not \UART_Bridge:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Bridge:BUART:rx_bitclk_pre16x\ <= ((not \UART_Bridge:BUART:rx_count_2\ and \UART_Bridge:BUART:rx_count_1\ and \UART_Bridge:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:rx_poll_bit1\' (cost = 1):
\UART_Bridge:BUART:rx_poll_bit1\ <= ((not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and \UART_Bridge:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:rx_poll_bit2\' (cost = 1):
\UART_Bridge:BUART:rx_poll_bit2\ <= ((not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not \UART_Bridge:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:pollingrange\' (cost = 4):
\UART_Bridge:BUART:pollingrange\ <= ((not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Bridge:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_Bridge:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_Bridge:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_Bridge:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_Bridge:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_Bridge:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_4\)
	OR (not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_Bridge:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_4\)
	OR (not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:status_5\' (cost = 10):
\I2CHW:bI2C_UDB:status_5\ <= ((not \I2CHW:bI2C_UDB:sda_in_last2_reg\ and \I2CHW:bI2C_UDB:scl_in_reg\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_last2_reg\ and \I2CHW:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CHW:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2CHW:bI2C_UDB:cnt_reset\ <= ((not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834));

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and Net_835));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_Bridge:BUART:pollcount_1\ and not \UART_Bridge:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_Bridge:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:pollcount_1\)
	OR (not \UART_Bridge:BUART:pollcount_1\ and \UART_Bridge:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2CHW:bI2C_UDB:contention\' (cost = 8):
\I2CHW:bI2C_UDB:contention\ <= ((not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\ and Net_835)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\ and Net_835)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\ and Net_835)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\ and Net_835));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:rx_postpoll\' (cost = 72):
\UART_Bridge:BUART:rx_postpoll\ <= (\UART_Bridge:BUART:pollcount_1\
	OR (Net_828 and \UART_Bridge:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Bridge:BUART:pollcount_1\ and not Net_828 and not \UART_Bridge:BUART:rx_parity_bit\)
	OR (not \UART_Bridge:BUART:pollcount_1\ and not \UART_Bridge:BUART:pollcount_0\ and not \UART_Bridge:BUART:rx_parity_bit\)
	OR (\UART_Bridge:BUART:pollcount_1\ and \UART_Bridge:BUART:rx_parity_bit\)
	OR (Net_828 and \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Bridge:BUART:pollcount_1\ and not Net_828 and not \UART_Bridge:BUART:rx_parity_bit\)
	OR (not \UART_Bridge:BUART:pollcount_1\ and not \UART_Bridge:BUART:pollcount_0\ and not \UART_Bridge:BUART:rx_parity_bit\)
	OR (\UART_Bridge:BUART:pollcount_1\ and \UART_Bridge:BUART:rx_parity_bit\)
	OR (Net_828 and \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 48 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Bridge:BUART:rx_status_0\ to zero
Aliasing \UART_Bridge:BUART:rx_status_6\ to zero
Aliasing \I2CHW:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART_Bridge:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Bridge:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Bridge:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_Bridge:BUART:rx_bitclk_enable\[433] = \UART_Bridge:BUART:rx_bitclk\[481]
Removing Lhs of wire \UART_Bridge:BUART:rx_status_0\[532] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:rx_status_6\[541] = zero[39]
Removing Lhs of wire \I2CHW:bI2C_UDB:lost_arb2_reg\\D\[713] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:tx_ctrl_mark_last\\D\[729] = \UART_Bridge:BUART:tx_ctrl_mark_last\[424]
Removing Lhs of wire \UART_Bridge:BUART:rx_markspace_status\\D\[741] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:rx_parity_error_status\\D\[742] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:rx_addr_match_status\\D\[744] = zero[39]
Removing Lhs of wire \UART_Bridge:BUART:rx_markspace_pre\\D\[745] = \UART_Bridge:BUART:rx_markspace_pre\[545]
Removing Lhs of wire \UART_Bridge:BUART:rx_parity_bit\\D\[750] = \UART_Bridge:BUART:rx_parity_bit\[551]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_Bridge:BUART:rx_parity_bit\ and Net_828 and \UART_Bridge:BUART:pollcount_0\)
	OR (not \UART_Bridge:BUART:pollcount_1\ and not \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:rx_parity_bit\)
	OR (not \UART_Bridge:BUART:pollcount_1\ and not Net_828 and \UART_Bridge:BUART:rx_parity_bit\)
	OR (not \UART_Bridge:BUART:rx_parity_bit\ and \UART_Bridge:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj" -dcpsoc3 KitProg.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.890ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Friday, 28 August 2015 18:33:29
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\USB-Audio-PSOC5LP\Firmware\KitProg version 2_03\KitProg\KitProg.cydsn\KitProg.cyprj -d CY8C5667LTI-LP009 KitProg.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_484 from registered to combinatorial
    Converted constant MacroCell: \I2CHW:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bridge:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bridge:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bridge:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bridge:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bridge:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_I2C'. Fanout=1, Signal=Net_1677
    Digital Clock 1: Automatic-assigning  clock 'Clock_UART'. Fanout=1, Signal=Net_485
    Digital Clock 2: Automatic-assigning  clock 'Clock_UsbSuspend'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_484:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:slave_rst_reg\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2CHW:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_I2C was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_I2C, EnableOut: Constant 1
    UDB Clk/Enable \UART_Bridge:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_UART, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2CHW:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\I2CHW:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Bridge:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Bridge:BUART:tx_parity_bit\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Bridge:BUART:tx_mark\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:tx_mark\ (fanout=0)

    Removing \UART_Bridge:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Bridge:BUART:rx_state_1\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Bridge:BUART:rx_parity_error_pre\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Bridge:BUART:rx_parity_bit\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Bridge:BUART:rx_markspace_pre\, Duplicate of \UART_Bridge:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Bridge:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_HWVersionA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_HWVersionA(0)__PA ,
            pad => Pin_HWVersionA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_HWVersionB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_HWVersionB(0)__PA ,
            pad => Pin_HWVersionB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_HWVersionC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_HWVersionC(0)__PA ,
            pad => Pin_HWVersionC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_HWVersionD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_HWVersionD(0)__PA ,
            pad => Pin_HWVersionD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_HWVersionE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_HWVersionE(0)__PA ,
            pad => Pin_HWVersionE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_HWVersionF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_HWVersionF(0)__PA ,
            pad => Pin_HWVersionF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_I2C_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2C_SCL(0)__PA ,
            fb => Net_841 ,
            input => Net_834 ,
            pad => Pin_I2C_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_I2C_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_I2C_SDA(0)__PA ,
            fb => Net_1703 ,
            input => Net_835 ,
            pad => Pin_I2C_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SCLPullUp_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SCLPullUp_Enable(0)__PA ,
            pad => Pin_SCLPullUp_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SDAPullUp_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SDAPullUp_Enable(0)__PA ,
            pad => Pin_SDAPullUp_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_StatusLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StatusLED(0)__PA ,
            pad => Pin_StatusLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_UART_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_UART_Rx(0)__PA ,
            fb => Net_828 ,
            pad => Pin_UART_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_UART_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_UART_Tx(0)__PA ,
            input => Net_451 ,
            pad => Pin_UART_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWDCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SWDCLK(0)__PA ,
            pad => SWDCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWDIO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SWDIO(0)__PA ,
            pad => SWDIO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWDXRES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SWDXRES(0)__PA ,
            pad => SWDXRES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:VBUS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:VBUS(0)\__PA ,
            pad => \USBFS:VBUS(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_451, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:txn\
        );
        Output = Net_451 (fanout=1)

    MacroCell: Name=Net_834, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:cnt_reset\
        );
        Output = Net_834 (fanout=3)

    MacroCell: Name=Net_835, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CHW:bI2C_UDB:control_4\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:lost_arb_reg\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:shift_data_out\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:clkgen_tc2_reg\ * 
              !Net_835
        );
        Output = Net_835 (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CHW:bI2C_UDB:sda_in_last_reg\ * 
              \I2CHW:bI2C_UDB:sda_in_last2_reg\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:bus_busy_reg\
            + \I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CHW:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CHW:bI2C_UDB:bus_busy_reg\
            + \I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CHW:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_834 * !Net_841_SYNCOUT
            + Net_834 * Net_841_SYNCOUT
        );
        Output = \I2CHW:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:clkgen_tc\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:cnt_reset\
        );
        Output = \I2CHW:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2CHW:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:scl_in_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
            + \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:scl_in_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
            + \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:scl_in_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
            + \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
        );
        Output = \I2CHW:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\
            + !\I2CHW:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:clkgen_tc\ * !\I2CHW:bI2C_UDB:cnt_reset\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CHW:bI2C_UDB:clkgen_tc\ * !\I2CHW:bI2C_UDB:cnt_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\
            + \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CHW:bI2C_UDB:tx_reg_empty\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\
            + !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CHW:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CHW:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CHW:bI2C_UDB:control_1\
        );
        Output = \I2CHW:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CHW:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CHW:bI2C_UDB:control_7\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:control_5\ * \I2CHW:bI2C_UDB:control_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CHW:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:control_5\ * 
              !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:control_4\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * \I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:control_5\ * 
              \I2CHW:bI2C_UDB:control_2\ * !\I2CHW:bI2C_UDB:tx_reg_empty\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CHW:bI2C_UDB:control_4\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CHW:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2CHW:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:control_5\ * 
              !\I2CHW:bI2C_UDB:control_2\ * !\I2CHW:bI2C_UDB:tx_reg_empty\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CHW:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CHW:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2CHW:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_841_SYNCOUT
        );
        Output = \I2CHW:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2CHW:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CHW:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CHW:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2CHW:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1703_SYNCOUT
        );
        Output = \I2CHW:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CHW:bI2C_UDB:status_0\ * !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CHW:bI2C_UDB:status_1\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              Net_1703_SYNCOUT
            + \I2CHW:bI2C_UDB:status_1\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * !Net_1703_SYNCOUT
            + \I2CHW:bI2C_UDB:status_1\ * \I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CHW:bI2C_UDB:status_2\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:status_2\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\
            + \I2CHW:bI2C_UDB:status_2\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\
            + \I2CHW:bI2C_UDB:status_2\ * \I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CHW:bI2C_UDB:status_3\ * 
              !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:status_3\ * \I2CHW:bI2C_UDB:cs_addr_shifter_1\
            + \I2CHW:bI2C_UDB:status_3\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\
            + \I2CHW:bI2C_UDB:status_3\ * \I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2CHW:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\
        );
        Output = \I2CHW:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2CHW:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CHW:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CHW:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              !\UART_Bridge:BUART:pollcount_0\ * Net_828_SYNCOUT
            + !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              \UART_Bridge:BUART:pollcount_0\ * !Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Bridge:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              \UART_Bridge:BUART:pollcount_0\ * Net_828_SYNCOUT
            + !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              \UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:pollcount_0\
            + !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              \UART_Bridge:BUART:pollcount_1\ * !Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Bridge:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Bridge:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              !\UART_Bridge:BUART:rx_count_0\
        );
        Output = \UART_Bridge:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Bridge:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Bridge:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Bridge:BUART:pollcount_1\
            + \UART_Bridge:BUART:pollcount_0\ * Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:pollcount_0\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:rx_address_detected\ * !Net_828_SYNCOUT
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Bridge:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\ * 
              \UART_Bridge:BUART:rx_last\ * !Net_828_SYNCOUT
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Bridge:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Bridge:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:pollcount_0\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:rx_address_detected\ * !Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bridge:BUART:rx_load_fifo\ * 
              \UART_Bridge:BUART:rx_fifofull\
        );
        Output = \UART_Bridge:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bridge:BUART:rx_fifonotempty\ * 
              \UART_Bridge:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Bridge:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_bitclk_dp\
        );
        Output = \UART_Bridge:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Bridge:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_bitclk_dp\
        );
        Output = \UART_Bridge:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_fifo_empty\ * 
              !\UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_fifo_empty\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * \UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_fifo_empty\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Bridge:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Bridge:BUART:tx_state_1\ * \UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\ * 
              !\UART_Bridge:BUART:tx_counter_dp\
            + \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Bridge:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * \UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\ * 
              !\UART_Bridge:BUART:tx_counter_dp\
        );
        Output = \UART_Bridge:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Bridge:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_fifo_empty\ * 
              \UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_fifo_notfull\
        );
        Output = \UART_Bridge:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Bridge:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Bridge:BUART:txn\ * \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:txn\ * \UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_shift_out\ * 
              !\UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\ * 
              !\UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_shift_out\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\ * 
              \UART_Bridge:BUART:tx_counter_dp\
        );
        Output = \UART_Bridge:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2CHW:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_1677 ,
            cs_addr_1 => \I2CHW:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2CHW:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2CHW:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2CHW:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CHW:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_1677 ,
            cs_addr_1 => \I2CHW:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2CHW:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2CHW:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2CHW:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2CHW:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Bridge:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_485 ,
            cs_addr_2 => \UART_Bridge:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Bridge:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Bridge:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Bridge:BUART:rx_postpoll\ ,
            f0_load => \UART_Bridge:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Bridge:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Bridge:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Bridge:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_485 ,
            cs_addr_2 => \UART_Bridge:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Bridge:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Bridge:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Bridge:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Bridge:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Bridge:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_485 ,
            cs_addr_0 => \UART_Bridge:BUART:counter_load_not\ ,
            cl0_comb => \UART_Bridge:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Bridge:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2CHW:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_1677 ,
            status_5 => \I2CHW:bI2C_UDB:status_5\ ,
            status_4 => \I2CHW:bI2C_UDB:status_4\ ,
            status_3 => \I2CHW:bI2C_UDB:status_3\ ,
            status_2 => \I2CHW:bI2C_UDB:status_2\ ,
            status_1 => \I2CHW:bI2C_UDB:status_1\ ,
            status_0 => \I2CHW:bI2C_UDB:status_0\ ,
            interrupt => \I2CHW:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Bridge:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_485 ,
            status_5 => \UART_Bridge:BUART:rx_status_5\ ,
            status_4 => \UART_Bridge:BUART:rx_status_4\ ,
            status_3 => \UART_Bridge:BUART:rx_status_3\ ,
            interrupt => Net_487 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Bridge:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_485 ,
            status_3 => \UART_Bridge:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Bridge:BUART:tx_status_2\ ,
            status_1 => \UART_Bridge:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Bridge:BUART:tx_status_0\ ,
            interrupt => Net_486 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Pin_I2C_SCL(0)_SYNC
        PORT MAP (
            in => Net_841 ,
            out => Net_841_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_I2C_SDA(0)_SYNC
        PORT MAP (
            in => Net_1703 ,
            out => Net_1703_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_UART_Rx(0)_SYNC
        PORT MAP (
            in => Net_828 ,
            out => Net_828_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1677 ,
            control_7 => \I2CHW:bI2C_UDB:control_7\ ,
            control_6 => \I2CHW:bI2C_UDB:control_6\ ,
            control_5 => \I2CHW:bI2C_UDB:control_5\ ,
            control_4 => \I2CHW:bI2C_UDB:control_4\ ,
            control_3 => \I2CHW:bI2C_UDB:control_3\ ,
            control_2 => \I2CHW:bI2C_UDB:control_2\ ,
            control_1 => \I2CHW:bI2C_UDB:control_1\ ,
            control_0 => \I2CHW:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Bridge:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_485 ,
            load => \UART_Bridge:BUART:rx_counter_load\ ,
            count_6 => \UART_Bridge:BUART:rx_count_6\ ,
            count_5 => \UART_Bridge:BUART:rx_count_5\ ,
            count_4 => \UART_Bridge:BUART:rx_count_4\ ,
            count_3 => \UART_Bridge:BUART:rx_count_3\ ,
            count_2 => \UART_Bridge:BUART:rx_count_2\ ,
            count_1 => \UART_Bridge:BUART:rx_count_1\ ,
            count_0 => \UART_Bridge:BUART:rx_count_0\ ,
            tc => \UART_Bridge:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CHW:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CHW:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\UART_Bridge:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_487 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_Bridge:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_5\
        PORT MAP (
            interrupt => \USBFS:ept_int_5\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_7\
        PORT MAP (
            interrupt => \USBFS:ept_int_7\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_494 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_UsbSuspend
        PORT MAP (
            interrupt => Net_854 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   19 :   29 :   48 :  39.58%
UDB Macrocells                :   59 :  133 :  192 :  30.73%
UDB Unique Pterms             :  140 :  244 :  384 :  36.46%
UDB Total Pterms              :  152 :      :      : 
UDB Datapath Cells            :    5 :   19 :   24 :  20.83%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
            StatusI Registers :    3 
                   Sync Cells :    3 (in 1 status cell)
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    1 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   17 :   15 :   32 :  53.13%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.578ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : Pin_HWVersionA(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_HWVersionB(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_HWVersionC(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_HWVersionD(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_HWVersionE(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_HWVersionF(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_I2C_SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pin_I2C_SDA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_SCLPullUp_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_SDAPullUp_Enable(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_StatusLED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Pin_UART_Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin_UART_Tx(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SWDCLK(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SWDIO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SWDXRES(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : \USBFS:VBUS(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.50
                   Pterms :            6.00
               Macrocells :            2.46
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.015ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 765, final cost is 765 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :      11.54 :       4.54
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_fifo_empty\ * 
              \UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_fifo_notfull\
        );
        Output = \UART_Bridge:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Bridge:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_fifo_empty\ * 
              !\UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_fifo_empty\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * \UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_fifo_empty\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Bridge:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_485 ,
        cs_addr_2 => \UART_Bridge:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Bridge:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Bridge:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Bridge:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Bridge:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Bridge:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Bridge:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_485 ,
        status_3 => \UART_Bridge:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Bridge:BUART:tx_status_2\ ,
        status_1 => \UART_Bridge:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Bridge:BUART:tx_status_0\ ,
        interrupt => Net_486 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bridge:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * \UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\ * 
              !\UART_Bridge:BUART:tx_counter_dp\
        );
        Output = \UART_Bridge:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_451, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:txn\
        );
        Output = Net_451 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Bridge:BUART:tx_state_1\ * \UART_Bridge:BUART:tx_state_0\ * 
              \UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\ * 
              !\UART_Bridge:BUART:tx_counter_dp\
            + \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\
        );
        Output = \UART_Bridge:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Bridge:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_bitclk_dp\
        );
        Output = \UART_Bridge:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bridge:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:tx_bitclk_dp\
        );
        Output = \UART_Bridge:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Bridge:BUART:txn\ * \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:txn\ * \UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_shift_out\ * 
              !\UART_Bridge:BUART:tx_state_2\
            + !\UART_Bridge:BUART:tx_state_1\ * 
              \UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_state_2\ * 
              !\UART_Bridge:BUART:tx_bitclk\
            + \UART_Bridge:BUART:tx_state_1\ * 
              !\UART_Bridge:BUART:tx_state_0\ * 
              !\UART_Bridge:BUART:tx_shift_out\ * 
              !\UART_Bridge:BUART:tx_state_2\ * \UART_Bridge:BUART:tx_bitclk\ * 
              \UART_Bridge:BUART:tx_counter_dp\
        );
        Output = \UART_Bridge:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_485 ,
        cs_addr_0 => \UART_Bridge:BUART:counter_load_not\ ,
        cl0_comb => \UART_Bridge:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Bridge:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_835, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CHW:bI2C_UDB:control_4\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:lost_arb_reg\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:shift_data_out\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:clkgen_tc2_reg\ * 
              !Net_835
        );
        Output = Net_835 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CHW:bI2C_UDB:status_3\ * 
              !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:status_3\ * \I2CHW:bI2C_UDB:cs_addr_shifter_1\
            + \I2CHW:bI2C_UDB:status_3\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\
            + \I2CHW:bI2C_UDB:status_3\ * \I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CHW:bI2C_UDB:status_0\ * !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CHW:bI2C_UDB:control_1\
        );
        Output = \I2CHW:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CHW:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CHW:bI2C_UDB:cs_addr_shifter_1\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CHW:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:control_5\ * 
              !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:control_4\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * \I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CHW:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CHW:bI2C_UDB:tx_reg_empty\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\
            + !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\I2CHW:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1703_SYNCOUT
        );
        Output = \I2CHW:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2CHW:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_1677 ,
        cs_addr_1 => \I2CHW:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2CHW:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2CHW:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2CHW:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2CHW:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2CHW:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_1677 ,
        status_5 => \I2CHW:bI2C_UDB:status_5\ ,
        status_4 => \I2CHW:bI2C_UDB:status_4\ ,
        status_3 => \I2CHW:bI2C_UDB:status_3\ ,
        status_2 => \I2CHW:bI2C_UDB:status_2\ ,
        status_1 => \I2CHW:bI2C_UDB:status_1\ ,
        status_0 => \I2CHW:bI2C_UDB:status_0\ ,
        interrupt => \I2CHW:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:control_5\ * 
              !\I2CHW:bI2C_UDB:control_2\ * !\I2CHW:bI2C_UDB:tx_reg_empty\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CHW:bI2C_UDB:control_4\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CHW:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\
        );
        Output = \I2CHW:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CHW:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CHW:bI2C_UDB:status_2\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + \I2CHW:bI2C_UDB:status_2\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\
            + \I2CHW:bI2C_UDB:status_2\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\
            + \I2CHW:bI2C_UDB:status_2\ * \I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =Pin_I2C_SDA(0)_SYNC
    PORT MAP (
        in => Net_1703 ,
        out => Net_1703_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CHW:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CHW:bI2C_UDB:status_1\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              Net_1703_SYNCOUT
            + \I2CHW:bI2C_UDB:status_1\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * !Net_1703_SYNCOUT
            + \I2CHW:bI2C_UDB:status_1\ * \I2CHW:bI2C_UDB:m_reset\
        );
        Output = \I2CHW:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CHW:bI2C_UDB:control_7\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:control_5\ * \I2CHW:bI2C_UDB:control_4\ * 
              \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_3\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1677 ,
        control_7 => \I2CHW:bI2C_UDB:control_7\ ,
        control_6 => \I2CHW:bI2C_UDB:control_6\ ,
        control_5 => \I2CHW:bI2C_UDB:control_5\ ,
        control_4 => \I2CHW:bI2C_UDB:control_4\ ,
        control_3 => \I2CHW:bI2C_UDB:control_3\ ,
        control_2 => \I2CHW:bI2C_UDB:control_2\ ,
        control_1 => \I2CHW:bI2C_UDB:control_1\ ,
        control_0 => \I2CHW:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:pollcount_0\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:rx_address_detected\ * !Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bridge:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bridge:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:pollcount_0\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:rx_address_detected\ * !Net_828_SYNCOUT
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bridge:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + !\UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\ * 
              \UART_Bridge:BUART:rx_last\ * !Net_828_SYNCOUT
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bridge:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:rx_state_0\ * 
              \UART_Bridge:BUART:rx_bitclk_enable\ * 
              \UART_Bridge:BUART:rx_state_3\ * \UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_5\ * 
              !\UART_Bridge:BUART:rx_address_detected\
            + \UART_Bridge:BUART:rx_state_0\ * 
              !\UART_Bridge:BUART:rx_state_3\ * 
              !\UART_Bridge:BUART:rx_state_2\ * 
              !\UART_Bridge:BUART:rx_count_6\ * 
              !\UART_Bridge:BUART:rx_count_4\ * 
              !\UART_Bridge:BUART:rx_address_detected\
        );
        Output = \UART_Bridge:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bridge:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Bridge:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_485 ,
        load => \UART_Bridge:BUART:rx_counter_load\ ,
        count_6 => \UART_Bridge:BUART:rx_count_6\ ,
        count_5 => \UART_Bridge:BUART:rx_count_5\ ,
        count_4 => \UART_Bridge:BUART:rx_count_4\ ,
        count_3 => \UART_Bridge:BUART:rx_count_3\ ,
        count_2 => \UART_Bridge:BUART:rx_count_2\ ,
        count_1 => \UART_Bridge:BUART:rx_count_1\ ,
        count_0 => \UART_Bridge:BUART:rx_count_0\ ,
        tc => \UART_Bridge:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bridge:BUART:rx_fifonotempty\ * 
              \UART_Bridge:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Bridge:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_834 * !Net_841_SYNCOUT
            + Net_834 * Net_841_SYNCOUT
        );
        Output = \I2CHW:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_841_SYNCOUT
        );
        Output = \I2CHW:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_834, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:clkgen_cl1\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:cnt_reset\
        );
        Output = Net_834 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              !\I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              !\I2CHW:bI2C_UDB:m_state_1\ * !\I2CHW:bI2C_UDB:m_state_0\
            + !\I2CHW:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CHW:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_1677 ,
        cs_addr_1 => \I2CHW:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2CHW:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2CHW:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2CHW:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_UART_Rx(0)_SYNC
    PORT MAP (
        in => Net_828 ,
        out => Net_828_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_I2C_SCL(0)_SYNC
    PORT MAP (
        in => Net_841 ,
        out => Net_841_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bridge:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              !\UART_Bridge:BUART:pollcount_1\ * 
              \UART_Bridge:BUART:pollcount_0\ * Net_828_SYNCOUT
            + !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              \UART_Bridge:BUART:pollcount_1\ * 
              !\UART_Bridge:BUART:pollcount_0\
            + !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              \UART_Bridge:BUART:pollcount_1\ * !Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bridge:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              !\UART_Bridge:BUART:pollcount_0\ * Net_828_SYNCOUT
            + !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              \UART_Bridge:BUART:pollcount_0\ * !Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bridge:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Bridge:BUART:pollcount_1\
            + \UART_Bridge:BUART:pollcount_0\ * Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_828_SYNCOUT
        );
        Output = \UART_Bridge:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_485) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bridge:BUART:rx_count_2\ * 
              !\UART_Bridge:BUART:rx_count_1\ * 
              !\UART_Bridge:BUART:rx_count_0\
        );
        Output = \UART_Bridge:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Bridge:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_485 ,
        cs_addr_2 => \UART_Bridge:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Bridge:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Bridge:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Bridge:BUART:rx_postpoll\ ,
        f0_load => \UART_Bridge:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Bridge:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Bridge:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CHW:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CHW:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:scl_in_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
            + \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:scl_in_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
            + \I2CHW:bI2C_UDB:m_state_2\ * !\I2CHW:bI2C_UDB:scl_in_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
            + \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\ * Net_834
        );
        Output = \I2CHW:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bridge:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bridge:BUART:rx_load_fifo\ * 
              \UART_Bridge:BUART:rx_fifofull\
        );
        Output = \UART_Bridge:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CHW:bI2C_UDB:clkgen_tc\ * !\I2CHW:bI2C_UDB:cnt_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_3\
            + \I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:clkgen_tc\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:cnt_reset\
        );
        Output = \I2CHW:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CHW:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CHW:bI2C_UDB:clkgen_tc\ * !\I2CHW:bI2C_UDB:cnt_reset\
        );
        Output = \I2CHW:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_Bridge:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_485 ,
        status_5 => \UART_Bridge:BUART:rx_status_5\ ,
        status_4 => \UART_Bridge:BUART:rx_status_4\ ,
        status_3 => \UART_Bridge:BUART:rx_status_3\ ,
        interrupt => Net_487 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CHW:bI2C_UDB:sda_in_last_reg\ * 
              \I2CHW:bI2C_UDB:sda_in_last2_reg\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:bus_busy_reg\
            + \I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CHW:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CHW:bI2C_UDB:bus_busy_reg\
            + \I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CHW:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CHW:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CHW:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CHW:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:scl_in_reg\ * \I2CHW:bI2C_UDB:scl_in_last_reg\ * 
              \I2CHW:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CHW:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CHW:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CHW:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CHW:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CHW:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CHW:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CHW:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1677) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CHW:bI2C_UDB:control_6\ * !\I2CHW:bI2C_UDB:control_5\ * 
              \I2CHW:bI2C_UDB:control_2\ * !\I2CHW:bI2C_UDB:tx_reg_empty\ * 
              !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              \I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:tx_reg_empty\ * !\I2CHW:bI2C_UDB:m_state_4\ * 
              \I2CHW:bI2C_UDB:m_state_2\ * \I2CHW:bI2C_UDB:m_state_1\ * 
              !\I2CHW:bI2C_UDB:m_state_0\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              \I2CHW:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CHW:bI2C_UDB:lost_arb_reg\
            + !\I2CHW:bI2C_UDB:m_state_4\ * \I2CHW:bI2C_UDB:m_state_3\ * 
              !\I2CHW:bI2C_UDB:m_reset\
            + !\I2CHW:bI2C_UDB:m_state_4\ * !\I2CHW:bI2C_UDB:m_state_2\ * 
              \I2CHW:bI2C_UDB:m_state_1\ * \I2CHW:bI2C_UDB:m_state_0\ * 
              !\I2CHW:bI2C_UDB:m_reset\ * \I2CHW:bI2C_UDB:clkgen_tc1_reg\
            + \I2CHW:bI2C_UDB:m_state_3\ * !\I2CHW:bI2C_UDB:m_reset\ * 
              !\I2CHW:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CHW:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\I2CHW:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CHW:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\UART_Bridge:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_487 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\UART_Bridge:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\USBFS:ep_5\
        PORT MAP (
            interrupt => \USBFS:ept_int_5\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =\USBFS:ep_7\
        PORT MAP (
            interrupt => \USBFS:ept_int_7\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =isr_UsbSuspend
        PORT MAP (
            interrupt => Net_854 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_494 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_HWVersionA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_HWVersionA(0)__PA ,
        pad => Pin_HWVersionA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_HWVersionB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_HWVersionB(0)__PA ,
        pad => Pin_HWVersionB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_HWVersionC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_HWVersionC(0)__PA ,
        pad => Pin_HWVersionC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_HWVersionD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_HWVersionD(0)__PA ,
        pad => Pin_HWVersionD(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:VBUS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:VBUS(0)\__PA ,
        pad => \USBFS:VBUS(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SWDIO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SWDIO(0)__PA ,
        pad => SWDIO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SWDCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SWDCLK(0)__PA ,
        pad => SWDCLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SWDXRES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SWDXRES(0)__PA ,
        pad => SWDXRES(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_StatusLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_StatusLED(0)__PA ,
        pad => Pin_StatusLED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_HWVersionE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_HWVersionE(0)__PA ,
        pad => Pin_HWVersionE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_HWVersionF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_HWVersionF(0)__PA ,
        pad => Pin_HWVersionF(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_I2C_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2C_SCL(0)__PA ,
        fb => Net_841 ,
        input => Net_834 ,
        pad => Pin_I2C_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_I2C_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_I2C_SDA(0)__PA ,
        fb => Net_1703 ,
        input => Net_835 ,
        pad => Pin_I2C_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_SDAPullUp_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SDAPullUp_Enable(0)__PA ,
        pad => Pin_SDAPullUp_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_SCLPullUp_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SCLPullUp_Enable(0)__PA ,
        pad => Pin_SCLPullUp_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_UART_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_UART_Rx(0)__PA ,
        fb => Net_828 ,
        pad => Pin_UART_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_UART_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_UART_Tx(0)__PA ,
        input => Net_451 ,
        pad => Pin_UART_Tx(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "04178340-576c-4793-a43a-70864084b290/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_1677 ,
            dclk_0 => Net_1677_local ,
            dclk_glb_1 => Net_485 ,
            dclk_1 => Net_485_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Timer_UsbSuspend:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Timer_UsbSuspend:Net_51\ ,
            cmp => \Timer_UsbSuspend:Net_261\ ,
            irq => Net_854 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_494 ,
            arb_int => \USBFS:Net_79\ ,
            usb_int => \USBFS:Net_81\ ,
            ept_int_8 => \USBFS:ept_int_8\ ,
            ept_int_7 => \USBFS:ept_int_7\ ,
            ept_int_6 => \USBFS:ept_int_6\ ,
            ept_int_5 => \USBFS:ept_int_5\ ,
            ept_int_4 => \USBFS:ept_int_4\ ,
            ept_int_3 => \USBFS:ept_int_3\ ,
            ept_int_2 => \USBFS:ept_int_2\ ,
            ept_int_1 => \USBFS:ept_int_1\ ,
            ept_int_0 => \USBFS:ept_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_req_7\ ,
            dma_req_6 => \USBFS:dma_req_6\ ,
            dma_req_5 => \USBFS:dma_req_5\ ,
            dma_req_4 => \USBFS:dma_req_4\ ,
            dma_req_3 => \USBFS:dma_req_3\ ,
            dma_req_2 => \USBFS:dma_req_2\ ,
            dma_req_1 => \USBFS:dma_req_1\ ,
            dma_req_0 => \USBFS:dma_req_0\ ,
            dma_termin => \USBFS:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+--------------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |       Pin_HWVersionA(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       Pin_HWVersionB(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       Pin_HWVersionC(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       Pin_HWVersionD(0) | 
-----+-----+-------+-----------+------------------+-------------------------+--------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |         \USBFS:VBUS(0)\ | 
-----+-----+-------+-----------+------------------+-------------------------+--------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |                SWDIO(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               SWDCLK(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |              SWDXRES(0) | 
-----+-----+-------+-----------+------------------+-------------------------+--------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |        Pin_StatusLED(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       Pin_HWVersionE(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       Pin_HWVersionF(0) | 
-----+-----+-------+-----------+------------------+-------------------------+--------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          Pin_I2C_SCL(0) | FB(Net_841), In(Net_834)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          Pin_I2C_SDA(0) | FB(Net_1703), In(Net_835)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | Pin_SDAPullUp_Enable(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL | Pin_SCLPullUp_Enable(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Pin_UART_Rx(0) | FB(Net_828)
     |   7 |     * |      NONE |         CMOS_OUT |          Pin_UART_Tx(0) | In(Net_451)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |           \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.500ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in KitProg_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.875ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.921ms
API generation phase: Elapsed time ==> 2s.796ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.015ms
