<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TwoAddressInstructionPass.cpp source code [llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='TwoAddressInstructionPass.cpp.html'>TwoAddressInstructionPass.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- TwoAddressInstructionPass.cpp - Two-Address instruction pass -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the TwoAddress instruction pass which is used</i></td></tr>
<tr><th id="10">10</th><td><i>// by most register allocators. Two-Address instructions are rewritten</i></td></tr>
<tr><th id="11">11</th><td><i>// from:</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//     A = B op C</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>// to:</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>//     A = B</i></td></tr>
<tr><th id="18">18</th><td><i>//     A op= C</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>// Note that if a register allocator chooses to use this pass, that it</i></td></tr>
<tr><th id="21">21</th><td><i>// has to be capable of handling the non-SSA nature of these rewritten</i></td></tr>
<tr><th id="22">22</th><td><i>// virtual registers.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>// It is also worth noting that the duplicate operand of the two</i></td></tr>
<tr><th id="25">25</th><td><i>// address instruction is removed.</i></td></tr>
<tr><th id="26">26</th><td><i>//</i></td></tr>
<tr><th id="27">27</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"twoaddressinstruction"</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumTwoAddressInstrs = {&quot;twoaddressinstruction&quot;, &quot;NumTwoAddressInstrs&quot;, &quot;Number of two-address instructions&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTwoAddressInstrs" title='NumTwoAddressInstrs' data-ref="NumTwoAddressInstrs">NumTwoAddressInstrs</dfn>, <q>"Number of two-address instructions"</q>);</td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCommuted = {&quot;twoaddressinstruction&quot;, &quot;NumCommuted&quot;, &quot;Number of instructions commuted to coalesce&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCommuted" title='NumCommuted' data-ref="NumCommuted">NumCommuted</dfn>        , <q>"Number of instructions commuted to coalesce"</q>);</td></tr>
<tr><th id="71">71</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumAggrCommuted = {&quot;twoaddressinstruction&quot;, &quot;NumAggrCommuted&quot;, &quot;Number of instructions aggressively commuted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumAggrCommuted" title='NumAggrCommuted' data-ref="NumAggrCommuted">NumAggrCommuted</dfn>    , <q>"Number of instructions aggressively commuted"</q>);</td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumConvertedTo3Addr = {&quot;twoaddressinstruction&quot;, &quot;NumConvertedTo3Addr&quot;, &quot;Number of instructions promoted to 3-address&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumConvertedTo3Addr" title='NumConvertedTo3Addr' data-ref="NumConvertedTo3Addr">NumConvertedTo3Addr</dfn>, <q>"Number of instructions promoted to 3-address"</q>);</td></tr>
<tr><th id="73">73</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic Num3AddrSunk = {&quot;twoaddressinstruction&quot;, &quot;Num3AddrSunk&quot;, &quot;Number of 3-address instructions sunk&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="Num3AddrSunk" title='Num3AddrSunk' data-ref="Num3AddrSunk">Num3AddrSunk</dfn>,        <q>"Number of 3-address instructions sunk"</q>);</td></tr>
<tr><th id="74">74</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumReSchedUps = {&quot;twoaddressinstruction&quot;, &quot;NumReSchedUps&quot;, &quot;Number of instructions re-scheduled up&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumReSchedUps" title='NumReSchedUps' data-ref="NumReSchedUps">NumReSchedUps</dfn>,       <q>"Number of instructions re-scheduled up"</q>);</td></tr>
<tr><th id="75">75</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumReSchedDowns = {&quot;twoaddressinstruction&quot;, &quot;NumReSchedDowns&quot;, &quot;Number of instructions re-scheduled down&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumReSchedDowns" title='NumReSchedDowns' data-ref="NumReSchedDowns">NumReSchedDowns</dfn>,     <q>"Number of instructions re-scheduled down"</q>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i  data-doc="EnableRescheduling">// Temporary flag to disable rescheduling.</i></td></tr>
<tr><th id="78">78</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="79">79</th><td><dfn class="tu decl def" id="EnableRescheduling" title='EnableRescheduling' data-type='cl::opt&lt;bool&gt;' data-ref="EnableRescheduling">EnableRescheduling</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"twoaddr-reschedule"</q>,</td></tr>
<tr><th id="80">80</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Coalesce copies by rescheduling (default=true)"</q>),</td></tr>
<tr><th id="81">81</th><td>                   <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i  data-doc="MaxDataFlowEdge">// Limit the number of dataflow edges to traverse when evaluating the benefit</i></td></tr>
<tr><th id="84">84</th><td><i  data-doc="MaxDataFlowEdge">// of commuting operands.</i></td></tr>
<tr><th id="85">85</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxDataFlowEdge" title='MaxDataFlowEdge' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxDataFlowEdge">MaxDataFlowEdge</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="86">86</th><td>    <q>"dataflow-edge-limit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>3</var>),</td></tr>
<tr><th id="87">87</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum number of dataflow edges to traverse when evaluating "</q></td></tr>
<tr><th id="88">88</th><td>             <q>"the benefit of commuting operands"</q>));</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><b>namespace</b> {</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</dfn>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</dfn>;</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</dfn>;</td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-type='const llvm::InstrItineraryData *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-type='llvm::LiveVariables *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA">AA</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <span class="namespace">CodeGenOpt::</span><a class="type" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-type='CodeGenOpt::Level' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel">OptLevel</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::MBB">// The current basic block being processed.</i></td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</dfn>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">// Keep track the distance of a MI from the start of the current basic block.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-type='DenseMap&lt;llvm::MachineInstr *, unsigned int&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</dfn>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::Processed">// Set of already processed instructions in the current block.</i></td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed">Processed</dfn>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs">// Set of instructions converted to three-address by target and then sunk</i></td></tr>
<tr><th id="113">113</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs">  // down current basic block.</i></td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs" title='(anonymous namespace)::TwoAddressInstructionPass::SunkInstrs' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs">SunkInstrs</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">// A map from virtual registers to physical registers which are likely targets</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">  // to be coalesced to due to copies from physical registers to virtual</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">  // registers. e.g. v1024 = move r0.</i></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">// A map from virtual registers to physical registers which are likely targets</i></td></tr>
<tr><th id="122">122</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">  // to be coalesced to due to copies to physical registers from virtual</i></td></tr>
<tr><th id="123">123</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">  // registers. e.g. r1 = move v1024.</i></td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</dfn>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::sink3AddrInstruction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::sink3AddrInstruction(llvm::MachineInstr * MI, unsigned int Reg, MachineBasicBlock::iterator OldPos)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE">sink3AddrInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned int' data-ref="2Reg">Reg</dfn>,</td></tr>
<tr><th id="127">127</th><td>                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="3OldPos" title='OldPos' data-type='MachineBasicBlock::iterator' data-ref="3OldPos">OldPos</dfn>);</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain(unsigned int FromReg, unsigned int ToReg, int Maxlen)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">isRevCopyChain</a>(<em>unsigned</em> <dfn class="local col4 decl" id="4FromReg" title='FromReg' data-type='unsigned int' data-ref="4FromReg">FromReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5ToReg" title='ToReg' data-type='unsigned int' data-ref="5ToReg">ToReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="6Maxlen" title='Maxlen' data-type='int' data-ref="6Maxlen">Maxlen</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef(unsigned int Reg, unsigned int Dist, unsigned int &amp; LastDef)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">noUseAfterLastDef</a>(<em>unsigned</em> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='unsigned int' data-ref="7Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Dist" title='Dist' data-type='unsigned int' data-ref="8Dist">Dist</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="9LastDef" title='LastDef' data-type='unsigned int &amp;' data-ref="9LastDef">LastDef</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute(unsigned int regA, unsigned int regB, unsigned int regC, llvm::MachineInstr * MI, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj">isProfitableToCommute</a>(<em>unsigned</em> <dfn class="local col0 decl" id="10regA" title='regA' data-type='unsigned int' data-ref="10regA">regA</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11regB" title='regB' data-type='unsigned int' data-ref="11regB">regB</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12regC" title='regC' data-type='unsigned int' data-ref="12regC">regC</dfn>,</td></tr>
<tr><th id="134">134</th><td>                             <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr *' data-ref="13MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14Dist" title='Dist' data-type='unsigned int' data-ref="14Dist">Dist</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" title='(anonymous namespace)::TwoAddressInstructionPass::commuteInstruction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::commuteInstruction(llvm::MachineInstr * MI, unsigned int DstIdx, unsigned int RegBIdx, unsigned int RegCIdx, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">commuteInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="15MI" title='MI' data-type='llvm::MachineInstr *' data-ref="15MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16DstIdx" title='DstIdx' data-type='unsigned int' data-ref="16DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="137">137</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="17RegBIdx" title='RegBIdx' data-type='unsigned int' data-ref="17RegBIdx">RegBIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18RegCIdx" title='RegCIdx' data-type='unsigned int' data-ref="18RegCIdx">RegCIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19Dist" title='Dist' data-type='unsigned int' data-ref="19Dist">Dist</dfn>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr(unsigned int RegA, unsigned int RegB)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj">isProfitableToConv3Addr</a>(<em>unsigned</em> <dfn class="local col0 decl" id="20RegA" title='RegA' data-type='unsigned int' data-ref="20RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21RegB" title='RegB' data-type='unsigned int' data-ref="21RegB">RegB</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj" title='(anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int RegA, unsigned int RegB, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj">convertInstTo3Addr</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="22mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="22mi">mi</dfn>,</td></tr>
<tr><th id="142">142</th><td>                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="23nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="23nmi">nmi</dfn>,</td></tr>
<tr><th id="143">143</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="24RegA" title='RegA' data-type='unsigned int' data-ref="24RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25RegB" title='RegB' data-type='unsigned int' data-ref="25RegB">RegB</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26Dist" title='Dist' data-type='unsigned int' data-ref="26Dist">Dist</dfn>);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::isDefTooClose' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isDefTooClose(unsigned int Reg, unsigned int Dist, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE">isDefTooClose</a>(<em>unsigned</em> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='unsigned int' data-ref="27Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="28Dist" title='Dist' data-type='unsigned int' data-ref="28Dist">Dist</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29MI" title='MI' data-type='llvm::MachineInstr *' data-ref="29MI">MI</dfn>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">rescheduleMIBelowKill</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="30mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="30mi">mi</dfn>,</td></tr>
<tr><th id="148">148</th><td>                             <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="31nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="31nmi">nmi</dfn>,</td></tr>
<tr><th id="149">149</th><td>                             <em>unsigned</em> <dfn class="local col2 decl" id="32Reg" title='Reg' data-type='unsigned int' data-ref="32Reg">Reg</dfn>);</td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">rescheduleKillAboveMI</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="33mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="33mi">mi</dfn>,</td></tr>
<tr><th id="151">151</th><td>                             <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="34nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="34nmi">nmi</dfn>,</td></tr>
<tr><th id="152">152</th><td>                             <em>unsigned</em> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='unsigned int' data-ref="35Reg">Reg</dfn>);</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int SrcIdx, unsigned int DstIdx, unsigned int Dist, bool shouldOnlyCommute)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="36mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="36mi">mi</dfn>,</td></tr>
<tr><th id="155">155</th><td>                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="37nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="37nmi">nmi</dfn>,</td></tr>
<tr><th id="156">156</th><td>                               <em>unsigned</em> <dfn class="local col8 decl" id="38SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="38SrcIdx">SrcIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="39DstIdx" title='DstIdx' data-type='unsigned int' data-ref="39DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="157">157</th><td>                               <em>unsigned</em> <dfn class="local col0 decl" id="40Dist" title='Dist' data-type='unsigned int' data-ref="40Dist">Dist</dfn>, <em>bool</em> <dfn class="local col1 decl" id="41shouldOnlyCommute" title='shouldOnlyCommute' data-type='bool' data-ref="41shouldOnlyCommute">shouldOnlyCommute</dfn>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute(llvm::MachineInstr * MI, unsigned int DstOpIdx, unsigned int BaseOpIdx, bool BaseOpKilled, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">tryInstructionCommute</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr *' data-ref="42MI">MI</dfn>,</td></tr>
<tr><th id="160">160</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="43DstOpIdx" title='DstOpIdx' data-type='unsigned int' data-ref="43DstOpIdx">DstOpIdx</dfn>,</td></tr>
<tr><th id="161">161</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="44BaseOpIdx" title='BaseOpIdx' data-type='unsigned int' data-ref="44BaseOpIdx">BaseOpIdx</dfn>,</td></tr>
<tr><th id="162">162</th><td>                             <em>bool</em> <dfn class="local col5 decl" id="45BaseOpKilled" title='BaseOpKilled' data-type='bool' data-ref="45BaseOpKilled">BaseOpKilled</dfn>,</td></tr>
<tr><th id="163">163</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="46Dist" title='Dist' data-type='unsigned int' data-ref="46Dist">Dist</dfn>);</td></tr>
<tr><th id="164">164</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-type='void (anonymous namespace)::TwoAddressInstructionPass::scanUses(unsigned int DstReg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj">scanUses</a>(<em>unsigned</em> <dfn class="local col7 decl" id="47DstReg" title='DstReg' data-type='unsigned int' data-ref="47DstReg">DstReg</dfn>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::processCopy' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processCopy(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">processCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='llvm::MachineInstr *' data-ref="48MI">MI</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList">TiedPairList</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <var>4</var>&gt;;</td></tr>
<tr><th id="169">169</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap">TiedOperandMap</dfn> = <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList">TiedPairList</a>&gt;;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" title='(anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands(llvm::MachineInstr * MI, TiedOperandMap &amp; )' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">collectTiedOperands</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr *' data-ref="49MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap">TiedOperandMap</a>&amp;);</td></tr>
<tr><th id="172">172</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" title='(anonymous namespace)::TwoAddressInstructionPass::processTiedPairs' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processTiedPairs(llvm::MachineInstr * MI, TiedPairList &amp; , unsigned int &amp; Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">processTiedPairs</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr *' data-ref="50MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList">TiedPairList</a>&amp;, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="51Dist" title='Dist' data-type='unsigned int &amp;' data-ref="51Dist">Dist</dfn>);</td></tr>
<tr><th id="173">173</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence' data-type='void (anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence(MachineBasicBlock::iterator &amp; )' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">eliminateRegSequence</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&amp;);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><b>public</b>:</td></tr>
<tr><th id="176">176</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-type='char' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::ID">// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPassC1Ev" title='(anonymous namespace)::TwoAddressInstructionPass::TwoAddressInstructionPass' data-type='void (anonymous namespace)::TwoAddressInstructionPass::TwoAddressInstructionPass()' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPassC1Ev">TwoAddressInstructionPass</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID">ID</a>) {</td></tr>
<tr><th id="179">179</th><td>    <a class="ref" href="#207" title='llvm::initializeTwoAddressInstructionPassPass' data-ref="_ZN4llvm39initializeTwoAddressInstructionPassPassERNS_12PassRegistryE">initializeTwoAddressInstructionPassPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_125TwoAddressInstructionPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::TwoAddressInstructionPass::getAnalysisUsage' data-type='void (anonymous namespace)::TwoAddressInstructionPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_125TwoAddressInstructionPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="52AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="52AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="183">183</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="184">184</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv" title='llvm::AnalysisUsage::addUsedIfAvailable' data-ref="_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv">addUsedIfAvailable</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="185">185</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv" title='llvm::AnalysisUsage::addUsedIfAvailable' data-ref="_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv">addUsedIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="186">186</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="187">187</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="188">188</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="189">189</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineLoopInfoID" title='llvm::MachineLoopInfoID' data-ref="llvm::MachineLoopInfoID">MachineLoopInfoID</a></span>);</td></tr>
<tr><th id="190">190</th><td>    <a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="191">191</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#52AU" title='AU' data-ref="52AU">AU</a></span>);</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Pass entry point.</i></td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction(llvm::MachineFunction &amp; )' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;) override;</td></tr>
<tr><th id="196">196</th><td>};</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-type='char' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::TwoAddressInstructionPassID" title='llvm::TwoAddressInstructionPassID' data-ref="llvm::TwoAddressInstructionPassID">TwoAddressInstructionPassID</dfn> = <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<a class="tu ref" href="#(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID">ID</a>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeTwoAddressInstructionPassPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(TwoAddressInstructionPass, DEBUG_TYPE,</td></tr>
<tr><th id="205">205</th><td>                <q>"Two-Address instruction pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="206">206</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="207">207</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Two-Address instruction pass&quot;, &quot;twoaddressinstruction&quot;, &amp;TwoAddressInstructionPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;TwoAddressInstructionPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeTwoAddressInstructionPassPassFlag; void llvm::initializeTwoAddressInstructionPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeTwoAddressInstructionPassPassFlag, initializeTwoAddressInstructionPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>, <a class="macro" href="#67" title="&quot;twoaddressinstruction&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="208">208</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Two-Address instruction pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>static</em> <em>bool</em> <a class="tu decl" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-type='bool isPlainlyKilled(llvm::MachineInstr * MI, unsigned int Reg, llvm::LiveIntervals * LIS)' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53MI" title='MI' data-type='llvm::MachineInstr *' data-ref="53MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54Reg" title='Reg' data-type='unsigned int' data-ref="54Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col5 decl" id="55LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="55LIS">LIS</dfn>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE">/// A two-address instruction has been converted to a three-address instruction</i></td></tr>
<tr><th id="213">213</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE">/// to avoid clobbering a register. Try to sink it past the instruction that</i></td></tr>
<tr><th id="214">214</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE">/// would kill the above mentioned register to reduce register pressure.</i></td></tr>
<tr><th id="215">215</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="216">216</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::sink3AddrInstruction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::sink3AddrInstruction(llvm::MachineInstr * MI, unsigned int SavedReg, MachineBasicBlock::iterator OldPos)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE">sink3AddrInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr *' data-ref="56MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="57SavedReg" title='SavedReg' data-type='unsigned int' data-ref="57SavedReg">SavedReg</dfn>,</td></tr>
<tr><th id="217">217</th><td>                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="58OldPos" title='OldPos' data-type='MachineBasicBlock::iterator' data-ref="58OldPos">OldPos</dfn>) {</td></tr>
<tr><th id="218">218</th><td>  <i>// FIXME: Shouldn't we be trying to do this before we three-addressify the</i></td></tr>
<tr><th id="219">219</th><td><i>  // instruction?  After this transformation is done, we no longer need</i></td></tr>
<tr><th id="220">220</th><td><i>  // the instruction to be in three-address form.</i></td></tr>
<tr><th id="221">221</th><td><i></i></td></tr>
<tr><th id="222">222</th><td><i>  // Check if it's safe to move this instruction.</i></td></tr>
<tr><th id="223">223</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59SeenStore" title='SeenStore' data-type='bool' data-ref="59SeenStore">SeenStore</dfn> = <b>true</b>; <i>// Be conservative.</i></td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (!<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA">AA</a>, <span class='refarg'><a class="local col9 ref" href="#59SeenStore" title='SeenStore' data-ref="59SeenStore">SeenStore</a></span>))</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60DefReg" title='DefReg' data-type='unsigned int' data-ref="60DefReg">DefReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="228">228</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col1 decl" id="61UseRegs" title='UseRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="61UseRegs">UseRegs</dfn>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="62MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="62MO">MO</dfn> : <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="232">232</th><td>      <b>continue</b>;</td></tr>
<tr><th id="233">233</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63MOReg" title='MOReg' data-type='unsigned int' data-ref="63MOReg">MOReg</dfn> = <a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (!<a class="local col3 ref" href="#63MOReg" title='MOReg' data-ref="63MOReg">MOReg</a>)</td></tr>
<tr><th id="235">235</th><td>      <b>continue</b>;</td></tr>
<tr><th id="236">236</th><td>    <b>if</b> (<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col3 ref" href="#63MOReg" title='MOReg' data-ref="63MOReg">MOReg</a> != <a class="local col7 ref" href="#57SavedReg" title='SavedReg' data-ref="57SavedReg">SavedReg</a>)</td></tr>
<tr><th id="237">237</th><td>      <a class="local col1 ref" href="#61UseRegs" title='UseRegs' data-ref="61UseRegs">UseRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="238">238</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="239">239</th><td>      <b>continue</b>;</td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="241">241</th><td>      <i>// Don't try to move it if it implicitly defines a register.</i></td></tr>
<tr><th id="242">242</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="243">243</th><td>    <b>if</b> (<a class="local col0 ref" href="#60DefReg" title='DefReg' data-ref="60DefReg">DefReg</a>)</td></tr>
<tr><th id="244">244</th><td>      <i>// For now, don't move any instructions that define multiple registers.</i></td></tr>
<tr><th id="245">245</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td>    <a class="local col0 ref" href="#60DefReg" title='DefReg' data-ref="60DefReg">DefReg</a> = <a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i>// Find the instruction that kills SavedReg.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64KillMI" title='KillMI' data-type='llvm::MachineInstr *' data-ref="64KillMI">KillMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="252">252</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="65LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="65LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#57SavedReg" title='SavedReg' data-ref="57SavedReg">SavedReg</a>);</td></tr>
<tr><th id="253">253</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LI.end() != LI.begin() &amp;&amp; &quot;Reg should not have empty live interval.&quot;) ? void (0) : __assert_fail (&quot;LI.end() != LI.begin() &amp;&amp; \&quot;Reg should not have empty live interval.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#65LI" title='LI' data-ref="65LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() != <a class="local col5 ref" href="#65LI" title='LI' data-ref="65LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>() &amp;&amp;</td></tr>
<tr><th id="254">254</th><td>           <q>"Reg should not have empty live interval."</q>);</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="66MBBEndIdx" title='MBBEndIdx' data-type='llvm::SlotIndex' data-ref="66MBBEndIdx">MBBEndIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>();</td></tr>
<tr><th id="257">257</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="67I" title='I' data-type='LiveInterval::const_iterator' data-ref="67I">I</dfn> = <a class="local col5 ref" href="#65LI" title='LI' data-ref="65LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#66MBBEndIdx" title='MBBEndIdx' data-ref="66MBBEndIdx">MBBEndIdx</a>);</td></tr>
<tr><th id="258">258</th><td>    <b>if</b> (<a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a> != <a class="local col5 ref" href="#65LI" title='LI' data-ref="65LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#66MBBEndIdx" title='MBBEndIdx' data-ref="66MBBEndIdx">MBBEndIdx</a>)</td></tr>
<tr><th id="259">259</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    --<a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>;</td></tr>
<tr><th id="262">262</th><td>    <a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>);</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (!<a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a>) {</td></tr>
<tr><th id="265">265</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="68UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="68UseMO">UseMO</dfn> : <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col7 ref" href="#57SavedReg" title='SavedReg' data-ref="57SavedReg">SavedReg</a>)) {</td></tr>
<tr><th id="266">266</th><td>      <b>if</b> (!<a class="local col8 ref" href="#68UseMO" title='UseMO' data-ref="68UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="267">267</th><td>        <b>continue</b>;</td></tr>
<tr><th id="268">268</th><td>      <a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a> = <a class="local col8 ref" href="#68UseMO" title='UseMO' data-ref="68UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="269">269</th><td>      <b>break</b>;</td></tr>
<tr><th id="270">270</th><td>    }</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// If we find the instruction that kills SavedReg, and it is in an</i></td></tr>
<tr><th id="274">274</th><td><i>  // appropriate location, we can try to sink the current instruction</i></td></tr>
<tr><th id="275">275</th><td><i>  // past it.</i></td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (!<a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a> || <a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a> || <a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a> == <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a> ||</td></tr>
<tr><th id="277">277</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#58OldPos" title='OldPos' data-ref="58OldPos">OldPos</a> || <a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// If any of the definitions are used by another instruction between the</i></td></tr>
<tr><th id="281">281</th><td><i>  // position and the kill use, then it's not safe to sink it.</i></td></tr>
<tr><th id="282">282</th><td><i>  //</i></td></tr>
<tr><th id="283">283</th><td><i>  // FIXME: This can be sped up if there is an easy way to query whether an</i></td></tr>
<tr><th id="284">284</th><td><i>  // instruction is before or after another instruction. Then we can use</i></td></tr>
<tr><th id="285">285</th><td><i>  // MachineRegisterInfo def / use instead.</i></td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="69KillMO" title='KillMO' data-type='llvm::MachineOperand *' data-ref="69KillMO">KillMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="70KillPos" title='KillPos' data-type='MachineBasicBlock::iterator' data-ref="70KillPos">KillPos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a>;</td></tr>
<tr><th id="288">288</th><td>  <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#70KillPos" title='KillPos' data-ref="70KillPos">KillPos</a>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71NumVisited" title='NumVisited' data-type='unsigned int' data-ref="71NumVisited">NumVisited</dfn> = <var>0</var>;</td></tr>
<tr><th id="291">291</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72OtherMI" title='OtherMI' data-type='llvm::MachineInstr &amp;' data-ref="72OtherMI">OtherMI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#58OldPos" title='OldPos' data-ref="58OldPos">OldPos</a>), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#70KillPos" title='KillPos' data-ref="70KillPos">KillPos</a>)) {</td></tr>
<tr><th id="292">292</th><td>    <i>// Debug instructions cannot be counted against the limit.</i></td></tr>
<tr><th id="293">293</th><td>    <b>if</b> (<a class="local col2 ref" href="#72OtherMI" title='OtherMI' data-ref="72OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="294">294</th><td>      <b>continue</b>;</td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="local col1 ref" href="#71NumVisited" title='NumVisited' data-ref="71NumVisited">NumVisited</a> &gt; <var>30</var>)  <i>// FIXME: Arbitrary limit to reduce compile time cost.</i></td></tr>
<tr><th id="296">296</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="297">297</th><td>    ++<a class="local col1 ref" href="#71NumVisited" title='NumVisited' data-ref="71NumVisited">NumVisited</a>;</td></tr>
<tr><th id="298">298</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="73i" title='i' data-type='unsigned int' data-ref="73i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="74e" title='e' data-type='unsigned int' data-ref="74e">e</dfn> = <a class="local col2 ref" href="#72OtherMI" title='OtherMI' data-ref="72OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a> != <a class="local col4 ref" href="#74e" title='e' data-ref="74e">e</a>; ++<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>) {</td></tr>
<tr><th id="299">299</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="75MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="75MO">MO</dfn> = <a class="local col2 ref" href="#72OtherMI" title='OtherMI' data-ref="72OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>);</td></tr>
<tr><th id="300">300</th><td>      <b>if</b> (!<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="301">301</th><td>        <b>continue</b>;</td></tr>
<tr><th id="302">302</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="76MOReg" title='MOReg' data-type='unsigned int' data-ref="76MOReg">MOReg</dfn> = <a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="303">303</th><td>      <b>if</b> (!<a class="local col6 ref" href="#76MOReg" title='MOReg' data-ref="76MOReg">MOReg</a>)</td></tr>
<tr><th id="304">304</th><td>        <b>continue</b>;</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="local col0 ref" href="#60DefReg" title='DefReg' data-ref="60DefReg">DefReg</a> == <a class="local col6 ref" href="#76MOReg" title='MOReg' data-ref="76MOReg">MOReg</a>)</td></tr>
<tr><th id="306">306</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>      <b>if</b> (<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a> &amp;&amp; <a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(&amp;<a class="local col2 ref" href="#72OtherMI" title='OtherMI' data-ref="72OtherMI">OtherMI</a>, <a class="local col6 ref" href="#76MOReg" title='MOReg' data-ref="76MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>))) {</td></tr>
<tr><th id="309">309</th><td>        <b>if</b> (&amp;<a class="local col2 ref" href="#72OtherMI" title='OtherMI' data-ref="72OtherMI">OtherMI</a> == <a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a> &amp;&amp; <a class="local col6 ref" href="#76MOReg" title='MOReg' data-ref="76MOReg">MOReg</a> == <a class="local col7 ref" href="#57SavedReg" title='SavedReg' data-ref="57SavedReg">SavedReg</a>)</td></tr>
<tr><th id="310">310</th><td>          <i>// Save the operand that kills the register. We want to unset the kill</i></td></tr>
<tr><th id="311">311</th><td><i>          // marker if we can sink MI past it.</i></td></tr>
<tr><th id="312">312</th><td>          <a class="local col9 ref" href="#69KillMO" title='KillMO' data-ref="69KillMO">KillMO</a> = &amp;<a class="local col5 ref" href="#75MO" title='MO' data-ref="75MO">MO</a>;</td></tr>
<tr><th id="313">313</th><td>        <b>else</b> <b>if</b> (<a class="local col1 ref" href="#61UseRegs" title='UseRegs' data-ref="61UseRegs">UseRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#76MOReg" title='MOReg' data-ref="76MOReg">MOReg</a>))</td></tr>
<tr><th id="314">314</th><td>          <i>// One of the uses is killed before the destination.</i></td></tr>
<tr><th id="315">315</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="316">316</th><td>      }</td></tr>
<tr><th id="317">317</th><td>    }</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (KillMO &amp;&amp; &quot;Didn&apos;t find kill&quot;) ? void (0) : __assert_fail (&quot;KillMO &amp;&amp; \&quot;Didn&apos;t find kill\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 319, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#69KillMO" title='KillMO' data-ref="69KillMO">KillMO</a> &amp;&amp; <q>"Didn't find kill"</q>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="322">322</th><td>    <i>// Update kill and LV information.</i></td></tr>
<tr><th id="323">323</th><td>    <a class="local col9 ref" href="#69KillMO" title='KillMO' data-ref="69KillMO">KillMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="324">324</th><td>    <a class="local col9 ref" href="#69KillMO" title='KillMO' data-ref="69KillMO">KillMO</a> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="local col7 ref" href="#57SavedReg" title='SavedReg' data-ref="57SavedReg">SavedReg</a>, <b>false</b>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>);</td></tr>
<tr><th id="325">325</th><td>    <a class="local col9 ref" href="#69KillMO" title='KillMO' data-ref="69KillMO">KillMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>)</td></tr>
<tr><th id="328">328</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</a>(<a class="local col7 ref" href="#57SavedReg" title='SavedReg' data-ref="57SavedReg">SavedReg</a>, <span class='refarg'>*<a class="local col4 ref" href="#64KillMI" title='KillMI' data-ref="64KillMI">KillMI</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a></span>);</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i>// Move instruction to its destination.</i></td></tr>
<tr><th id="332">332</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::remove' data-ref="_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE">remove</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>);</td></tr>
<tr><th id="333">333</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#70KillPos" title='KillPos' data-ref="70KillPos">KillPos</a>, <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>)</td></tr>
<tr><th id="336">336</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a></span>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#73" title='Num3AddrSunk' data-ref="Num3AddrSunk">Num3AddrSunk</a>;</td></tr>
<tr><th id="339">339</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><i class="doc" data-doc="_ZL12getSingleDefjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE">/// Return the MachineInstr* if it is the single def of the Reg in current BB.</i></td></tr>
<tr><th id="343">343</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL12getSingleDefjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE" title='getSingleDef' data-type='llvm::MachineInstr * getSingleDef(unsigned int Reg, llvm::MachineBasicBlock * BB, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL12getSingleDefjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE">getSingleDef</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="77Reg" title='Reg' data-type='unsigned int' data-ref="77Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="78BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="78BB">BB</dfn>,</td></tr>
<tr><th id="344">344</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="79MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="79MRI">MRI</dfn>) {</td></tr>
<tr><th id="345">345</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="80Ret" title='Ret' data-type='llvm::MachineInstr *' data-ref="80Ret">Ret</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="346">346</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="81DefMI">DefMI</dfn> : <a class="local col9 ref" href="#79MRI" title='MRI' data-ref="79MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a>)) {</td></tr>
<tr><th id="347">347</th><td>    <b>if</b> (<a class="local col1 ref" href="#81DefMI" title='DefMI' data-ref="81DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col8 ref" href="#78BB" title='BB' data-ref="78BB">BB</a> || <a class="local col1 ref" href="#81DefMI" title='DefMI' data-ref="81DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="348">348</th><td>      <b>continue</b>;</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (!<a class="local col0 ref" href="#80Ret" title='Ret' data-ref="80Ret">Ret</a>)</td></tr>
<tr><th id="350">350</th><td>      <a class="local col0 ref" href="#80Ret" title='Ret' data-ref="80Ret">Ret</a> = &amp;<a class="local col1 ref" href="#81DefMI" title='DefMI' data-ref="81DefMI">DefMI</a>;</td></tr>
<tr><th id="351">351</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80Ret" title='Ret' data-ref="80Ret">Ret</a> != &amp;<a class="local col1 ref" href="#81DefMI" title='DefMI' data-ref="81DefMI">DefMI</a>)</td></tr>
<tr><th id="352">352</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td>  <b>return</b> <a class="local col0 ref" href="#80Ret" title='Ret' data-ref="80Ret">Ret</a>;</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// Check if there is a reversed copy chain from FromReg to ToReg:</i></td></tr>
<tr><th id="358">358</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// %Tmp1 = copy %Tmp2;</i></td></tr>
<tr><th id="359">359</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// %FromReg = copy %Tmp1;</i></td></tr>
<tr><th id="360">360</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// %ToReg = add %FromReg ...</i></td></tr>
<tr><th id="361">361</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// %Tmp2 = copy %ToReg;</i></td></tr>
<tr><th id="362">362</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// MaxLen specifies the maximum length of the copy chain the func</i></td></tr>
<tr><th id="363">363</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">/// can walk through.</i></td></tr>
<tr><th id="364">364</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain(unsigned int FromReg, unsigned int ToReg, int Maxlen)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">isRevCopyChain</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="82FromReg" title='FromReg' data-type='unsigned int' data-ref="82FromReg">FromReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83ToReg" title='ToReg' data-type='unsigned int' data-ref="83ToReg">ToReg</dfn>,</td></tr>
<tr><th id="365">365</th><td>                                               <em>int</em> <dfn class="local col4 decl" id="84Maxlen" title='Maxlen' data-type='int' data-ref="84Maxlen">Maxlen</dfn>) {</td></tr>
<tr><th id="366">366</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85TmpReg" title='TmpReg' data-type='unsigned int' data-ref="85TmpReg">TmpReg</dfn> = <a class="local col2 ref" href="#82FromReg" title='FromReg' data-ref="82FromReg">FromReg</a>;</td></tr>
<tr><th id="367">367</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="86i" title='i' data-type='int' data-ref="86i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a> &lt; <a class="local col4 ref" href="#84Maxlen" title='Maxlen' data-ref="84Maxlen">Maxlen</a>; <a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a>++) {</td></tr>
<tr><th id="368">368</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87Def" title='Def' data-type='llvm::MachineInstr *' data-ref="87Def">Def</dfn> = <a class="tu ref" href="#_ZL12getSingleDefjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE" title='getSingleDef' data-use='c' data-ref="_ZL12getSingleDefjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE">getSingleDef</a>(<a class="local col5 ref" href="#85TmpReg" title='TmpReg' data-ref="85TmpReg">TmpReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>);</td></tr>
<tr><th id="369">369</th><td>    <b>if</b> (!<a class="local col7 ref" href="#87Def" title='Def' data-ref="87Def">Def</a> || !<a class="local col7 ref" href="#87Def" title='Def' data-ref="87Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="370">370</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <a class="local col5 ref" href="#85TmpReg" title='TmpReg' data-ref="85TmpReg">TmpReg</a> = <a class="local col7 ref" href="#87Def" title='Def' data-ref="87Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (<a class="local col5 ref" href="#85TmpReg" title='TmpReg' data-ref="85TmpReg">TmpReg</a> == <a class="local col3 ref" href="#83ToReg" title='ToReg' data-ref="83ToReg">ToReg</a>)</td></tr>
<tr><th id="375">375</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>}</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">/// Return true if there are no intervening uses between the last instruction</i></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">/// in the MBB that defines the specified register and the two-address</i></td></tr>
<tr><th id="382">382</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">/// instruction which is being processed. It also returns the last def location</i></td></tr>
<tr><th id="383">383</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">/// by reference.</i></td></tr>
<tr><th id="384">384</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef(unsigned int Reg, unsigned int Dist, unsigned int &amp; LastDef)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">noUseAfterLastDef</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Reg" title='Reg' data-type='unsigned int' data-ref="88Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="89Dist" title='Dist' data-type='unsigned int' data-ref="89Dist">Dist</dfn>,</td></tr>
<tr><th id="385">385</th><td>                                                  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="90LastDef" title='LastDef' data-type='unsigned int &amp;' data-ref="90LastDef">LastDef</dfn>) {</td></tr>
<tr><th id="386">386</th><td>  <a class="local col0 ref" href="#90LastDef" title='LastDef' data-ref="90LastDef">LastDef</a> = <var>0</var>;</td></tr>
<tr><th id="387">387</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91LastUse" title='LastUse' data-type='unsigned int' data-ref="91LastUse">LastUse</dfn> = <a class="local col9 ref" href="#89Dist" title='Dist' data-ref="89Dist">Dist</a>;</td></tr>
<tr><th id="388">388</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="92MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="92MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12reg_operandsEj" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj">reg_operands</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>)) {</td></tr>
<tr><th id="389">389</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="93MI" title='MI' data-type='llvm::MachineInstr *' data-ref="93MI">MI</dfn> = <a class="local col2 ref" href="#92MO" title='MO' data-ref="92MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (<a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a> || <a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="391">391</th><td>      <b>continue</b>;</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370">iterator</a> <dfn class="local col4 decl" id="94DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="94DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI">MI</a>);</td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (<a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="394">394</th><td>      <b>continue</b>;</td></tr>
<tr><th id="395">395</th><td>    <b>if</b> (<a class="local col2 ref" href="#92MO" title='MO' data-ref="92MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &lt; <a class="local col1 ref" href="#91LastUse" title='LastUse' data-ref="91LastUse">LastUse</a>)</td></tr>
<tr><th id="396">396</th><td>      <a class="local col1 ref" href="#91LastUse" title='LastUse' data-ref="91LastUse">LastUse</a> = <a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (<a class="local col2 ref" href="#92MO" title='MO' data-ref="92MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &gt; <a class="local col0 ref" href="#90LastDef" title='LastDef' data-ref="90LastDef">LastDef</a>)</td></tr>
<tr><th id="398">398</th><td>      <a class="local col0 ref" href="#90LastDef" title='LastDef' data-ref="90LastDef">LastDef</a> = <a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <b>return</b> !(<a class="local col1 ref" href="#91LastUse" title='LastUse' data-ref="91LastUse">LastUse</a> &gt; <a class="local col0 ref" href="#90LastDef" title='LastDef' data-ref="90LastDef">LastDef</a> &amp;&amp; <a class="local col1 ref" href="#91LastUse" title='LastUse' data-ref="91LastUse">LastUse</a> &lt; <a class="local col9 ref" href="#89Dist" title='Dist' data-ref="89Dist">Dist</a>);</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i class="doc" data-doc="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">/// Return true if the specified MI is a copy instruction or an extract_subreg</i></td></tr>
<tr><th id="405">405</th><td><i class="doc" data-doc="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">/// instruction. It also returns the source and destination registers and</i></td></tr>
<tr><th id="406">406</th><td><i class="doc" data-doc="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">/// whether they are physical registers by reference.</i></td></tr>
<tr><th id="407">407</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_" title='isCopyToReg' data-type='bool isCopyToReg(llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo * TII, unsigned int &amp; SrcReg, unsigned int &amp; DstReg, bool &amp; IsSrcPhys, bool &amp; IsDstPhys)' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">isCopyToReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="95MI">MI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="96TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="96TII">TII</dfn>,</td></tr>
<tr><th id="408">408</th><td>                        <em>unsigned</em> &amp;<dfn class="local col7 decl" id="97SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="97SrcReg">SrcReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="98DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="98DstReg">DstReg</dfn>,</td></tr>
<tr><th id="409">409</th><td>                        <em>bool</em> &amp;<dfn class="local col9 decl" id="99IsSrcPhys" title='IsSrcPhys' data-type='bool &amp;' data-ref="99IsSrcPhys">IsSrcPhys</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="100IsDstPhys" title='IsDstPhys' data-type='bool &amp;' data-ref="100IsDstPhys">IsDstPhys</dfn>) {</td></tr>
<tr><th id="410">410</th><td>  <a class="local col7 ref" href="#97SrcReg" title='SrcReg' data-ref="97SrcReg">SrcReg</a> = <var>0</var>;</td></tr>
<tr><th id="411">411</th><td>  <a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a> = <var>0</var>;</td></tr>
<tr><th id="412">412</th><td>  <b>if</b> (<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="413">413</th><td>    <a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="414">414</th><td>    <a class="local col7 ref" href="#97SrcReg" title='SrcReg' data-ref="97SrcReg">SrcReg</a> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="415">415</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>()) {</td></tr>
<tr><th id="416">416</th><td>    <a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="417">417</th><td>    <a class="local col7 ref" href="#97SrcReg" title='SrcReg' data-ref="97SrcReg">SrcReg</a> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="418">418</th><td>  } <b>else</b></td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <a class="local col9 ref" href="#99IsSrcPhys" title='IsSrcPhys' data-ref="99IsSrcPhys">IsSrcPhys</a> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#97SrcReg" title='SrcReg' data-ref="97SrcReg">SrcReg</a>);</td></tr>
<tr><th id="422">422</th><td>  <a class="local col0 ref" href="#100IsDstPhys" title='IsDstPhys' data-ref="100IsDstPhys">IsDstPhys</a> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>);</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i class="doc" data-doc="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">/// Test if the given register value, which is used by the</i></td></tr>
<tr><th id="427">427</th><td><i class="doc" data-doc="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">/// given instruction, is killed by the given instruction.</i></td></tr>
<tr><th id="428">428</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-type='bool isPlainlyKilled(llvm::MachineInstr * MI, unsigned int Reg, llvm::LiveIntervals * LIS)' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="101MI" title='MI' data-type='llvm::MachineInstr *' data-ref="101MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="102Reg" title='Reg' data-type='unsigned int' data-ref="102Reg">Reg</dfn>,</td></tr>
<tr><th id="429">429</th><td>                            <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col3 decl" id="103LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="103LIS">LIS</dfn>) {</td></tr>
<tr><th id="430">430</th><td>  <b>if</b> (<a class="local col3 ref" href="#103LIS" title='LIS' data-ref="103LIS">LIS</a> &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="431">431</th><td>      !<a class="local col3 ref" href="#103LIS" title='LIS' data-ref="103LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" title='llvm::LiveIntervals::isNotInMIMap' data-ref="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE">isNotInMIMap</a>(*<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>)) {</td></tr>
<tr><th id="432">432</th><td>    <i>// FIXME: Sometimes tryInstructionTransform() will add instructions and</i></td></tr>
<tr><th id="433">433</th><td><i>    // test whether they can be folded before keeping them. In this case it</i></td></tr>
<tr><th id="434">434</th><td><i>    // sets a kill before recursively calling tryInstructionTransform() again.</i></td></tr>
<tr><th id="435">435</th><td><i>    // If there is no interval available, we assume that this instruction is</i></td></tr>
<tr><th id="436">436</th><td><i>    // one of those. A kill flag is manually inserted on the operand so the</i></td></tr>
<tr><th id="437">437</th><td><i>    // check below will handle it.</i></td></tr>
<tr><th id="438">438</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="104LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="104LI">LI</dfn> = <a class="local col3 ref" href="#103LIS" title='LIS' data-ref="103LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>);</td></tr>
<tr><th id="439">439</th><td>    <i>// This is to match the kill flag version where undefs don't have kill</i></td></tr>
<tr><th id="440">440</th><td><i>    // flags.</i></td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (!<a class="local col4 ref" href="#104LI" title='LI' data-ref="104LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange18hasAtLeastOneValueEv" title='llvm::LiveRange::hasAtLeastOneValue' data-ref="_ZNK4llvm9LiveRange18hasAtLeastOneValueEv">hasAtLeastOneValue</a>())</td></tr>
<tr><th id="442">442</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="105useIdx" title='useIdx' data-type='llvm::SlotIndex' data-ref="105useIdx">useIdx</dfn> = <a class="local col3 ref" href="#103LIS" title='LIS' data-ref="103LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>);</td></tr>
<tr><th id="445">445</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="106I" title='I' data-type='LiveInterval::const_iterator' data-ref="106I">I</dfn> = <a class="local col4 ref" href="#104LI" title='LI' data-ref="104LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#105useIdx" title='useIdx' data-ref="105useIdx">useIdx</a>);</td></tr>
<tr><th id="446">446</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != LI.end() &amp;&amp; &quot;Reg must be live-in to use.&quot;) ? void (0) : __assert_fail (&quot;I != LI.end() &amp;&amp; \&quot;Reg must be live-in to use.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 446, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> != <a class="local col4 ref" href="#104LI" title='LI' data-ref="104LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <q>"Reg must be live-in to use."</q>);</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> !<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isBlockEv" title='llvm::SlotIndex::isBlock' data-ref="_ZNK4llvm9SlotIndex7isBlockEv">isBlock</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#105useIdx" title='useIdx' data-ref="105useIdx">useIdx</a>);</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <b>return</b> <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>);</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// Test if the given register value, which is used by the given</i></td></tr>
<tr><th id="454">454</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// instruction, is killed by the given instruction. This looks through</i></td></tr>
<tr><th id="455">455</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// coalescable copies to see if the original value is potentially not killed.</i></td></tr>
<tr><th id="456">456</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="457">457</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// For example, in this code:</i></td></tr>
<tr><th id="458">458</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="459">459</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///   %reg1034 = copy %reg1024</i></td></tr>
<tr><th id="460">460</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///   %reg1035 = copy killed %reg1025</i></td></tr>
<tr><th id="461">461</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///   %reg1036 = add killed %reg1034, killed %reg1035</i></td></tr>
<tr><th id="462">462</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="463">463</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// %reg1034 is not considered to be killed, since it is copied from a</i></td></tr>
<tr><th id="464">464</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// register which is not killed. Treating it as not killed lets the</i></td></tr>
<tr><th id="465">465</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// normal heuristics commute the (two-address) add, which lets</i></td></tr>
<tr><th id="466">466</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// coalescing eliminate the extra copy.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="468">468</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// If allowFalsePositives is true then likely kills are treated as kills even</i></td></tr>
<tr><th id="469">469</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// if it can't be proven that they are kills.</i></td></tr>
<tr><th id="470">470</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-type='bool isKilled(llvm::MachineInstr &amp; MI, unsigned int Reg, const llvm::MachineRegisterInfo * MRI, const llvm::TargetInstrInfo * TII, llvm::LiveIntervals * LIS, bool allowFalsePositives)' data-ref="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="107MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="108Reg" title='Reg' data-type='unsigned int' data-ref="108Reg">Reg</dfn>,</td></tr>
<tr><th id="471">471</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="109MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="109MRI">MRI</dfn>,</td></tr>
<tr><th id="472">472</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="110TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="110TII">TII</dfn>,</td></tr>
<tr><th id="473">473</th><td>                     <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col1 decl" id="111LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="111LIS">LIS</dfn>,</td></tr>
<tr><th id="474">474</th><td>                     <em>bool</em> <dfn class="local col2 decl" id="112allowFalsePositives" title='allowFalsePositives' data-type='bool' data-ref="112allowFalsePositives">allowFalsePositives</dfn>) {</td></tr>
<tr><th id="475">475</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="113DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="113DefMI">DefMI</dfn> = &amp;<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>;</td></tr>
<tr><th id="476">476</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="477">477</th><td>    <i>// All uses of physical registers are likely to be kills.</i></td></tr>
<tr><th id="478">478</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="479">479</th><td>        (<a class="local col2 ref" href="#112allowFalsePositives" title='allowFalsePositives' data-ref="112allowFalsePositives">allowFalsePositives</a> || <a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>)))</td></tr>
<tr><th id="480">480</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col3 ref" href="#113DefMI" title='DefMI' data-ref="113DefMI">DefMI</a>, <a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>, <a class="local col1 ref" href="#111LIS" title='LIS' data-ref="111LIS">LIS</a>))</td></tr>
<tr><th id="482">482</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>))</td></tr>
<tr><th id="484">484</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a> <dfn class="local col4 decl" id="114Begin" title='Begin' data-type='MachineRegisterInfo::def_iterator' data-ref="114Begin">Begin</dfn> = <a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>);</td></tr>
<tr><th id="486">486</th><td>    <i>// If there are multiple defs, we can't do a simple analysis, so just</i></td></tr>
<tr><th id="487">487</th><td><i>    // go with what the kill flag says.</i></td></tr>
<tr><th id="488">488</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;false, true, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb0ELb1ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#114Begin" title='Begin' data-ref="114Begin">Begin</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>())</td></tr>
<tr><th id="489">489</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="490">490</th><td>    <a class="local col3 ref" href="#113DefMI" title='DefMI' data-ref="113DefMI">DefMI</a> = <a class="local col4 ref" href="#114Begin" title='Begin' data-ref="114Begin">Begin</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="491">491</th><td>    <em>bool</em> <dfn class="local col5 decl" id="115IsSrcPhys" title='IsSrcPhys' data-type='bool' data-ref="115IsSrcPhys">IsSrcPhys</dfn>, <dfn class="local col6 decl" id="116IsDstPhys" title='IsDstPhys' data-type='bool' data-ref="116IsDstPhys">IsDstPhys</dfn>;</td></tr>
<tr><th id="492">492</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117SrcReg" title='SrcReg' data-type='unsigned int' data-ref="117SrcReg">SrcReg</dfn>,  <dfn class="local col8 decl" id="118DstReg" title='DstReg' data-type='unsigned int' data-ref="118DstReg">DstReg</dfn>;</td></tr>
<tr><th id="493">493</th><td>    <i>// If the def is something other than a copy, then it isn't going to</i></td></tr>
<tr><th id="494">494</th><td><i>    // be coalesced, so follow the kill flag.</i></td></tr>
<tr><th id="495">495</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_" title='isCopyToReg' data-use='c' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">isCopyToReg</a>(<span class='refarg'>*<a class="local col3 ref" href="#113DefMI" title='DefMI' data-ref="113DefMI">DefMI</a></span>, <a class="local col0 ref" href="#110TII" title='TII' data-ref="110TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#118DstReg" title='DstReg' data-ref="118DstReg">DstReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#115IsSrcPhys" title='IsSrcPhys' data-ref="115IsSrcPhys">IsSrcPhys</a></span>, <span class='refarg'><a class="local col6 ref" href="#116IsDstPhys" title='IsDstPhys' data-ref="116IsDstPhys">IsDstPhys</a></span>))</td></tr>
<tr><th id="496">496</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="497">497</th><td>    <a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a> = <a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg">SrcReg</a>;</td></tr>
<tr><th id="498">498</th><td>  }</td></tr>
<tr><th id="499">499</th><td>}</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><i class="doc" data-doc="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj">/// Return true if the specified MI uses the specified register as a two-address</i></td></tr>
<tr><th id="502">502</th><td><i class="doc" data-doc="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj">/// use. If so, return the destination register by reference.</i></td></tr>
<tr><th id="503">503</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj" title='isTwoAddrUse' data-type='bool isTwoAddrUse(llvm::MachineInstr &amp; MI, unsigned int Reg, unsigned int &amp; DstReg)' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj">isTwoAddrUse</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="119MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="119MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120Reg" title='Reg' data-type='unsigned int' data-ref="120Reg">Reg</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="121DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="121DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="504">504</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="122i" title='i' data-type='unsigned int' data-ref="122i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="123NumOps" title='NumOps' data-type='unsigned int' data-ref="123NumOps">NumOps</dfn> = <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#122i" title='i' data-ref="122i">i</a> != <a class="local col3 ref" href="#123NumOps" title='NumOps' data-ref="123NumOps">NumOps</a>; ++<a class="local col2 ref" href="#122i" title='i' data-ref="122i">i</a>) {</td></tr>
<tr><th id="505">505</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="124MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="124MO">MO</dfn> = <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#122i" title='i' data-ref="122i">i</a>);</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (!<a class="local col4 ref" href="#124MO" title='MO' data-ref="124MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#124MO" title='MO' data-ref="124MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || <a class="local col4 ref" href="#124MO" title='MO' data-ref="124MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>)</td></tr>
<tr><th id="507">507</th><td>      <b>continue</b>;</td></tr>
<tr><th id="508">508</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="125ti" title='ti' data-type='unsigned int' data-ref="125ti">ti</dfn>;</td></tr>
<tr><th id="509">509</th><td>    <b>if</b> (<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col2 ref" href="#122i" title='i' data-ref="122i">i</a>, &amp;<a class="local col5 ref" href="#125ti" title='ti' data-ref="125ti">ti</a>)) {</td></tr>
<tr><th id="510">510</th><td>      <a class="local col1 ref" href="#121DstReg" title='DstReg' data-ref="121DstReg">DstReg</a> = <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#125ti" title='ti' data-ref="125ti">ti</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="511">511</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="512">512</th><td>    }</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><i class="doc" data-doc="_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_">/// Given a register, if has a single in-basic block use, return the use</i></td></tr>
<tr><th id="518">518</th><td><i class="doc" data-doc="_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_">/// instruction if it's a copy or a two-address use.</i></td></tr>
<tr><th id="519">519</th><td><em>static</em></td></tr>
<tr><th id="520">520</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_" title='findOnlyInterestingUse' data-type='llvm::MachineInstr * findOnlyInterestingUse(unsigned int Reg, llvm::MachineBasicBlock * MBB, llvm::MachineRegisterInfo * MRI, const llvm::TargetInstrInfo * TII, bool &amp; IsCopy, unsigned int &amp; DstReg, bool &amp; IsDstPhys)' data-ref="_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_">findOnlyInterestingUse</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="126Reg" title='Reg' data-type='unsigned int' data-ref="126Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="127MBB">MBB</dfn>,</td></tr>
<tr><th id="521">521</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="128MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="128MRI">MRI</dfn>,</td></tr>
<tr><th id="522">522</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="129TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="129TII">TII</dfn>,</td></tr>
<tr><th id="523">523</th><td>                                     <em>bool</em> &amp;<dfn class="local col0 decl" id="130IsCopy" title='IsCopy' data-type='bool &amp;' data-ref="130IsCopy">IsCopy</dfn>,</td></tr>
<tr><th id="524">524</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col1 decl" id="131DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="131DstReg">DstReg</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="132IsDstPhys" title='IsDstPhys' data-type='bool &amp;' data-ref="132IsDstPhys">IsDstPhys</dfn>) {</td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128MRI" title='MRI' data-ref="128MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg">Reg</a>))</td></tr>
<tr><th id="526">526</th><td>    <i>// None or more than one use.</i></td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="528">528</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="133UseMI">UseMI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col8 ref" href="#128MRI" title='MRI' data-ref="128MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg">Reg</a>);</td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>)</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="531">531</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134SrcReg" title='SrcReg' data-type='unsigned int' data-ref="134SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="532">532</th><td>  <em>bool</em> <dfn class="local col5 decl" id="135IsSrcPhys" title='IsSrcPhys' data-type='bool' data-ref="135IsSrcPhys">IsSrcPhys</dfn>;</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_" title='isCopyToReg' data-use='c' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">isCopyToReg</a>(<span class='refarg'><a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a></span>, <a class="local col9 ref" href="#129TII" title='TII' data-ref="129TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#134SrcReg" title='SrcReg' data-ref="134SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#131DstReg" title='DstReg' data-ref="131DstReg">DstReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#135IsSrcPhys" title='IsSrcPhys' data-ref="135IsSrcPhys">IsSrcPhys</a></span>, <span class='refarg'><a class="local col2 ref" href="#132IsDstPhys" title='IsDstPhys' data-ref="132IsDstPhys">IsDstPhys</a></span>)) {</td></tr>
<tr><th id="534">534</th><td>    <a class="local col0 ref" href="#130IsCopy" title='IsCopy' data-ref="130IsCopy">IsCopy</a> = <b>true</b>;</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> &amp;<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>;</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td>  <a class="local col2 ref" href="#132IsDstPhys" title='IsDstPhys' data-ref="132IsDstPhys">IsDstPhys</a> = <b>false</b>;</td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj" title='isTwoAddrUse' data-use='c' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj">isTwoAddrUse</a>(<span class='refarg'><a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a></span>, <a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg">Reg</a>, <span class='refarg'><a class="local col1 ref" href="#131DstReg" title='DstReg' data-ref="131DstReg">DstReg</a></span>)) {</td></tr>
<tr><th id="539">539</th><td>    <a class="local col2 ref" href="#132IsDstPhys" title='IsDstPhys' data-ref="132IsDstPhys">IsDstPhys</a> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#131DstReg" title='DstReg' data-ref="131DstReg">DstReg</a>);</td></tr>
<tr><th id="540">540</th><td>    <b>return</b> &amp;<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>;</td></tr>
<tr><th id="541">541</th><td>  }</td></tr>
<tr><th id="542">542</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i class="doc" data-doc="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">/// Return the physical register the specified virtual register might be mapped</i></td></tr>
<tr><th id="546">546</th><td><i class="doc" data-doc="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">/// to.</i></td></tr>
<tr><th id="547">547</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="548">548</th><td><dfn class="tu decl def" id="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-type='unsigned int getMappedReg(unsigned int Reg, DenseMap&lt;unsigned int, unsigned int&gt; &amp; RegMap)' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="136Reg" title='Reg' data-type='unsigned int' data-ref="136Reg">Reg</dfn>, <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="137RegMap" title='RegMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="137RegMap">RegMap</dfn>) {</td></tr>
<tr><th id="549">549</th><td>  <b>while</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#136Reg" title='Reg' data-ref="136Reg">Reg</a>))  {</td></tr>
<tr><th id="550">550</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col8 decl" id="138SI" title='SI' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::iterator' data-ref="138SI">SI</dfn> = <a class="local col7 ref" href="#137RegMap" title='RegMap' data-ref="137RegMap">RegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#136Reg" title='Reg' data-ref="136Reg">Reg</a>);</td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (<a class="local col8 ref" href="#138SI" title='SI' data-ref="138SI">SI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#137RegMap" title='RegMap' data-ref="137RegMap">RegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="553">553</th><td>    <a class="local col6 ref" href="#136Reg" title='Reg' data-ref="136Reg">Reg</a> = <a class="local col8 ref" href="#138SI" title='SI' data-ref="138SI">SI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#136Reg" title='Reg' data-ref="136Reg">Reg</a>))</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> <a class="local col6 ref" href="#136Reg" title='Reg' data-ref="136Reg">Reg</a>;</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><i class="doc" data-doc="_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE">/// Return true if the two registers are equal or aliased.</i></td></tr>
<tr><th id="561">561</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="562">562</th><td><dfn class="tu decl def" id="_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE" title='regsAreCompatible' data-type='bool regsAreCompatible(unsigned int RegA, unsigned int RegB, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE">regsAreCompatible</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="139RegA" title='RegA' data-type='unsigned int' data-ref="139RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140RegB" title='RegB' data-type='unsigned int' data-ref="140RegB">RegB</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="141TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="141TRI">TRI</dfn>) {</td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (<a class="local col9 ref" href="#139RegA" title='RegA' data-ref="139RegA">RegA</a> == <a class="local col0 ref" href="#140RegB" title='RegB' data-ref="140RegB">RegB</a>)</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (!<a class="local col9 ref" href="#139RegA" title='RegA' data-ref="139RegA">RegA</a> || !<a class="local col0 ref" href="#140RegB" title='RegB' data-ref="140RegB">RegB</a>)</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td>  <b>return</b> <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col9 ref" href="#139RegA" title='RegA' data-ref="139RegA">RegA</a>, <a class="local col0 ref" href="#140RegB" title='RegB' data-ref="140RegB">RegB</a>);</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><i  data-doc="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">// Returns true if Reg is equal or aliased to at least one register in Set.</i></td></tr>
<tr><th id="571">571</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-type='bool regOverlapsSet(const SmallVectorImpl&lt;unsigned int&gt; &amp; Set, unsigned int Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="142Set" title='Set' data-type='const SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="142Set">Set</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="143Reg" title='Reg' data-type='unsigned int' data-ref="143Reg">Reg</dfn>,</td></tr>
<tr><th id="572">572</th><td>                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="144TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="144TRI">TRI</dfn>) {</td></tr>
<tr><th id="573">573</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145R" title='R' data-type='unsigned int' data-ref="145R">R</dfn> : <a class="local col2 ref" href="#142Set" title='Set' data-ref="142Set">Set</a>)</td></tr>
<tr><th id="574">574</th><td>    <b>if</b> (<a class="local col4 ref" href="#144TRI" title='TRI' data-ref="144TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col5 ref" href="#145R" title='R' data-ref="145R">R</a>, <a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg">Reg</a>))</td></tr>
<tr><th id="575">575</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="578">578</th><td>}</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj">/// Return true if it's potentially profitable to commute the two-address</i></td></tr>
<tr><th id="581">581</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj">/// instruction that's being processed.</i></td></tr>
<tr><th id="582">582</th><td><em>bool</em></td></tr>
<tr><th id="583">583</th><td><a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="584">584</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute(unsigned int regA, unsigned int regB, unsigned int regC, llvm::MachineInstr * MI, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj">isProfitableToCommute</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="146regA" title='regA' data-type='unsigned int' data-ref="146regA">regA</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="147regB" title='regB' data-type='unsigned int' data-ref="147regB">regB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="148regC" title='regC' data-type='unsigned int' data-ref="148regC">regC</dfn>,</td></tr>
<tr><th id="585">585</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="149MI" title='MI' data-type='llvm::MachineInstr *' data-ref="149MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="150Dist" title='Dist' data-type='unsigned int' data-ref="150Dist">Dist</dfn>) {</td></tr>
<tr><th id="586">586</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel">OptLevel</a> == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="587">587</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <i>// Determine if it's profitable to commute this two address instruction. In</i></td></tr>
<tr><th id="590">590</th><td><i>  // general, we want no uses between this instruction and the definition of</i></td></tr>
<tr><th id="591">591</th><td><i>  // the two-address register.</i></td></tr>
<tr><th id="592">592</th><td><i>  // e.g.</i></td></tr>
<tr><th id="593">593</th><td><i>  // %reg1028 = EXTRACT_SUBREG killed %reg1027, 1</i></td></tr>
<tr><th id="594">594</th><td><i>  // %reg1029 = COPY %reg1028</i></td></tr>
<tr><th id="595">595</th><td><i>  // %reg1029 = SHR8ri %reg1029, 7, implicit dead %eflags</i></td></tr>
<tr><th id="596">596</th><td><i>  // insert =&gt; %reg1030 = COPY %reg1028</i></td></tr>
<tr><th id="597">597</th><td><i>  // %reg1030 = ADD8rr killed %reg1028, killed %reg1029, implicit dead %eflags</i></td></tr>
<tr><th id="598">598</th><td><i>  // In this case, it might not be possible to coalesce the second COPY</i></td></tr>
<tr><th id="599">599</th><td><i>  // instruction if the first one is coalesced. So it would be profitable to</i></td></tr>
<tr><th id="600">600</th><td><i>  // commute it:</i></td></tr>
<tr><th id="601">601</th><td><i>  // %reg1028 = EXTRACT_SUBREG killed %reg1027, 1</i></td></tr>
<tr><th id="602">602</th><td><i>  // %reg1029 = COPY %reg1028</i></td></tr>
<tr><th id="603">603</th><td><i>  // %reg1029 = SHR8ri %reg1029, 7, implicit dead %eflags</i></td></tr>
<tr><th id="604">604</th><td><i>  // insert =&gt; %reg1030 = COPY %reg1029</i></td></tr>
<tr><th id="605">605</th><td><i>  // %reg1030 = ADD8rr killed %reg1029, killed %reg1028, implicit dead %eflags</i></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>, <a class="local col8 ref" href="#148regC" title='regC' data-ref="148regC">regC</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>))</td></tr>
<tr><th id="608">608</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i>// Ok, we have something like:</i></td></tr>
<tr><th id="611">611</th><td><i>  // %reg1030 = ADD8rr killed %reg1028, killed %reg1029, implicit dead %eflags</i></td></tr>
<tr><th id="612">612</th><td><i>  // let's see if it's worth commuting it.</i></td></tr>
<tr><th id="613">613</th><td><i></i></td></tr>
<tr><th id="614">614</th><td><i>  // Look for situations like this:</i></td></tr>
<tr><th id="615">615</th><td><i>  // %reg1024 = MOV r1</i></td></tr>
<tr><th id="616">616</th><td><i>  // %reg1025 = MOV r0</i></td></tr>
<tr><th id="617">617</th><td><i>  // %reg1026 = ADD %reg1024, %reg1025</i></td></tr>
<tr><th id="618">618</th><td><i>  // r0            = MOV %reg1026</i></td></tr>
<tr><th id="619">619</th><td><i>  // Commute the ADD to hopefully eliminate an otherwise unavoidable copy.</i></td></tr>
<tr><th id="620">620</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151ToRegA" title='ToRegA' data-type='unsigned int' data-ref="151ToRegA">ToRegA</dfn> = <a class="tu ref" href="#_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</a>(<a class="local col6 ref" href="#146regA" title='regA' data-ref="146regA">regA</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a></span>);</td></tr>
<tr><th id="621">621</th><td>  <b>if</b> (<a class="local col1 ref" href="#151ToRegA" title='ToRegA' data-ref="151ToRegA">ToRegA</a>) {</td></tr>
<tr><th id="622">622</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="152FromRegB" title='FromRegB' data-type='unsigned int' data-ref="152FromRegB">FromRegB</dfn> = <a class="tu ref" href="#_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</a>(<a class="local col7 ref" href="#147regB" title='regB' data-ref="147regB">regB</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="623">623</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="153FromRegC" title='FromRegC' data-type='unsigned int' data-ref="153FromRegC">FromRegC</dfn> = <a class="tu ref" href="#_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</a>(<a class="local col8 ref" href="#148regC" title='regC' data-ref="148regC">regC</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="624">624</th><td>    <em>bool</em> <dfn class="local col4 decl" id="154CompB" title='CompB' data-type='bool' data-ref="154CompB">CompB</dfn> = <a class="local col2 ref" href="#152FromRegB" title='FromRegB' data-ref="152FromRegB">FromRegB</a> &amp;&amp; <a class="tu ref" href="#_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE" title='regsAreCompatible' data-use='c' data-ref="_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE">regsAreCompatible</a>(<a class="local col2 ref" href="#152FromRegB" title='FromRegB' data-ref="152FromRegB">FromRegB</a>, <a class="local col1 ref" href="#151ToRegA" title='ToRegA' data-ref="151ToRegA">ToRegA</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>);</td></tr>
<tr><th id="625">625</th><td>    <em>bool</em> <dfn class="local col5 decl" id="155CompC" title='CompC' data-type='bool' data-ref="155CompC">CompC</dfn> = <a class="local col3 ref" href="#153FromRegC" title='FromRegC' data-ref="153FromRegC">FromRegC</a> &amp;&amp; <a class="tu ref" href="#_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE" title='regsAreCompatible' data-use='c' data-ref="_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE">regsAreCompatible</a>(<a class="local col3 ref" href="#153FromRegC" title='FromRegC' data-ref="153FromRegC">FromRegC</a>, <a class="local col1 ref" href="#151ToRegA" title='ToRegA' data-ref="151ToRegA">ToRegA</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>);</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>    <i>// Compute if any of the following are true:</i></td></tr>
<tr><th id="628">628</th><td><i>    // -RegB is not tied to a register and RegC is compatible with RegA.</i></td></tr>
<tr><th id="629">629</th><td><i>    // -RegB is tied to the wrong physical register, but RegC is.</i></td></tr>
<tr><th id="630">630</th><td><i>    // -RegB is tied to the wrong physical register, and RegC isn't tied.</i></td></tr>
<tr><th id="631">631</th><td>    <b>if</b> ((!<a class="local col2 ref" href="#152FromRegB" title='FromRegB' data-ref="152FromRegB">FromRegB</a> &amp;&amp; <a class="local col5 ref" href="#155CompC" title='CompC' data-ref="155CompC">CompC</a>) || (<a class="local col2 ref" href="#152FromRegB" title='FromRegB' data-ref="152FromRegB">FromRegB</a> &amp;&amp; !<a class="local col4 ref" href="#154CompB" title='CompB' data-ref="154CompB">CompB</a> &amp;&amp; (!<a class="local col3 ref" href="#153FromRegC" title='FromRegC' data-ref="153FromRegC">FromRegC</a> || <a class="local col5 ref" href="#155CompC" title='CompC' data-ref="155CompC">CompC</a>)))</td></tr>
<tr><th id="632">632</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="633">633</th><td>    <i>// Don't compute if any of the following are true:</i></td></tr>
<tr><th id="634">634</th><td><i>    // -RegC is not tied to a register and RegB is compatible with RegA.</i></td></tr>
<tr><th id="635">635</th><td><i>    // -RegC is tied to the wrong physical register, but RegB is.</i></td></tr>
<tr><th id="636">636</th><td><i>    // -RegC is tied to the wrong physical register, and RegB isn't tied.</i></td></tr>
<tr><th id="637">637</th><td>    <b>if</b> ((!<a class="local col3 ref" href="#153FromRegC" title='FromRegC' data-ref="153FromRegC">FromRegC</a> &amp;&amp; <a class="local col4 ref" href="#154CompB" title='CompB' data-ref="154CompB">CompB</a>) || (<a class="local col3 ref" href="#153FromRegC" title='FromRegC' data-ref="153FromRegC">FromRegC</a> &amp;&amp; !<a class="local col5 ref" href="#155CompC" title='CompC' data-ref="155CompC">CompC</a> &amp;&amp; (!<a class="local col2 ref" href="#152FromRegB" title='FromRegB' data-ref="152FromRegB">FromRegB</a> || <a class="local col4 ref" href="#154CompB" title='CompB' data-ref="154CompB">CompB</a>)))</td></tr>
<tr><th id="638">638</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="639">639</th><td>  }</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <i>// If there is a use of regC between its last def (could be livein) and this</i></td></tr>
<tr><th id="642">642</th><td><i>  // instruction, then bail.</i></td></tr>
<tr><th id="643">643</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156LastDefC" title='LastDefC' data-type='unsigned int' data-ref="156LastDefC">LastDefC</dfn> = <var>0</var>;</td></tr>
<tr><th id="644">644</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">noUseAfterLastDef</a>(<a class="local col8 ref" href="#148regC" title='regC' data-ref="148regC">regC</a>, <a class="local col0 ref" href="#150Dist" title='Dist' data-ref="150Dist">Dist</a>, <span class='refarg'><a class="local col6 ref" href="#156LastDefC" title='LastDefC' data-ref="156LastDefC">LastDefC</a></span>))</td></tr>
<tr><th id="645">645</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <i>// If there is a use of regB between its last def (could be livein) and this</i></td></tr>
<tr><th id="648">648</th><td><i>  // instruction, then go ahead and make this transformation.</i></td></tr>
<tr><th id="649">649</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157LastDefB" title='LastDefB' data-type='unsigned int' data-ref="157LastDefB">LastDefB</dfn> = <var>0</var>;</td></tr>
<tr><th id="650">650</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj">noUseAfterLastDef</a>(<a class="local col7 ref" href="#147regB" title='regB' data-ref="147regB">regB</a>, <a class="local col0 ref" href="#150Dist" title='Dist' data-ref="150Dist">Dist</a>, <span class='refarg'><a class="local col7 ref" href="#157LastDefB" title='LastDefB' data-ref="157LastDefB">LastDefB</a></span>))</td></tr>
<tr><th id="651">651</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <i>// Look for situation like this:</i></td></tr>
<tr><th id="654">654</th><td><i>  // %reg101 = MOV %reg100</i></td></tr>
<tr><th id="655">655</th><td><i>  // %reg102 = ...</i></td></tr>
<tr><th id="656">656</th><td><i>  // %reg103 = ADD %reg102, %reg101</i></td></tr>
<tr><th id="657">657</th><td><i>  // ... = %reg103 ...</i></td></tr>
<tr><th id="658">658</th><td><i>  // %reg100 = MOV %reg103</i></td></tr>
<tr><th id="659">659</th><td><i>  // If there is a reversed copy chain from reg101 to reg103, commute the ADD</i></td></tr>
<tr><th id="660">660</th><td><i>  // to eliminate an otherwise unavoidable copy.</i></td></tr>
<tr><th id="661">661</th><td><i>  // FIXME:</i></td></tr>
<tr><th id="662">662</th><td><i>  // We can extend the logic further: If an pair of operands in an insn has</i></td></tr>
<tr><th id="663">663</th><td><i>  // been merged, the insn could be regarded as a virtual copy, and the virtual</i></td></tr>
<tr><th id="664">664</th><td><i>  // copy could also be used to construct a copy chain.</i></td></tr>
<tr><th id="665">665</th><td><i>  // To more generally minimize register copies, ideally the logic of two addr</i></td></tr>
<tr><th id="666">666</th><td><i>  // instruction pass should be integrated with register allocation pass where</i></td></tr>
<tr><th id="667">667</th><td><i>  // interference graph is available.</i></td></tr>
<tr><th id="668">668</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">isRevCopyChain</a>(<a class="local col8 ref" href="#148regC" title='regC' data-ref="148regC">regC</a>, <a class="local col6 ref" href="#146regA" title='regA' data-ref="146regA">regA</a>, <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxDataFlowEdge" title='MaxDataFlowEdge' data-use='m' data-ref="MaxDataFlowEdge">MaxDataFlowEdge</a>))</td></tr>
<tr><th id="669">669</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEjji">isRevCopyChain</a>(<a class="local col7 ref" href="#147regB" title='regB' data-ref="147regB">regB</a>, <a class="local col6 ref" href="#146regA" title='regA' data-ref="146regA">regA</a>, <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxDataFlowEdge" title='MaxDataFlowEdge' data-use='m' data-ref="MaxDataFlowEdge">MaxDataFlowEdge</a>))</td></tr>
<tr><th id="672">672</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i>// Since there are no intervening uses for both registers, then commute</i></td></tr>
<tr><th id="675">675</th><td><i>  // if the def of regC is closer. Its live interval is shorter.</i></td></tr>
<tr><th id="676">676</th><td>  <b>return</b> <a class="local col7 ref" href="#157LastDefB" title='LastDefB' data-ref="157LastDefB">LastDefB</a> &amp;&amp; <a class="local col6 ref" href="#156LastDefC" title='LastDefC' data-ref="156LastDefC">LastDefC</a> &amp;&amp; <a class="local col6 ref" href="#156LastDefC" title='LastDefC' data-ref="156LastDefC">LastDefC</a> &gt; <a class="local col7 ref" href="#157LastDefB" title='LastDefB' data-ref="157LastDefB">LastDefB</a>;</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">/// Commute a two-address instruction and update the basic block, distance map,</i></td></tr>
<tr><th id="680">680</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">/// and live variables if needed. Return true if it is successful.</i></td></tr>
<tr><th id="681">681</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" title='(anonymous namespace)::TwoAddressInstructionPass::commuteInstruction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::commuteInstruction(llvm::MachineInstr * MI, unsigned int DstIdx, unsigned int RegBIdx, unsigned int RegCIdx, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">commuteInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="158MI" title='MI' data-type='llvm::MachineInstr *' data-ref="158MI">MI</dfn>,</td></tr>
<tr><th id="682">682</th><td>                                                   <em>unsigned</em> <dfn class="local col9 decl" id="159DstIdx" title='DstIdx' data-type='unsigned int' data-ref="159DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                                   <em>unsigned</em> <dfn class="local col0 decl" id="160RegBIdx" title='RegBIdx' data-type='unsigned int' data-ref="160RegBIdx">RegBIdx</dfn>,</td></tr>
<tr><th id="684">684</th><td>                                                   <em>unsigned</em> <dfn class="local col1 decl" id="161RegCIdx" title='RegCIdx' data-type='unsigned int' data-ref="161RegCIdx">RegCIdx</dfn>,</td></tr>
<tr><th id="685">685</th><td>                                                   <em>unsigned</em> <dfn class="local col2 decl" id="162Dist" title='Dist' data-type='unsigned int' data-ref="162Dist">Dist</dfn>) {</td></tr>
<tr><th id="686">686</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163RegC" title='RegC' data-type='unsigned int' data-ref="163RegC">RegC</dfn> = <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#161RegCIdx" title='RegCIdx' data-ref="161RegCIdx">RegCIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="687">687</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr: COMMUTING  : &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr: COMMUTING  : "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>);</td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="164NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="164NewMI">NewMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*<a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a></span>, <b>false</b>, <a class="local col0 ref" href="#160RegBIdx" title='RegBIdx' data-ref="160RegBIdx">RegBIdx</a>, <a class="local col1 ref" href="#161RegCIdx" title='RegCIdx' data-ref="161RegCIdx">RegCIdx</a>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <b>if</b> (<a class="local col4 ref" href="#164NewMI" title='NewMI' data-ref="164NewMI">NewMI</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="691">691</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr: COMMUTING FAILED!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr: COMMUTING FAILED!\n"</q>);</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr: COMMUTED TO: &quot; &lt;&lt; *NewMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr: COMMUTED TO: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#164NewMI" title='NewMI' data-ref="164NewMI">NewMI</a>);</td></tr>
<tr><th id="696">696</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMI == MI &amp;&amp; &quot;TargetInstrInfo::commuteInstruction() should not return a new &quot; &quot;instruction unless it was requested.&quot;) ? void (0) : __assert_fail (&quot;NewMI == MI &amp;&amp; \&quot;TargetInstrInfo::commuteInstruction() should not return a new \&quot; \&quot;instruction unless it was requested.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 698, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#164NewMI" title='NewMI' data-ref="164NewMI">NewMI</a> == <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a> &amp;&amp;</td></tr>
<tr><th id="697">697</th><td>         <q>"TargetInstrInfo::commuteInstruction() should not return a new "</q></td></tr>
<tr><th id="698">698</th><td>         <q>"instruction unless it was requested."</q>);</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <i>// Update source register map.</i></td></tr>
<tr><th id="701">701</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165FromRegC" title='FromRegC' data-type='unsigned int' data-ref="165FromRegC">FromRegC</dfn> = <a class="tu ref" href="#_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</a>(<a class="local col3 ref" href="#163RegC" title='RegC' data-ref="163RegC">RegC</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="702">702</th><td>  <b>if</b> (<a class="local col5 ref" href="#165FromRegC" title='FromRegC' data-ref="165FromRegC">FromRegC</a>) {</td></tr>
<tr><th id="703">703</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="166RegA" title='RegA' data-type='unsigned int' data-ref="166RegA">RegA</dfn> = <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#159DstIdx" title='DstIdx' data-ref="159DstIdx">DstIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="704">704</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#166RegA" title='RegA' data-ref="166RegA">RegA</a>]</a> = <a class="local col5 ref" href="#165FromRegC" title='FromRegC' data-ref="165FromRegC">FromRegC</a>;</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="708">708</th><td>}</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj">/// Return true if it is profitable to convert the given 2-address instruction</i></td></tr>
<tr><th id="711">711</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj">/// to a 3-address one.</i></td></tr>
<tr><th id="712">712</th><td><em>bool</em></td></tr>
<tr><th id="713">713</th><td><a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr(unsigned int RegA, unsigned int RegB)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj">isProfitableToConv3Addr</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="167RegA" title='RegA' data-type='unsigned int' data-ref="167RegA">RegA</dfn>,<em>unsigned</em> <dfn class="local col8 decl" id="168RegB" title='RegB' data-type='unsigned int' data-ref="168RegB">RegB</dfn>){</td></tr>
<tr><th id="714">714</th><td>  <i>// Look for situations like this:</i></td></tr>
<tr><th id="715">715</th><td><i>  // %reg1024 = MOV r1</i></td></tr>
<tr><th id="716">716</th><td><i>  // %reg1025 = MOV r0</i></td></tr>
<tr><th id="717">717</th><td><i>  // %reg1026 = ADD %reg1024, %reg1025</i></td></tr>
<tr><th id="718">718</th><td><i>  // r2            = MOV %reg1026</i></td></tr>
<tr><th id="719">719</th><td><i>  // Turn ADD into a 3-address instruction to avoid a copy.</i></td></tr>
<tr><th id="720">720</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169FromRegB" title='FromRegB' data-type='unsigned int' data-ref="169FromRegB">FromRegB</dfn> = <a class="tu ref" href="#_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</a>(<a class="local col8 ref" href="#168RegB" title='RegB' data-ref="168RegB">RegB</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (!<a class="local col9 ref" href="#169FromRegB" title='FromRegB' data-ref="169FromRegB">FromRegB</a>)</td></tr>
<tr><th id="722">722</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="723">723</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170ToRegA" title='ToRegA' data-type='unsigned int' data-ref="170ToRegA">ToRegA</dfn> = <a class="tu ref" href="#_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegjRN4llvm8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">getMappedReg</a>(<a class="local col7 ref" href="#167RegA" title='RegA' data-ref="167RegA">RegA</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a></span>);</td></tr>
<tr><th id="724">724</th><td>  <b>return</b> (<a class="local col0 ref" href="#170ToRegA" title='ToRegA' data-ref="170ToRegA">ToRegA</a> &amp;&amp; !<a class="tu ref" href="#_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE" title='regsAreCompatible' data-use='c' data-ref="_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE">regsAreCompatible</a>(<a class="local col9 ref" href="#169FromRegB" title='FromRegB' data-ref="169FromRegB">FromRegB</a>, <a class="local col0 ref" href="#170ToRegA" title='ToRegA' data-ref="170ToRegA">ToRegA</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>));</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj">/// Convert the specified two-address instruction into a three address one.</i></td></tr>
<tr><th id="728">728</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj">/// Return true if this transformation was successful.</i></td></tr>
<tr><th id="729">729</th><td><em>bool</em></td></tr>
<tr><th id="730">730</th><td><a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj" title='(anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int RegA, unsigned int RegB, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj">convertInstTo3Addr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="171mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="171mi">mi</dfn>,</td></tr>
<tr><th id="731">731</th><td>                                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="172nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="172nmi">nmi</dfn>,</td></tr>
<tr><th id="732">732</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="173RegA" title='RegA' data-type='unsigned int' data-ref="173RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174RegB" title='RegB' data-type='unsigned int' data-ref="174RegB">RegB</dfn>,</td></tr>
<tr><th id="733">733</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="175Dist" title='Dist' data-type='unsigned int' data-ref="175Dist">Dist</dfn>) {</td></tr>
<tr><th id="734">734</th><td>  <i>// FIXME: Why does convertToThreeAddress() need an iterator reference?</i></td></tr>
<tr><th id="735">735</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col6 decl" id="176MFI" title='MFI' data-type='MachineFunction::iterator' data-ref="176MFI">MFI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="177NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="177NewMI">NewMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS14916323" title='llvm::TargetInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS14916323">convertToThreeAddress</a>(<span class='refarg'><a class="local col6 ref" href="#176MFI" title='MFI' data-ref="176MFI">MFI</a></span>, <span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a></span>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>);</td></tr>
<tr><th id="737">737</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB-&gt;getIterator() == MFI &amp;&amp; &quot;convertToThreeAddress changed iterator reference&quot;) ? void (0) : __assert_fail (&quot;MBB-&gt;getIterator() == MFI &amp;&amp; \&quot;convertToThreeAddress changed iterator reference\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 738, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>() <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col6 ref" href="#176MFI" title='MFI' data-ref="176MFI">MFI</a> &amp;&amp;</td></tr>
<tr><th id="738">738</th><td>         <q>"convertToThreeAddress changed iterator reference"</q>);</td></tr>
<tr><th id="739">739</th><td>  <b>if</b> (!<a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a>)</td></tr>
<tr><th id="740">740</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr: CONVERTING 2-ADDR: &quot; &lt;&lt; *mi; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr: CONVERTING 2-ADDR: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a>);</td></tr>
<tr><th id="743">743</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr:         TO 3-ADDR: &quot; &lt;&lt; *NewMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr:         TO 3-ADDR: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a>);</td></tr>
<tr><th id="744">744</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178Sunk" title='Sunk' data-type='bool' data-ref="178Sunk">Sunk</dfn> = <b>false</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>)</td></tr>
<tr><th id="747">747</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a></span>);</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (<a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="local col4 ref" href="#174RegB" title='RegB' data-ref="174RegB">RegB</a>, <b>false</b>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>))</td></tr>
<tr><th id="750">750</th><td>    <i>// FIXME: Temporary workaround. If the new instruction doesn't</i></td></tr>
<tr><th id="751">751</th><td><i>    // uses RegB, convertToThreeAddress must have created more</i></td></tr>
<tr><th id="752">752</th><td><i>    // then one instruction.</i></td></tr>
<tr><th id="753">753</th><td>    <a class="local col8 ref" href="#178Sunk" title='Sunk' data-ref="178Sunk">Sunk</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::sink3AddrInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE">sink3AddrInstruction</a>(<a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a>, <a class="local col4 ref" href="#174RegB" title='RegB' data-ref="174RegB">RegB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a>); <i>// Nuke the old inst.</i></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (!<a class="local col8 ref" href="#178Sunk" title='Sunk' data-ref="178Sunk">Sunk</a>) {</td></tr>
<tr><th id="758">758</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#175Dist" title='Dist' data-ref="175Dist">Dist</a></span>));</td></tr>
<tr><th id="759">759</th><td>    <a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a>;</td></tr>
<tr><th id="760">760</th><td>    <a class="local col2 ref" href="#172nmi" title='nmi' data-ref="172nmi">nmi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#171mi" title='mi' data-ref="171mi">mi</a>);</td></tr>
<tr><th id="761">761</th><td>  }</td></tr>
<tr><th id="762">762</th><td>  <b>else</b></td></tr>
<tr><th id="763">763</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs" title='(anonymous namespace)::TwoAddressInstructionPass::SunkInstrs' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs">SunkInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col7 ref" href="#177NewMI" title='NewMI' data-ref="177NewMI">NewMI</a>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>// Update source and destination register maps.</i></td></tr>
<tr><th id="766">766</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col3 ref" href="#173RegA" title='RegA' data-ref="173RegA">RegA</a>);</td></tr>
<tr><th id="767">767</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col4 ref" href="#174RegB" title='RegB' data-ref="174RegB">RegB</a>);</td></tr>
<tr><th id="768">768</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="769">769</th><td>}</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj">/// Scan forward recursively for only uses, update maps if the use is a copy or</i></td></tr>
<tr><th id="772">772</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj">/// a two-address instruction.</i></td></tr>
<tr><th id="773">773</th><td><em>void</em></td></tr>
<tr><th id="774">774</th><td><a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-type='void (anonymous namespace)::TwoAddressInstructionPass::scanUses(unsigned int DstReg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj">scanUses</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="179DstReg" title='DstReg' data-type='unsigned int' data-ref="179DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="775">775</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="180VirtRegPairs" title='VirtRegPairs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="180VirtRegPairs">VirtRegPairs</dfn>;</td></tr>
<tr><th id="776">776</th><td>  <em>bool</em> <dfn class="local col1 decl" id="181IsDstPhys" title='IsDstPhys' data-type='bool' data-ref="181IsDstPhys">IsDstPhys</dfn>;</td></tr>
<tr><th id="777">777</th><td>  <em>bool</em> <dfn class="local col2 decl" id="182IsCopy" title='IsCopy' data-type='bool' data-ref="182IsCopy">IsCopy</dfn> = <b>false</b>;</td></tr>
<tr><th id="778">778</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183NewReg" title='NewReg' data-type='unsigned int' data-ref="183NewReg">NewReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="779">779</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184Reg" title='Reg' data-type='unsigned int' data-ref="184Reg">Reg</dfn> = <a class="local col9 ref" href="#179DstReg" title='DstReg' data-ref="179DstReg">DstReg</a>;</td></tr>
<tr><th id="780">780</th><td>  <b>while</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="185UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="185UseMI"><a class="local col5 ref" href="#185UseMI" title='UseMI' data-ref="185UseMI">UseMI</a></dfn> = <a class="tu ref" href="#_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_" title='findOnlyInterestingUse' data-use='c' data-ref="_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_">findOnlyInterestingUse</a>(<a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>,<span class='refarg'><a class="local col2 ref" href="#182IsCopy" title='IsCopy' data-ref="182IsCopy">IsCopy</a></span>,</td></tr>
<tr><th id="781">781</th><td>                                                      <span class='refarg'><a class="local col3 ref" href="#183NewReg" title='NewReg' data-ref="183NewReg">NewReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#181IsDstPhys" title='IsDstPhys' data-ref="181IsDstPhys">IsDstPhys</a></span>)) {</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col2 ref" href="#182IsCopy" title='IsCopy' data-ref="182IsCopy">IsCopy</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed">Processed</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col5 ref" href="#185UseMI" title='UseMI' data-ref="185UseMI">UseMI</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="783">783</th><td>      <b>break</b>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370">iterator</a> <dfn class="local col6 decl" id="186DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="186DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#185UseMI" title='UseMI' data-ref="185UseMI">UseMI</a>);</td></tr>
<tr><th id="786">786</th><td>    <b>if</b> (<a class="local col6 ref" href="#186DI" title='DI' data-ref="186DI">DI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="787">787</th><td>      <i>// Earlier in the same MBB.Reached via a back edge.</i></td></tr>
<tr><th id="788">788</th><td>      <b>break</b>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>    <b>if</b> (<a class="local col1 ref" href="#181IsDstPhys" title='IsDstPhys' data-ref="181IsDstPhys">IsDstPhys</a>) {</td></tr>
<tr><th id="791">791</th><td>      <a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#183NewReg" title='NewReg' data-ref="183NewReg">NewReg</a>);</td></tr>
<tr><th id="792">792</th><td>      <b>break</b>;</td></tr>
<tr><th id="793">793</th><td>    }</td></tr>
<tr><th id="794">794</th><td>    <em>bool</em> <dfn class="local col7 decl" id="187isNew" title='isNew' data-type='bool' data-ref="187isNew">isNew</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#183NewReg" title='NewReg' data-ref="183NewReg">NewReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a></span>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (!<a class="local col7 ref" href="#187isNew" title='isNew' data-ref="187isNew">isNew</a>)</td></tr>
<tr><th id="796">796</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcRegMap[NewReg] == Reg &amp;&amp; &quot;Can&apos;t map to two src registers!&quot;) ? void (0) : __assert_fail (&quot;SrcRegMap[NewReg] == Reg &amp;&amp; \&quot;Can&apos;t map to two src registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 796, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a>[<a class="local col3 ref" href="#183NewReg" title='NewReg' data-ref="183NewReg">NewReg</a>] == <a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a> &amp;&amp; <q>"Can't map to two src registers!"</q>);</td></tr>
<tr><th id="797">797</th><td>    <a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#183NewReg" title='NewReg' data-ref="183NewReg">NewReg</a>);</td></tr>
<tr><th id="798">798</th><td>    <a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a> = <a class="local col3 ref" href="#183NewReg" title='NewReg' data-ref="183NewReg">NewReg</a>;</td></tr>
<tr><th id="799">799</th><td>  }</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <b>if</b> (!<a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="802">802</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="188ToReg" title='ToReg' data-type='unsigned int' data-ref="188ToReg">ToReg</dfn> = <a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="803">803</th><td>    <a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="804">804</th><td>    <b>while</b> (!<a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="805">805</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="189FromReg" title='FromReg' data-type='unsigned int' data-ref="189FromReg">FromReg</dfn> = <a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="806">806</th><td>      <a class="local col0 ref" href="#180VirtRegPairs" title='VirtRegPairs' data-ref="180VirtRegPairs">VirtRegPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="807">807</th><td>      <em>bool</em> <dfn class="local col0 decl" id="190isNew" title='isNew' data-type='bool' data-ref="190isNew">isNew</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#189FromReg" title='FromReg' data-ref="189FromReg">FromReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#188ToReg" title='ToReg' data-ref="188ToReg">ToReg</a></span>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="808">808</th><td>      <b>if</b> (!<a class="local col0 ref" href="#190isNew" title='isNew' data-ref="190isNew">isNew</a>)</td></tr>
<tr><th id="809">809</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstRegMap[FromReg] == ToReg &amp;&amp;&quot;Can&apos;t map to two dst registers!&quot;) ? void (0) : __assert_fail (&quot;DstRegMap[FromReg] == ToReg &amp;&amp;\&quot;Can&apos;t map to two dst registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 809, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>[<a class="local col9 ref" href="#189FromReg" title='FromReg' data-ref="189FromReg">FromReg</a>] == <a class="local col8 ref" href="#188ToReg" title='ToReg' data-ref="188ToReg">ToReg</a> &amp;&amp;<q>"Can't map to two dst registers!"</q>);</td></tr>
<tr><th id="810">810</th><td>      <a class="local col8 ref" href="#188ToReg" title='ToReg' data-ref="188ToReg">ToReg</a> = <a class="local col9 ref" href="#189FromReg" title='FromReg' data-ref="189FromReg">FromReg</a>;</td></tr>
<tr><th id="811">811</th><td>    }</td></tr>
<tr><th id="812">812</th><td>    <em>bool</em> <dfn class="local col1 decl" id="191isNew" title='isNew' data-type='bool' data-ref="191isNew">isNew</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#179DstReg" title='DstReg' data-ref="179DstReg">DstReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#188ToReg" title='ToReg' data-ref="188ToReg">ToReg</a></span>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="813">813</th><td>    <b>if</b> (!<a class="local col1 ref" href="#191isNew" title='isNew' data-ref="191isNew">isNew</a>)</td></tr>
<tr><th id="814">814</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstRegMap[DstReg] == ToReg &amp;&amp; &quot;Can&apos;t map to two dst registers!&quot;) ? void (0) : __assert_fail (&quot;DstRegMap[DstReg] == ToReg &amp;&amp; \&quot;Can&apos;t map to two dst registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 814, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>[<a class="local col9 ref" href="#179DstReg" title='DstReg' data-ref="179DstReg">DstReg</a>] == <a class="local col8 ref" href="#188ToReg" title='ToReg' data-ref="188ToReg">ToReg</a> &amp;&amp; <q>"Can't map to two dst registers!"</q>);</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// If the specified instruction is not yet processed, process it if it's a</i></td></tr>
<tr><th id="819">819</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// copy. For a copy instruction, we find the physical registers the</i></td></tr>
<tr><th id="820">820</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// source and destination registers might be mapped to. These are kept in</i></td></tr>
<tr><th id="821">821</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// point-to maps used to determine future optimizations. e.g.</i></td></tr>
<tr><th id="822">822</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// v1024 = mov r0</i></td></tr>
<tr><th id="823">823</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// v1025 = mov r1</i></td></tr>
<tr><th id="824">824</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// v1026 = add v1024, v1025</i></td></tr>
<tr><th id="825">825</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// r1    = mov r1026</i></td></tr>
<tr><th id="826">826</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// If 'add' is a two-address instruction, v1024, v1026 are both potentially</i></td></tr>
<tr><th id="827">827</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// coalesced to r0 (from the input side). v1025 is mapped to r1. v1026 is</i></td></tr>
<tr><th id="828">828</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// potentially joined with r1 on the output side. It's worthwhile to commute</i></td></tr>
<tr><th id="829">829</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// 'add' to eliminate a copy.</i></td></tr>
<tr><th id="830">830</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::processCopy' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processCopy(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">processCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="192MI" title='MI' data-type='llvm::MachineInstr *' data-ref="192MI">MI</dfn>) {</td></tr>
<tr><th id="831">831</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed">Processed</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>))</td></tr>
<tr><th id="832">832</th><td>    <b>return</b>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <em>bool</em> <dfn class="local col3 decl" id="193IsSrcPhys" title='IsSrcPhys' data-type='bool' data-ref="193IsSrcPhys">IsSrcPhys</dfn>, <dfn class="local col4 decl" id="194IsDstPhys" title='IsDstPhys' data-type='bool' data-ref="194IsDstPhys">IsDstPhys</dfn>;</td></tr>
<tr><th id="835">835</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195SrcReg" title='SrcReg' data-type='unsigned int' data-ref="195SrcReg">SrcReg</dfn>, <dfn class="local col6 decl" id="196DstReg" title='DstReg' data-type='unsigned int' data-ref="196DstReg">DstReg</dfn>;</td></tr>
<tr><th id="836">836</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_" title='isCopyToReg' data-use='c' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERjS5_RbS6_">isCopyToReg</a>(<span class='refarg'>*<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#195SrcReg" title='SrcReg' data-ref="195SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#196DstReg" title='DstReg' data-ref="196DstReg">DstReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#193IsSrcPhys" title='IsSrcPhys' data-ref="193IsSrcPhys">IsSrcPhys</a></span>, <span class='refarg'><a class="local col4 ref" href="#194IsDstPhys" title='IsDstPhys' data-ref="194IsDstPhys">IsDstPhys</a></span>))</td></tr>
<tr><th id="837">837</th><td>    <b>return</b>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <b>if</b> (<a class="local col4 ref" href="#194IsDstPhys" title='IsDstPhys' data-ref="194IsDstPhys">IsDstPhys</a> &amp;&amp; !<a class="local col3 ref" href="#193IsSrcPhys" title='IsSrcPhys' data-ref="193IsSrcPhys">IsSrcPhys</a>)</td></tr>
<tr><th id="840">840</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#195SrcReg" title='SrcReg' data-ref="195SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#196DstReg" title='DstReg' data-ref="196DstReg">DstReg</a></span>));</td></tr>
<tr><th id="841">841</th><td>  <b>else</b> <b>if</b> (!<a class="local col4 ref" href="#194IsDstPhys" title='IsDstPhys' data-ref="194IsDstPhys">IsDstPhys</a> &amp;&amp; <a class="local col3 ref" href="#193IsSrcPhys" title='IsSrcPhys' data-ref="193IsSrcPhys">IsSrcPhys</a>) {</td></tr>
<tr><th id="842">842</th><td>    <em>bool</em> <dfn class="local col7 decl" id="197isNew" title='isNew' data-type='bool' data-ref="197isNew">isNew</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#196DstReg" title='DstReg' data-ref="196DstReg">DstReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#195SrcReg" title='SrcReg' data-ref="195SrcReg">SrcReg</a></span>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="843">843</th><td>    <b>if</b> (!<a class="local col7 ref" href="#197isNew" title='isNew' data-ref="197isNew">isNew</a>)</td></tr>
<tr><th id="844">844</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcRegMap[DstReg] == SrcReg &amp;&amp; &quot;Can&apos;t map to two src physical registers!&quot;) ? void (0) : __assert_fail (&quot;SrcRegMap[DstReg] == SrcReg &amp;&amp; \&quot;Can&apos;t map to two src physical registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 845, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a>[<a class="local col6 ref" href="#196DstReg" title='DstReg' data-ref="196DstReg">DstReg</a>] == <a class="local col5 ref" href="#195SrcReg" title='SrcReg' data-ref="195SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="845">845</th><td>             <q>"Can't map to two src physical registers!"</q>);</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj">scanUses</a>(<a class="local col6 ref" href="#196DstReg" title='DstReg' data-ref="196DstReg">DstReg</a>);</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed">Processed</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>);</td></tr>
<tr><th id="851">851</th><td>}</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">/// If there is one more local instruction that reads 'Reg' and it kills 'Reg,</i></td></tr>
<tr><th id="854">854</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">/// consider moving the instruction below the kill instruction in order to</i></td></tr>
<tr><th id="855">855</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">/// eliminate the need for the copy.</i></td></tr>
<tr><th id="856">856</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="857">857</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">rescheduleMIBelowKill</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="198mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="198mi">mi</dfn>,</td></tr>
<tr><th id="858">858</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="199nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="199nmi">nmi</dfn>,</td></tr>
<tr><th id="859">859</th><td>                      <em>unsigned</em> <dfn class="local col0 decl" id="200Reg" title='Reg' data-type='unsigned int' data-ref="200Reg">Reg</dfn>) {</td></tr>
<tr><th id="860">860</th><td>  <i>// Bail immediately if we don't have LV or LIS available. We use them to find</i></td></tr>
<tr><th id="861">861</th><td><i>  // kills efficiently.</i></td></tr>
<tr><th id="862">862</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>)</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="201MI" title='MI' data-type='llvm::MachineInstr *' data-ref="201MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#198mi" title='mi' data-ref="198mi">mi</a>;</td></tr>
<tr><th id="866">866</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370">iterator</a> <dfn class="local col2 decl" id="202DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="202DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>);</td></tr>
<tr><th id="867">867</th><td>  <b>if</b> (<a class="local col2 ref" href="#202DI" title='DI' data-ref="202DI">DI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="868">868</th><td>    <i>// Must be created from unfolded load. Don't waste time trying this.</i></td></tr>
<tr><th id="869">869</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="203KillMI" title='KillMI' data-type='llvm::MachineInstr *' data-ref="203KillMI">KillMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="872">872</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="873">873</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="204LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="204LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>);</td></tr>
<tr><th id="874">874</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LI.end() != LI.begin() &amp;&amp; &quot;Reg should not have empty live interval.&quot;) ? void (0) : __assert_fail (&quot;LI.end() != LI.begin() &amp;&amp; \&quot;Reg should not have empty live interval.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 875, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#204LI" title='LI' data-ref="204LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() != <a class="local col4 ref" href="#204LI" title='LI' data-ref="204LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>() &amp;&amp;</td></tr>
<tr><th id="875">875</th><td>           <q>"Reg should not have empty live interval."</q>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="205MBBEndIdx" title='MBBEndIdx' data-type='llvm::SlotIndex' data-ref="205MBBEndIdx">MBBEndIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>();</td></tr>
<tr><th id="878">878</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="206I" title='I' data-type='LiveInterval::const_iterator' data-ref="206I">I</dfn> = <a class="local col4 ref" href="#204LI" title='LI' data-ref="204LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#205MBBEndIdx" title='MBBEndIdx' data-ref="205MBBEndIdx">MBBEndIdx</a>);</td></tr>
<tr><th id="879">879</th><td>    <b>if</b> (<a class="local col6 ref" href="#206I" title='I' data-ref="206I">I</a> != <a class="local col4 ref" href="#204LI" title='LI' data-ref="204LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col6 ref" href="#206I" title='I' data-ref="206I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#205MBBEndIdx" title='MBBEndIdx' data-ref="205MBBEndIdx">MBBEndIdx</a>)</td></tr>
<tr><th id="880">880</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>    --<a class="local col6 ref" href="#206I" title='I' data-ref="206I">I</a>;</td></tr>
<tr><th id="883">883</th><td>    <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#206I" title='I' data-ref="206I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>);</td></tr>
<tr><th id="884">884</th><td>  } <b>else</b> {</td></tr>
<tr><th id="885">885</th><td>    <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>);</td></tr>
<tr><th id="886">886</th><td>  }</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (!<a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a> || <a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a> == <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a> || <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="888">888</th><td>    <i>// Don't mess with copies, they may be coalesced later.</i></td></tr>
<tr><th id="889">889</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <b>if</b> (<a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="892">892</th><td>      <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="893">893</th><td>    <i>// Don't move pass calls, etc.</i></td></tr>
<tr><th id="894">894</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207DstReg" title='DstReg' data-type='unsigned int' data-ref="207DstReg">DstReg</dfn>;</td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj" title='isTwoAddrUse' data-use='c' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj">isTwoAddrUse</a>(<span class='refarg'>*<a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a></span>, <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>, <span class='refarg'><a class="local col7 ref" href="#207DstReg" title='DstReg' data-ref="207DstReg">DstReg</a></span>))</td></tr>
<tr><th id="898">898</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <em>bool</em> <dfn class="local col8 decl" id="208SeenStore" title='SeenStore' data-type='bool' data-ref="208SeenStore">SeenStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="901">901</th><td>  <b>if</b> (!<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA">AA</a>, <span class='refarg'><a class="local col8 ref" href="#208SeenStore" title='SeenStore' data-ref="208SeenStore">SeenStore</a></span>))</td></tr>
<tr><th id="902">902</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins">InstrItins</a>, *<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>) &gt; <var>1</var>)</td></tr>
<tr><th id="905">905</th><td>    <i>// FIXME: Needs more sophisticated heuristics.</i></td></tr>
<tr><th id="906">906</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="209Uses" title='Uses' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="209Uses">Uses</dfn>;</td></tr>
<tr><th id="909">909</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="210Kills" title='Kills' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="210Kills">Kills</dfn>;</td></tr>
<tr><th id="910">910</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="211Defs" title='Defs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="211Defs">Defs</dfn>;</td></tr>
<tr><th id="911">911</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="212MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="212MO">MO</dfn> : <a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (!<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="913">913</th><td>      <b>continue</b>;</td></tr>
<tr><th id="914">914</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="213MOReg" title='MOReg' data-type='unsigned int' data-ref="213MOReg">MOReg</dfn> = <a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="915">915</th><td>    <b>if</b> (!<a class="local col3 ref" href="#213MOReg" title='MOReg' data-ref="213MOReg">MOReg</a>)</td></tr>
<tr><th id="916">916</th><td>      <b>continue</b>;</td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="918">918</th><td>      <a class="local col1 ref" href="#211Defs" title='Defs' data-ref="211Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#213MOReg" title='MOReg' data-ref="213MOReg">MOReg</a>);</td></tr>
<tr><th id="919">919</th><td>    <b>else</b> {</td></tr>
<tr><th id="920">920</th><td>      <a class="local col9 ref" href="#209Uses" title='Uses' data-ref="209Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#213MOReg" title='MOReg' data-ref="213MOReg">MOReg</a>);</td></tr>
<tr><th id="921">921</th><td>      <b>if</b> (<a class="local col3 ref" href="#213MOReg" title='MOReg' data-ref="213MOReg">MOReg</a> != <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a> &amp;&amp; (<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() ||</td></tr>
<tr><th id="922">922</th><td>                           (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a> &amp;&amp; <a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>, <a class="local col3 ref" href="#213MOReg" title='MOReg' data-ref="213MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>))))</td></tr>
<tr><th id="923">923</th><td>        <a class="local col0 ref" href="#210Kills" title='Kills' data-ref="210Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#213MOReg" title='MOReg' data-ref="213MOReg">MOReg</a>);</td></tr>
<tr><th id="924">924</th><td>    }</td></tr>
<tr><th id="925">925</th><td>  }</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>  <i>// Move the copies connected to MI down as well.</i></td></tr>
<tr><th id="928">928</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="214Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="214Begin">Begin</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>;</td></tr>
<tr><th id="929">929</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="215AfterMI" title='AfterMI' data-type='MachineBasicBlock::iterator' data-ref="215AfterMI">AfterMI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214Begin" title='Begin' data-ref="214Begin">Begin</a>);</td></tr>
<tr><th id="930">930</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="216End" title='End' data-type='MachineBasicBlock::iterator' data-ref="216End">End</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#215AfterMI" title='AfterMI' data-ref="215AfterMI">AfterMI</a>;</td></tr>
<tr><th id="931">931</th><td>  <b>while</b> (<a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="932">932</th><td>    <a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (<a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="tu ref" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col1 ref" href="#211Defs" title='Defs' data-ref="211Defs">Defs</a>, <a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>))</td></tr>
<tr><th id="934">934</th><td>      <a class="local col1 ref" href="#211Defs" title='Defs' data-ref="211Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="935">935</th><td>    <b>else</b></td></tr>
<tr><th id="936">936</th><td>      <b>break</b>;</td></tr>
<tr><th id="937">937</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a>;</td></tr>
<tr><th id="938">938</th><td>  }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <i>// Check if the reschedule will not break dependencies.</i></td></tr>
<tr><th id="941">941</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="217NumVisited" title='NumVisited' data-type='unsigned int' data-ref="217NumVisited">NumVisited</dfn> = <var>0</var>;</td></tr>
<tr><th id="942">942</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="218KillPos" title='KillPos' data-type='MachineBasicBlock::iterator' data-ref="218KillPos">KillPos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>;</td></tr>
<tr><th id="943">943</th><td>  <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#218KillPos" title='KillPos' data-ref="218KillPos">KillPos</a>;</td></tr>
<tr><th id="944">944</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219OtherMI" title='OtherMI' data-type='llvm::MachineInstr &amp;' data-ref="219OtherMI">OtherMI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#218KillPos" title='KillPos' data-ref="218KillPos">KillPos</a>)) {</td></tr>
<tr><th id="945">945</th><td>    <i>// Debug instructions cannot be counted against the limit.</i></td></tr>
<tr><th id="946">946</th><td>    <b>if</b> (<a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="947">947</th><td>      <b>continue</b>;</td></tr>
<tr><th id="948">948</th><td>    <b>if</b> (<a class="local col7 ref" href="#217NumVisited" title='NumVisited' data-ref="217NumVisited">NumVisited</a> &gt; <var>10</var>)  <i>// FIXME: Arbitrary limit to reduce compile time cost.</i></td></tr>
<tr><th id="949">949</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="950">950</th><td>    ++<a class="local col7 ref" href="#217NumVisited" title='NumVisited' data-ref="217NumVisited">NumVisited</a>;</td></tr>
<tr><th id="951">951</th><td>    <b>if</b> (<a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="952">952</th><td>        <a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="953">953</th><td>      <i>// Don't move pass calls, etc.</i></td></tr>
<tr><th id="954">954</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="955">955</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="220MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="220MO">MO</dfn> : <a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="956">956</th><td>      <b>if</b> (!<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="957">957</th><td>        <b>continue</b>;</td></tr>
<tr><th id="958">958</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="221MOReg" title='MOReg' data-type='unsigned int' data-ref="221MOReg">MOReg</dfn> = <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="959">959</th><td>      <b>if</b> (!<a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>)</td></tr>
<tr><th id="960">960</th><td>        <b>continue</b>;</td></tr>
<tr><th id="961">961</th><td>      <b>if</b> (<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="962">962</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col9 ref" href="#209Uses" title='Uses' data-ref="209Uses">Uses</a>, <a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>))</td></tr>
<tr><th id="963">963</th><td>          <i>// Physical register use would be clobbered.</i></td></tr>
<tr><th id="964">964</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="965">965</th><td>        <b>if</b> (!<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="tu ref" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col1 ref" href="#211Defs" title='Defs' data-ref="211Defs">Defs</a>, <a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>))</td></tr>
<tr><th id="966">966</th><td>          <i>// May clobber a physical register def.</i></td></tr>
<tr><th id="967">967</th><td><i>          // FIXME: This may be too conservative. It's ok if the instruction</i></td></tr>
<tr><th id="968">968</th><td><i>          // is sunken completely below the use.</i></td></tr>
<tr><th id="969">969</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="970">970</th><td>      } <b>else</b> {</td></tr>
<tr><th id="971">971</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col1 ref" href="#211Defs" title='Defs' data-ref="211Defs">Defs</a>, <a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>))</td></tr>
<tr><th id="972">972</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="973">973</th><td>        <em>bool</em> <dfn class="local col2 decl" id="222isKill" title='isKill' data-type='bool' data-ref="222isKill">isKill</dfn> =</td></tr>
<tr><th id="974">974</th><td>            <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a> &amp;&amp; <a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(&amp;<a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a>, <a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>));</td></tr>
<tr><th id="975">975</th><td>        <b>if</b> (<a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a> != <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a> &amp;&amp; ((<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill">isKill</a> &amp;&amp; <a class="tu ref" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col9 ref" href="#209Uses" title='Uses' data-ref="209Uses">Uses</a>, <a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>)) ||</td></tr>
<tr><th id="976">976</th><td>                             <a class="tu ref" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col0 ref" href="#210Kills" title='Kills' data-ref="210Kills">Kills</a>, <a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>)))</td></tr>
<tr><th id="977">977</th><td>          <i>// Don't want to extend other live ranges and update kills.</i></td></tr>
<tr><th id="978">978</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="979">979</th><td>        <b>if</b> (<a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a> == <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a> &amp;&amp; !<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill">isKill</a>)</td></tr>
<tr><th id="980">980</th><td>          <i>// We can't schedule across a use of the register in question.</i></td></tr>
<tr><th id="981">981</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="982">982</th><td>        <i>// Ensure that if this is register in question, its the kill we expect.</i></td></tr>
<tr><th id="983">983</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MOReg != Reg || &amp;OtherMI == KillMI) &amp;&amp; &quot;Found multiple kills of a register in a basic block&quot;) ? void (0) : __assert_fail (&quot;(MOReg != Reg || &amp;OtherMI == KillMI) &amp;&amp; \&quot;Found multiple kills of a register in a basic block\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 984, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#221MOReg" title='MOReg' data-ref="221MOReg">MOReg</a> != <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a> || &amp;<a class="local col9 ref" href="#219OtherMI" title='OtherMI' data-ref="219OtherMI">OtherMI</a> == <a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>) &amp;&amp;</td></tr>
<tr><th id="984">984</th><td>               <q>"Found multiple kills of a register in a basic block"</q>);</td></tr>
<tr><th id="985">985</th><td>      }</td></tr>
<tr><th id="986">986</th><td>    }</td></tr>
<tr><th id="987">987</th><td>  }</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <i>// Move debug info as well.</i></td></tr>
<tr><th id="990">990</th><td>  <b>while</b> (<a class="local col4 ref" href="#214Begin" title='Begin' data-ref="214Begin">Begin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214Begin" title='Begin' data-ref="214Begin">Begin</a>)<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="991">991</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#214Begin" title='Begin' data-ref="214Begin">Begin</a>;</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>  <a class="local col9 ref" href="#199nmi" title='nmi' data-ref="199nmi">nmi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a>;</td></tr>
<tr><th id="994">994</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="223InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="223InsertPos">InsertPos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#218KillPos" title='KillPos' data-ref="218KillPos">KillPos</a>;</td></tr>
<tr><th id="995">995</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="996">996</th><td>    <i>// We have to move the copies first so that the MBB is still well-formed</i></td></tr>
<tr><th id="997">997</th><td><i>    // when calling handleMove().</i></td></tr>
<tr><th id="998">998</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="224MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="224MBBI">MBBI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#215AfterMI" title='AfterMI' data-ref="215AfterMI">AfterMI</a>; <a class="local col4 ref" href="#224MBBI" title='MBBI' data-ref="224MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a>;) {</td></tr>
<tr><th id="999">999</th><td>      <em>auto</em> <dfn class="local col5 decl" id="225CopyMI" title='CopyMI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="225CopyMI">CopyMI</dfn> = <a class="local col4 ref" href="#224MBBI" title='MBBI' data-ref="224MBBI">MBBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="1000">1000</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#223InsertPos" title='InsertPos' data-ref="223InsertPos">InsertPos</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225CopyMI" title='CopyMI' data-ref="225CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1001">1001</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#225CopyMI" title='CopyMI' data-ref="225CopyMI">CopyMI</a></span>);</td></tr>
<tr><th id="1002">1002</th><td>      <a class="local col3 ref" href="#223InsertPos" title='InsertPos' data-ref="223InsertPos">InsertPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col5 ref" href="#225CopyMI" title='CopyMI' data-ref="225CopyMI">CopyMI</a>;</td></tr>
<tr><th id="1003">1003</th><td>    }</td></tr>
<tr><th id="1004">1004</th><td>    <a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>));</td></tr>
<tr><th id="1005">1005</th><td>  }</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <i>// Copies following MI may have been moved as well.</i></td></tr>
<tr><th id="1008">1008</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#223InsertPos" title='InsertPos' data-ref="223InsertPos">InsertPos</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214Begin" title='Begin' data-ref="214Begin">Begin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#216End" title='End' data-ref="216End">End</a>);</td></tr>
<tr><th id="1009">1009</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPNS_12MachineInstrEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb0EEC1ERKS8_"></a><a class="local col2 ref" href="#202DI" title='DI' data-ref="202DI">DI</a>);</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <i>// Update live variables</i></td></tr>
<tr><th id="1012">1012</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1013">1013</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a></span>);</td></tr>
<tr><th id="1014">1014</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1015">1015</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables27removeVirtualRegisterKilledEjRNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledEjRNS_12MachineInstrE">removeVirtualRegisterKilled</a>(<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>, <span class='refarg'>*<a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a></span>);</td></tr>
<tr><th id="1016">1016</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>, <span class='refarg'>*<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a></span>);</td></tr>
<tr><th id="1017">1017</th><td>  }</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;\trescheduled below kill: &quot; &lt;&lt; *KillMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\trescheduled below kill: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#203KillMI" title='KillMI' data-ref="203KillMI">KillMI</a>);</td></tr>
<tr><th id="1020">1020</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1021">1021</th><td>}</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE">/// Return true if the re-scheduling will put the given instruction too close</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE">/// to the defs of its register dependencies.</i></td></tr>
<tr><th id="1025">1025</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::isDefTooClose' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isDefTooClose(unsigned int Reg, unsigned int Dist, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE">isDefTooClose</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="226Reg" title='Reg' data-type='unsigned int' data-ref="226Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="227Dist" title='Dist' data-type='unsigned int' data-ref="227Dist">Dist</dfn>,</td></tr>
<tr><th id="1026">1026</th><td>                                              <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="228MI" title='MI' data-type='llvm::MachineInstr *' data-ref="228MI">MI</dfn>) {</td></tr>
<tr><th id="1027">1027</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="229DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="229DefMI">DefMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg">Reg</a>)) {</td></tr>
<tr><th id="1028">1028</th><td>    <b>if</b> (<a class="local col9 ref" href="#229DefMI" title='DefMI' data-ref="229DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a> || <a class="local col9 ref" href="#229DefMI" title='DefMI' data-ref="229DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col9 ref" href="#229DefMI" title='DefMI' data-ref="229DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="1029">1029</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1030">1030</th><td>    <b>if</b> (&amp;<a class="local col9 ref" href="#229DefMI" title='DefMI' data-ref="229DefMI">DefMI</a> == <a class="local col8 ref" href="#228MI" title='MI' data-ref="228MI">MI</a>)</td></tr>
<tr><th id="1031">1031</th><td>      <b>return</b> <b>true</b>; <i>// MI is defining something KillMI uses</i></td></tr>
<tr><th id="1032">1032</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370">iterator</a> <dfn class="local col0 decl" id="230DDI" title='DDI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="230DDI">DDI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col9 ref" href="#229DefMI" title='DefMI' data-ref="229DefMI">DefMI</a>);</td></tr>
<tr><th id="1033">1033</th><td>    <b>if</b> (<a class="local col0 ref" href="#230DDI" title='DDI' data-ref="230DDI">DDI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1034">1034</th><td>      <b>return</b> <b>true</b>;  <i>// Below MI</i></td></tr>
<tr><th id="1035">1035</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="231DefDist" title='DefDist' data-type='unsigned int' data-ref="231DefDist">DefDist</dfn> = <a class="local col0 ref" href="#230DDI" title='DDI' data-ref="230DDI">DDI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1036">1036</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dist &gt; DefDist &amp;&amp; &quot;Visited def already?&quot;) ? void (0) : __assert_fail (&quot;Dist &gt; DefDist &amp;&amp; \&quot;Visited def already?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1036, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#227Dist" title='Dist' data-ref="227Dist">Dist</a> &gt; <a class="local col1 ref" href="#231DefDist" title='DefDist' data-ref="231DefDist">DefDist</a> &amp;&amp; <q>"Visited def already?"</q>);</td></tr>
<tr><th id="1037">1037</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins">InstrItins</a>, <a class="local col9 ref" href="#229DefMI" title='DefMI' data-ref="229DefMI">DefMI</a>) &gt; (<a class="local col7 ref" href="#227Dist" title='Dist' data-ref="227Dist">Dist</a> - <a class="local col1 ref" href="#231DefDist" title='DefDist' data-ref="231DefDist">DefDist</a>))</td></tr>
<tr><th id="1038">1038</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1039">1039</th><td>  }</td></tr>
<tr><th id="1040">1040</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1041">1041</th><td>}</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">/// If there is one more local instruction that reads 'Reg' and it kills 'Reg,</i></td></tr>
<tr><th id="1044">1044</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">/// consider moving the kill instruction above the current two-address</i></td></tr>
<tr><th id="1045">1045</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">/// instruction in order to eliminate the need for the copy.</i></td></tr>
<tr><th id="1046">1046</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1047">1047</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">rescheduleKillAboveMI</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="232mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="232mi">mi</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="233nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="233nmi">nmi</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="234Reg" title='Reg' data-type='unsigned int' data-ref="234Reg">Reg</dfn>) {</td></tr>
<tr><th id="1050">1050</th><td>  <i>// Bail immediately if we don't have LV or LIS available. We use them to find</i></td></tr>
<tr><th id="1051">1051</th><td><i>  // kills efficiently.</i></td></tr>
<tr><th id="1052">1052</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>)</td></tr>
<tr><th id="1053">1053</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="235MI" title='MI' data-type='llvm::MachineInstr *' data-ref="235MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#232mi" title='mi' data-ref="232mi">mi</a>;</td></tr>
<tr><th id="1056">1056</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370">iterator</a> <dfn class="local col6 decl" id="236DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="236DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a>);</td></tr>
<tr><th id="1057">1057</th><td>  <b>if</b> (<a class="local col6 ref" href="#236DI" title='DI' data-ref="236DI">DI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1058">1058</th><td>    <i>// Must be created from unfolded load. Don't waste time trying this.</i></td></tr>
<tr><th id="1059">1059</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="237KillMI" title='KillMI' data-type='llvm::MachineInstr *' data-ref="237KillMI">KillMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1063">1063</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="238LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="238LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a>);</td></tr>
<tr><th id="1064">1064</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LI.end() != LI.begin() &amp;&amp; &quot;Reg should not have empty live interval.&quot;) ? void (0) : __assert_fail (&quot;LI.end() != LI.begin() &amp;&amp; \&quot;Reg should not have empty live interval.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1065, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#238LI" title='LI' data-ref="238LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() != <a class="local col8 ref" href="#238LI" title='LI' data-ref="238LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>() &amp;&amp;</td></tr>
<tr><th id="1065">1065</th><td>           <q>"Reg should not have empty live interval."</q>);</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="239MBBEndIdx" title='MBBEndIdx' data-type='llvm::SlotIndex' data-ref="239MBBEndIdx">MBBEndIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>();</td></tr>
<tr><th id="1068">1068</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="240I" title='I' data-type='LiveInterval::const_iterator' data-ref="240I">I</dfn> = <a class="local col8 ref" href="#238LI" title='LI' data-ref="238LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#239MBBEndIdx" title='MBBEndIdx' data-ref="239MBBEndIdx">MBBEndIdx</a>);</td></tr>
<tr><th id="1069">1069</th><td>    <b>if</b> (<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a> != <a class="local col8 ref" href="#238LI" title='LI' data-ref="238LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#239MBBEndIdx" title='MBBEndIdx' data-ref="239MBBEndIdx">MBBEndIdx</a>)</td></tr>
<tr><th id="1070">1070</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    --<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>;</td></tr>
<tr><th id="1073">1073</th><td>    <a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>);</td></tr>
<tr><th id="1074">1074</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1075">1075</th><td>    <a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>);</td></tr>
<tr><th id="1076">1076</th><td>  }</td></tr>
<tr><th id="1077">1077</th><td>  <b>if</b> (!<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a> || <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a> == <a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a> || <a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="1078">1078</th><td>    <i>// Don't mess with copies, they may be coalesced later.</i></td></tr>
<tr><th id="1079">1079</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241DstReg" title='DstReg' data-type='unsigned int' data-ref="241DstReg">DstReg</dfn>;</td></tr>
<tr><th id="1082">1082</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj" title='isTwoAddrUse' data-use='c' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrEjRj">isTwoAddrUse</a>(<span class='refarg'>*<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a></span>, <a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a>, <span class='refarg'><a class="local col1 ref" href="#241DstReg" title='DstReg' data-ref="241DstReg">DstReg</a></span>))</td></tr>
<tr><th id="1083">1083</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <em>bool</em> <dfn class="local col2 decl" id="242SeenStore" title='SeenStore' data-type='bool' data-ref="242SeenStore">SeenStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="1086">1086</th><td>  <b>if</b> (!<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA">AA</a>, <span class='refarg'><a class="local col2 ref" href="#242SeenStore" title='SeenStore' data-ref="242SeenStore">SeenStore</a></span>))</td></tr>
<tr><th id="1087">1087</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="243Uses" title='Uses' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="243Uses">Uses</dfn>;</td></tr>
<tr><th id="1090">1090</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="244Kills" title='Kills' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="244Kills">Kills</dfn>;</td></tr>
<tr><th id="1091">1091</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col5 decl" id="245Defs" title='Defs' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="245Defs">Defs</dfn>;</td></tr>
<tr><th id="1092">1092</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col6 decl" id="246LiveDefs" title='LiveDefs' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="246LiveDefs">LiveDefs</dfn>;</td></tr>
<tr><th id="1093">1093</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="247MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="247MO">MO</dfn> : <a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1094">1094</th><td>    <b>if</b> (!<a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1095">1095</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1096">1096</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="248MOReg" title='MOReg' data-type='unsigned int' data-ref="248MOReg">MOReg</dfn> = <a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1097">1097</th><td>    <b>if</b> (<a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1098">1098</th><td>      <b>if</b> (!<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>)</td></tr>
<tr><th id="1099">1099</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1100">1100</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::isDefTooClose' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE">isDefTooClose</a>(<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>, <a class="local col6 ref" href="#236DI" title='DI' data-ref="236DI">DI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>, <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a>))</td></tr>
<tr><th id="1101">1101</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1102">1102</th><td>      <em>bool</em> <dfn class="local col9 decl" id="249isKill" title='isKill' data-type='bool' data-ref="249isKill">isKill</dfn> = <a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a> &amp;&amp; <a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>, <a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>));</td></tr>
<tr><th id="1103">1103</th><td>      <b>if</b> (<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a> == <a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a> &amp;&amp; !<a class="local col9 ref" href="#249isKill" title='isKill' data-ref="249isKill">isKill</a>)</td></tr>
<tr><th id="1104">1104</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1105">1105</th><td>      <a class="local col3 ref" href="#243Uses" title='Uses' data-ref="243Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>);</td></tr>
<tr><th id="1106">1106</th><td>      <b>if</b> (<a class="local col9 ref" href="#249isKill" title='isKill' data-ref="249isKill">isKill</a> &amp;&amp; <a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a> != <a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a>)</td></tr>
<tr><th id="1107">1107</th><td>        <a class="local col4 ref" href="#244Kills" title='Kills' data-ref="244Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>);</td></tr>
<tr><th id="1108">1108</th><td>    } <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>)) {</td></tr>
<tr><th id="1109">1109</th><td>      <a class="local col5 ref" href="#245Defs" title='Defs' data-ref="245Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>);</td></tr>
<tr><th id="1110">1110</th><td>      <b>if</b> (!<a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1111">1111</th><td>        <a class="local col6 ref" href="#246LiveDefs" title='LiveDefs' data-ref="246LiveDefs">LiveDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#248MOReg" title='MOReg' data-ref="248MOReg">MOReg</a>);</td></tr>
<tr><th id="1112">1112</th><td>    }</td></tr>
<tr><th id="1113">1113</th><td>  }</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <i>// Check if the reschedule will not break depedencies.</i></td></tr>
<tr><th id="1116">1116</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="250NumVisited" title='NumVisited' data-type='unsigned int' data-ref="250NumVisited">NumVisited</dfn> = <var>0</var>;</td></tr>
<tr><th id="1117">1117</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="251OtherMI" title='OtherMI' data-type='llvm::MachineInstr &amp;' data-ref="251OtherMI">OtherMI</dfn> :</td></tr>
<tr><th id="1118">1118</th><td>       <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#232mi" title='mi' data-ref="232mi">mi</a>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>))) {</td></tr>
<tr><th id="1119">1119</th><td>    <i>// Debug instructions cannot be counted against the limit.</i></td></tr>
<tr><th id="1120">1120</th><td>    <b>if</b> (<a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1121">1121</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1122">1122</th><td>    <b>if</b> (<a class="local col0 ref" href="#250NumVisited" title='NumVisited' data-ref="250NumVisited">NumVisited</a> &gt; <var>10</var>)  <i>// FIXME: Arbitrary limit to reduce compile time cost.</i></td></tr>
<tr><th id="1123">1123</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1124">1124</th><td>    ++<a class="local col0 ref" href="#250NumVisited" title='NumVisited' data-ref="250NumVisited">NumVisited</a>;</td></tr>
<tr><th id="1125">1125</th><td>    <b>if</b> (<a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="1126">1126</th><td>        <a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="1127">1127</th><td>      <i>// Don't move pass calls, etc.</i></td></tr>
<tr><th id="1128">1128</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1129">1129</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="252OtherDefs" title='OtherDefs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="252OtherDefs">OtherDefs</dfn>;</td></tr>
<tr><th id="1130">1130</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="253MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="253MO">MO</dfn> : <a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1131">1131</th><td>      <b>if</b> (!<a class="local col3 ref" href="#253MO" title='MO' data-ref="253MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1132">1132</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1133">1133</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="254MOReg" title='MOReg' data-type='unsigned int' data-ref="254MOReg">MOReg</dfn> = <a class="local col3 ref" href="#253MO" title='MO' data-ref="253MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1134">1134</th><td>      <b>if</b> (!<a class="local col4 ref" href="#254MOReg" title='MOReg' data-ref="254MOReg">MOReg</a>)</td></tr>
<tr><th id="1135">1135</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1136">1136</th><td>      <b>if</b> (<a class="local col3 ref" href="#253MO" title='MO' data-ref="253MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1137">1137</th><td>        <b>if</b> (<a class="local col5 ref" href="#245Defs" title='Defs' data-ref="245Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col4 ref" href="#254MOReg" title='MOReg' data-ref="254MOReg">MOReg</a>))</td></tr>
<tr><th id="1138">1138</th><td>          <i>// Moving KillMI can clobber the physical register if the def has</i></td></tr>
<tr><th id="1139">1139</th><td><i>          // not been seen.</i></td></tr>
<tr><th id="1140">1140</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1141">1141</th><td>        <b>if</b> (<a class="local col4 ref" href="#244Kills" title='Kills' data-ref="244Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col4 ref" href="#254MOReg" title='MOReg' data-ref="254MOReg">MOReg</a>))</td></tr>
<tr><th id="1142">1142</th><td>          <i>// Don't want to extend other live ranges and update kills.</i></td></tr>
<tr><th id="1143">1143</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1144">1144</th><td>        <b>if</b> (&amp;<a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a> != <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a> &amp;&amp; <a class="local col4 ref" href="#254MOReg" title='MOReg' data-ref="254MOReg">MOReg</a> == <a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="1145">1145</th><td>            !(<a class="local col3 ref" href="#253MO" title='MO' data-ref="253MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a> &amp;&amp; <a class="tu ref" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE">isPlainlyKilled</a>(&amp;<a class="local col1 ref" href="#251OtherMI" title='OtherMI' data-ref="251OtherMI">OtherMI</a>, <a class="local col4 ref" href="#254MOReg" title='MOReg' data-ref="254MOReg">MOReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>))))</td></tr>
<tr><th id="1146">1146</th><td>          <i>// We can't schedule across a use of the register in question.</i></td></tr>
<tr><th id="1147">1147</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1148">1148</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1149">1149</th><td>        <a class="local col2 ref" href="#252OtherDefs" title='OtherDefs' data-ref="252OtherDefs">OtherDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#254MOReg" title='MOReg' data-ref="254MOReg">MOReg</a>);</td></tr>
<tr><th id="1150">1150</th><td>      }</td></tr>
<tr><th id="1151">1151</th><td>    }</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="255i" title='i' data-type='unsigned int' data-ref="255i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="256e" title='e' data-type='unsigned int' data-ref="256e">e</dfn> = <a class="local col2 ref" href="#252OtherDefs" title='OtherDefs' data-ref="252OtherDefs">OtherDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a> != <a class="local col6 ref" href="#256e" title='e' data-ref="256e">e</a>; ++<a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a>) {</td></tr>
<tr><th id="1154">1154</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="257MOReg" title='MOReg' data-type='unsigned int' data-ref="257MOReg">MOReg</dfn> = <a class="local col2 ref" href="#252OtherDefs" title='OtherDefs' data-ref="252OtherDefs">OtherDefs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a>]</a>;</td></tr>
<tr><th id="1155">1155</th><td>      <b>if</b> (<a class="local col3 ref" href="#243Uses" title='Uses' data-ref="243Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#257MOReg" title='MOReg' data-ref="257MOReg">MOReg</a>))</td></tr>
<tr><th id="1156">1156</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1157">1157</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#257MOReg" title='MOReg' data-ref="257MOReg">MOReg</a>) &amp;&amp;</td></tr>
<tr><th id="1158">1158</th><td>          <a class="local col6 ref" href="#246LiveDefs" title='LiveDefs' data-ref="246LiveDefs">LiveDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#257MOReg" title='MOReg' data-ref="257MOReg">MOReg</a>))</td></tr>
<tr><th id="1159">1159</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1160">1160</th><td>      <i>// Physical register def is seen.</i></td></tr>
<tr><th id="1161">1161</th><td>      <a class="local col5 ref" href="#245Defs" title='Defs' data-ref="245Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5eraseERKT_" title='llvm::SmallSet::erase' data-ref="_ZN4llvm8SmallSet5eraseERKT_">erase</a>(<a class="local col7 ref" href="#257MOReg" title='MOReg' data-ref="257MOReg">MOReg</a>);</td></tr>
<tr><th id="1162">1162</th><td>    }</td></tr>
<tr><th id="1163">1163</th><td>  }</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <i>// Move the old kill above MI, don't forget to move debug info as well.</i></td></tr>
<tr><th id="1166">1166</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="258InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="258InsertPos">InsertPos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#232mi" title='mi' data-ref="232mi">mi</a>;</td></tr>
<tr><th id="1167">1167</th><td>  <b>while</b> (<a class="local col8 ref" href="#258InsertPos" title='InsertPos' data-ref="258InsertPos">InsertPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#258InsertPos" title='InsertPos' data-ref="258InsertPos">InsertPos</a>)<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1168">1168</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#258InsertPos" title='InsertPos' data-ref="258InsertPos">InsertPos</a>;</td></tr>
<tr><th id="1169">1169</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="259From" title='From' data-type='MachineBasicBlock::iterator' data-ref="259From">From</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>;</td></tr>
<tr><th id="1170">1170</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="260To" title='To' data-type='MachineBasicBlock::iterator' data-ref="260To">To</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#259From" title='From' data-ref="259From">From</a>);</td></tr>
<tr><th id="1171">1171</th><td>  <b>while</b> (<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#259From" title='From' data-ref="259From">From</a>)<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1172">1172</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#259From" title='From' data-ref="259From">From</a>;</td></tr>
<tr><th id="1173">1173</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#258InsertPos" title='InsertPos' data-ref="258InsertPos">InsertPos</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#259From" title='From' data-ref="259From">From</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260To" title='To' data-ref="260To">To</a>);</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <a class="local col3 ref" href="#233nmi" title='nmi' data-ref="233nmi">nmi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#258InsertPos" title='InsertPos' data-ref="258InsertPos">InsertPos</a>); <i>// Backtrack so we process the moved instr.</i></td></tr>
<tr><th id="1176">1176</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPNS_12MachineInstrEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb0EEC1ERKS8_"></a><a class="local col6 ref" href="#236DI" title='DI' data-ref="236DI">DI</a>);</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <i>// Update live variables</i></td></tr>
<tr><th id="1179">1179</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1180">1180</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a></span>);</td></tr>
<tr><th id="1181">1181</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1182">1182</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables27removeVirtualRegisterKilledEjRNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledEjRNS_12MachineInstrE">removeVirtualRegisterKilled</a>(<a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a>, <span class='refarg'>*<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a></span>);</td></tr>
<tr><th id="1183">1183</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg">Reg</a>, <span class='refarg'>*<a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a></span>);</td></tr>
<tr><th id="1184">1184</th><td>  }</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;\trescheduled kill: &quot; &lt;&lt; *KillMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\trescheduled kill: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#237KillMI" title='KillMI' data-ref="237KillMI">KillMI</a>);</td></tr>
<tr><th id="1187">1187</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1188">1188</th><td>}</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// Tries to commute the operand 'BaseOpIdx' and some other operand in the</i></td></tr>
<tr><th id="1191">1191</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// given machine instruction to improve opportunities for coalescing and</i></td></tr>
<tr><th id="1192">1192</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// elimination of a register to register copy.</i></td></tr>
<tr><th id="1193">1193</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">///</i></td></tr>
<tr><th id="1194">1194</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// 'DstOpIdx' specifies the index of MI def operand.</i></td></tr>
<tr><th id="1195">1195</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// 'BaseOpKilled' specifies if the register associated with 'BaseOpIdx'</i></td></tr>
<tr><th id="1196">1196</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// operand is killed by the given instruction.</i></td></tr>
<tr><th id="1197">1197</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// The 'Dist' arguments provides the distance of MI from the start of the</i></td></tr>
<tr><th id="1198">1198</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// current basic block and it is used to determine if it is profitable</i></td></tr>
<tr><th id="1199">1199</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// to commute operands in the instruction.</i></td></tr>
<tr><th id="1200">1200</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">///</i></td></tr>
<tr><th id="1201">1201</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// Returns true if the transformation happened. Otherwise, returns false.</i></td></tr>
<tr><th id="1202">1202</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute(llvm::MachineInstr * MI, unsigned int DstOpIdx, unsigned int BaseOpIdx, bool BaseOpKilled, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">tryInstructionCommute</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="261MI" title='MI' data-type='llvm::MachineInstr *' data-ref="261MI">MI</dfn>,</td></tr>
<tr><th id="1203">1203</th><td>                                                      <em>unsigned</em> <dfn class="local col2 decl" id="262DstOpIdx" title='DstOpIdx' data-type='unsigned int' data-ref="262DstOpIdx">DstOpIdx</dfn>,</td></tr>
<tr><th id="1204">1204</th><td>                                                      <em>unsigned</em> <dfn class="local col3 decl" id="263BaseOpIdx" title='BaseOpIdx' data-type='unsigned int' data-ref="263BaseOpIdx">BaseOpIdx</dfn>,</td></tr>
<tr><th id="1205">1205</th><td>                                                      <em>bool</em> <dfn class="local col4 decl" id="264BaseOpKilled" title='BaseOpKilled' data-type='bool' data-ref="264BaseOpKilled">BaseOpKilled</dfn>,</td></tr>
<tr><th id="1206">1206</th><td>                                                      <em>unsigned</em> <dfn class="local col5 decl" id="265Dist" title='Dist' data-type='unsigned int' data-ref="265Dist">Dist</dfn>) {</td></tr>
<tr><th id="1207">1207</th><td>  <b>if</b> (!<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="1208">1208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <em>bool</em> <dfn class="local col6 decl" id="266MadeChange" title='MadeChange' data-type='bool' data-ref="266MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="1211">1211</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="267DstOpReg" title='DstOpReg' data-type='unsigned int' data-ref="267DstOpReg">DstOpReg</dfn> = <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#262DstOpIdx" title='DstOpIdx' data-ref="262DstOpIdx">DstOpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1212">1212</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="268BaseOpReg" title='BaseOpReg' data-type='unsigned int' data-ref="268BaseOpReg">BaseOpReg</dfn> = <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#263BaseOpIdx" title='BaseOpIdx' data-ref="263BaseOpIdx">BaseOpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1213">1213</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="269OpsNum" title='OpsNum' data-type='unsigned int' data-ref="269OpsNum">OpsNum</dfn> = <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1214">1214</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270OtherOpIdx" title='OtherOpIdx' data-type='unsigned int' data-ref="270OtherOpIdx">OtherOpIdx</dfn> = <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1215">1215</th><td>  <b>for</b> (; <a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a> &lt; <a class="local col9 ref" href="#269OpsNum" title='OpsNum' data-ref="269OpsNum">OpsNum</a>; <a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a>++) {</td></tr>
<tr><th id="1216">1216</th><td>    <i>// The call of findCommutedOpIndices below only checks if BaseOpIdx</i></td></tr>
<tr><th id="1217">1217</th><td><i>    // and OtherOpIdx are commutable, it does not really search for</i></td></tr>
<tr><th id="1218">1218</th><td><i>    // other commutable operands and does not change the values of passed</i></td></tr>
<tr><th id="1219">1219</th><td><i>    // variables.</i></td></tr>
<tr><th id="1220">1220</th><td>    <b>if</b> (<a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a> == <a class="local col3 ref" href="#263BaseOpIdx" title='BaseOpIdx' data-ref="263BaseOpIdx">BaseOpIdx</a> || !<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="1221">1221</th><td>        !<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</a>(<span class='refarg'>*<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#263BaseOpIdx" title='BaseOpIdx' data-ref="263BaseOpIdx">BaseOpIdx</a></span>, <span class='refarg'><a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a></span>))</td></tr>
<tr><th id="1222">1222</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="271OtherOpReg" title='OtherOpReg' data-type='unsigned int' data-ref="271OtherOpReg">OtherOpReg</dfn> = <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1225">1225</th><td>    <em>bool</em> <dfn class="local col2 decl" id="272AggressiveCommute" title='AggressiveCommute' data-type='bool' data-ref="272AggressiveCommute">AggressiveCommute</dfn> = <b>false</b>;</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>    <i>// If OtherOp dies but BaseOp does not, swap the OtherOp and BaseOp</i></td></tr>
<tr><th id="1228">1228</th><td><i>    // operands. This makes the live ranges of DstOp and OtherOp joinable.</i></td></tr>
<tr><th id="1229">1229</th><td>    <em>bool</em> <dfn class="local col3 decl" id="273OtherOpKilled" title='OtherOpKilled' data-type='bool' data-ref="273OtherOpKilled">OtherOpKilled</dfn> = <a class="tu ref" href="#_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-use='c' data-ref="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</a>(<span class='refarg'>*<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a></span>, <a class="local col1 ref" href="#271OtherOpReg" title='OtherOpReg' data-ref="271OtherOpReg">OtherOpReg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>, <b>false</b>);</td></tr>
<tr><th id="1230">1230</th><td>    <em>bool</em> <dfn class="local col4 decl" id="274DoCommute" title='DoCommute' data-type='bool' data-ref="274DoCommute">DoCommute</dfn> = !<a class="local col4 ref" href="#264BaseOpKilled" title='BaseOpKilled' data-ref="264BaseOpKilled">BaseOpKilled</a> &amp;&amp; <a class="local col3 ref" href="#273OtherOpKilled" title='OtherOpKilled' data-ref="273OtherOpKilled">OtherOpKilled</a>;</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>    <b>if</b> (!<a class="local col4 ref" href="#274DoCommute" title='DoCommute' data-ref="274DoCommute">DoCommute</a> &amp;&amp;</td></tr>
<tr><th id="1233">1233</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEjjjPN4llvm12MachineInstrEj">isProfitableToCommute</a>(<a class="local col7 ref" href="#267DstOpReg" title='DstOpReg' data-ref="267DstOpReg">DstOpReg</a>, <a class="local col8 ref" href="#268BaseOpReg" title='BaseOpReg' data-ref="268BaseOpReg">BaseOpReg</a>, <a class="local col1 ref" href="#271OtherOpReg" title='OtherOpReg' data-ref="271OtherOpReg">OtherOpReg</a>, <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>, <a class="local col5 ref" href="#265Dist" title='Dist' data-ref="265Dist">Dist</a>)) {</td></tr>
<tr><th id="1234">1234</th><td>      <a class="local col4 ref" href="#274DoCommute" title='DoCommute' data-ref="274DoCommute">DoCommute</a> = <b>true</b>;</td></tr>
<tr><th id="1235">1235</th><td>      <a class="local col2 ref" href="#272AggressiveCommute" title='AggressiveCommute' data-ref="272AggressiveCommute">AggressiveCommute</a> = <b>true</b>;</td></tr>
<tr><th id="1236">1236</th><td>    }</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>    <i>// If it's profitable to commute, try to do so.</i></td></tr>
<tr><th id="1239">1239</th><td>    <b>if</b> (<a class="local col4 ref" href="#274DoCommute" title='DoCommute' data-ref="274DoCommute">DoCommute</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" title='(anonymous namespace)::TwoAddressInstructionPass::commuteInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">commuteInstruction</a>(<a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>, <a class="local col2 ref" href="#262DstOpIdx" title='DstOpIdx' data-ref="262DstOpIdx">DstOpIdx</a>, <a class="local col3 ref" href="#263BaseOpIdx" title='BaseOpIdx' data-ref="263BaseOpIdx">BaseOpIdx</a>, <a class="local col0 ref" href="#270OtherOpIdx" title='OtherOpIdx' data-ref="270OtherOpIdx">OtherOpIdx</a>,</td></tr>
<tr><th id="1240">1240</th><td>                                        <a class="local col5 ref" href="#265Dist" title='Dist' data-ref="265Dist">Dist</a>)) {</td></tr>
<tr><th id="1241">1241</th><td>      <a class="local col6 ref" href="#266MadeChange" title='MadeChange' data-ref="266MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="1242">1242</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#70" title='NumCommuted' data-ref="NumCommuted">NumCommuted</a>;</td></tr>
<tr><th id="1243">1243</th><td>      <b>if</b> (<a class="local col2 ref" href="#272AggressiveCommute" title='AggressiveCommute' data-ref="272AggressiveCommute">AggressiveCommute</a>) {</td></tr>
<tr><th id="1244">1244</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#71" title='NumAggrCommuted' data-ref="NumAggrCommuted">NumAggrCommuted</a>;</td></tr>
<tr><th id="1245">1245</th><td>        <i>// There might be more than two commutable operands, update BaseOp and</i></td></tr>
<tr><th id="1246">1246</th><td><i>        // continue scanning.</i></td></tr>
<tr><th id="1247">1247</th><td><i>        // FIXME: This assumes that the new instruction's operands are in the</i></td></tr>
<tr><th id="1248">1248</th><td><i>        // same positions and were simply swapped.</i></td></tr>
<tr><th id="1249">1249</th><td>        <a class="local col8 ref" href="#268BaseOpReg" title='BaseOpReg' data-ref="268BaseOpReg">BaseOpReg</a> = <a class="local col1 ref" href="#271OtherOpReg" title='OtherOpReg' data-ref="271OtherOpReg">OtherOpReg</a>;</td></tr>
<tr><th id="1250">1250</th><td>        <a class="local col4 ref" href="#264BaseOpKilled" title='BaseOpKilled' data-ref="264BaseOpKilled">BaseOpKilled</a> = <a class="local col3 ref" href="#273OtherOpKilled" title='OtherOpKilled' data-ref="273OtherOpKilled">OtherOpKilled</a>;</td></tr>
<tr><th id="1251">1251</th><td>        <i>// Resamples OpsNum in case the number of operands was reduced. This</i></td></tr>
<tr><th id="1252">1252</th><td><i>        // happens with X86.</i></td></tr>
<tr><th id="1253">1253</th><td>        <a class="local col9 ref" href="#269OpsNum" title='OpsNum' data-ref="269OpsNum">OpsNum</a> = <a class="local col1 ref" href="#261MI" title='MI' data-ref="261MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1254">1254</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1255">1255</th><td>      }</td></tr>
<tr><th id="1256">1256</th><td>      <i>// If this was a commute based on kill, we won't do better continuing.</i></td></tr>
<tr><th id="1257">1257</th><td>      <b>return</b> <a class="local col6 ref" href="#266MadeChange" title='MadeChange' data-ref="266MadeChange">MadeChange</a>;</td></tr>
<tr><th id="1258">1258</th><td>    }</td></tr>
<tr><th id="1259">1259</th><td>  }</td></tr>
<tr><th id="1260">1260</th><td>  <b>return</b> <a class="local col6 ref" href="#266MadeChange" title='MadeChange' data-ref="266MadeChange">MadeChange</a>;</td></tr>
<tr><th id="1261">1261</th><td>}</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// For the case where an instruction has a single pair of tied register</i></td></tr>
<tr><th id="1264">1264</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// operands, attempt some transformations that may either eliminate the tied</i></td></tr>
<tr><th id="1265">1265</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// operands or improve the opportunities for coalescing away the register copy.</i></td></tr>
<tr><th id="1266">1266</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// Returns true if no copy needs to be inserted to untie mi's operands</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// (either because they were untied, or because mi was rescheduled, and will</i></td></tr>
<tr><th id="1268">1268</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// be visited again later). If the shouldOnlyCommute flag is true, only</i></td></tr>
<tr><th id="1269">1269</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// instruction commutation is attempted.</i></td></tr>
<tr><th id="1270">1270</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1271">1271</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int SrcIdx, unsigned int DstIdx, unsigned int Dist, bool shouldOnlyCommute)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="275mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="275mi">mi</dfn>,</td></tr>
<tr><th id="1272">1272</th><td>                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="276nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="276nmi">nmi</dfn>,</td></tr>
<tr><th id="1273">1273</th><td>                        <em>unsigned</em> <dfn class="local col7 decl" id="277SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="277SrcIdx">SrcIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="278DstIdx" title='DstIdx' data-type='unsigned int' data-ref="278DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="1274">1274</th><td>                        <em>unsigned</em> <dfn class="local col9 decl" id="279Dist" title='Dist' data-type='unsigned int' data-ref="279Dist">Dist</dfn>, <em>bool</em> <dfn class="local col0 decl" id="280shouldOnlyCommute" title='shouldOnlyCommute' data-type='bool' data-ref="280shouldOnlyCommute">shouldOnlyCommute</dfn>) {</td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel">OptLevel</a> == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="281MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a>;</td></tr>
<tr><th id="1279">1279</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="282regA" title='regA' data-type='unsigned int' data-ref="282regA">regA</dfn> = <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#278DstIdx" title='DstIdx' data-ref="278DstIdx">DstIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1280">1280</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="283regB" title='regB' data-type='unsigned int' data-ref="283regB">regB</dfn> = <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#277SrcIdx" title='SrcIdx' data-ref="277SrcIdx">SrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(regB) &amp;&amp; &quot;cannot make instruction into two-address form&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(regB) &amp;&amp; \&quot;cannot make instruction into two-address form\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1283, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>) &amp;&amp;</td></tr>
<tr><th id="1283">1283</th><td>         <q>"cannot make instruction into two-address form"</q>);</td></tr>
<tr><th id="1284">1284</th><td>  <em>bool</em> <dfn class="local col4 decl" id="284regBKilled" title='regBKilled' data-type='bool' data-ref="284regBKilled">regBKilled</dfn> = <a class="tu ref" href="#_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-use='c' data-ref="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a></span>, <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>, <b>true</b>);</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#282regA" title='regA' data-ref="282regA">regA</a>))</td></tr>
<tr><th id="1287">1287</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEj">scanUses</a>(<a class="local col2 ref" href="#282regA" title='regA' data-ref="282regA">regA</a>);</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <em>bool</em> <dfn class="local col5 decl" id="285Commuted" title='Commuted' data-type='bool' data-ref="285Commuted">Commuted</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">tryInstructionCommute</a>(&amp;<a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>, <a class="local col8 ref" href="#278DstIdx" title='DstIdx' data-ref="278DstIdx">DstIdx</a>, <a class="local col7 ref" href="#277SrcIdx" title='SrcIdx' data-ref="277SrcIdx">SrcIdx</a>, <a class="local col4 ref" href="#284regBKilled" title='regBKilled' data-ref="284regBKilled">regBKilled</a>, <a class="local col9 ref" href="#279Dist" title='Dist' data-ref="279Dist">Dist</a>);</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <i>// If the instruction is convertible to 3 Addr, instead</i></td></tr>
<tr><th id="1292">1292</th><td><i>  // of returning try 3 Addr transformation aggresively and</i></td></tr>
<tr><th id="1293">1293</th><td><i>  // use this variable to check later. Because it might be better.</i></td></tr>
<tr><th id="1294">1294</th><td><i>  // For example, we can just use `leal (%rsi,%rdi), %eax` and `ret`</i></td></tr>
<tr><th id="1295">1295</th><td><i>  // instead of the following code.</i></td></tr>
<tr><th id="1296">1296</th><td><i>  //   addl     %esi, %edi</i></td></tr>
<tr><th id="1297">1297</th><td><i>  //   movl     %edi, %eax</i></td></tr>
<tr><th id="1298">1298</th><td><i>  //   ret</i></td></tr>
<tr><th id="1299">1299</th><td>  <b>if</b> (<a class="local col5 ref" href="#285Commuted" title='Commuted' data-ref="285Commuted">Commuted</a> &amp;&amp; !<a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" title='llvm::MachineInstr::isConvertibleTo3Addr' data-ref="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE">isConvertibleTo3Addr</a>())</td></tr>
<tr><th id="1300">1300</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <b>if</b> (<a class="local col0 ref" href="#280shouldOnlyCommute" title='shouldOnlyCommute' data-ref="280shouldOnlyCommute">shouldOnlyCommute</a>)</td></tr>
<tr><th id="1303">1303</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <i>// If there is one more use of regB later in the same MBB, consider</i></td></tr>
<tr><th id="1306">1306</th><td><i>  // re-schedule this MI below it.</i></td></tr>
<tr><th id="1307">1307</th><td>  <b>if</b> (!<a class="local col5 ref" href="#285Commuted" title='Commuted' data-ref="285Commuted">Commuted</a> &amp;&amp; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRescheduling" title='EnableRescheduling' data-use='m' data-ref="EnableRescheduling">EnableRescheduling</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">rescheduleMIBelowKill</a>(<span class='refarg'><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a></span>, <span class='refarg'><a class="local col6 ref" href="#276nmi" title='nmi' data-ref="276nmi">nmi</a></span>, <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>)) {</td></tr>
<tr><th id="1308">1308</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#75" title='NumReSchedDowns' data-ref="NumReSchedDowns">NumReSchedDowns</a>;</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1310">1310</th><td>  }</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>  <i>// If we commuted, regB may have changed so we should re-sample it to avoid</i></td></tr>
<tr><th id="1313">1313</th><td><i>  // confusing the three address conversion below.</i></td></tr>
<tr><th id="1314">1314</th><td>  <b>if</b> (<a class="local col5 ref" href="#285Commuted" title='Commuted' data-ref="285Commuted">Commuted</a>) {</td></tr>
<tr><th id="1315">1315</th><td>    <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a> = <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#277SrcIdx" title='SrcIdx' data-ref="277SrcIdx">SrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1316">1316</th><td>    <a class="local col4 ref" href="#284regBKilled" title='regBKilled' data-ref="284regBKilled">regBKilled</a> = <a class="tu ref" href="#_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-use='c' data-ref="_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a></span>, <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>, <b>true</b>);</td></tr>
<tr><th id="1317">1317</th><td>  }</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>  <b>if</b> (<a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" title='llvm::MachineInstr::isConvertibleTo3Addr' data-ref="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE">isConvertibleTo3Addr</a>()) {</td></tr>
<tr><th id="1320">1320</th><td>    <i>// This instruction is potentially convertible to a true</i></td></tr>
<tr><th id="1321">1321</th><td><i>    // three-address instruction.  Check if it is profitable.</i></td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> (!<a class="local col4 ref" href="#284regBKilled" title='regBKilled' data-ref="284regBKilled">regBKilled</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEjj">isProfitableToConv3Addr</a>(<a class="local col2 ref" href="#282regA" title='regA' data-ref="282regA">regA</a>, <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>)) {</td></tr>
<tr><th id="1323">1323</th><td>      <i>// Try to convert it.</i></td></tr>
<tr><th id="1324">1324</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj" title='(anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjj">convertInstTo3Addr</a>(<span class='refarg'><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a></span>, <span class='refarg'><a class="local col6 ref" href="#276nmi" title='nmi' data-ref="276nmi">nmi</a></span>, <a class="local col2 ref" href="#282regA" title='regA' data-ref="282regA">regA</a>, <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>, <a class="local col9 ref" href="#279Dist" title='Dist' data-ref="279Dist">Dist</a>)) {</td></tr>
<tr><th id="1325">1325</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#72" title='NumConvertedTo3Addr' data-ref="NumConvertedTo3Addr">NumConvertedTo3Addr</a>;</td></tr>
<tr><th id="1326">1326</th><td>        <b>return</b> <b>true</b>; <i>// Done with this instruction.</i></td></tr>
<tr><th id="1327">1327</th><td>      }</td></tr>
<tr><th id="1328">1328</th><td>    }</td></tr>
<tr><th id="1329">1329</th><td>  }</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>  <i>// Return if it is commuted but 3 addr conversion is failed.</i></td></tr>
<tr><th id="1332">1332</th><td>  <b>if</b> (<a class="local col5 ref" href="#285Commuted" title='Commuted' data-ref="285Commuted">Commuted</a>)</td></tr>
<tr><th id="1333">1333</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <i>// If there is one more use of regB later in the same MBB, consider</i></td></tr>
<tr><th id="1336">1336</th><td><i>  // re-schedule it before this MI if it's legal.</i></td></tr>
<tr><th id="1337">1337</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRescheduling" title='EnableRescheduling' data-use='m' data-ref="EnableRescheduling">EnableRescheduling</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j">rescheduleKillAboveMI</a>(<span class='refarg'><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a></span>, <span class='refarg'><a class="local col6 ref" href="#276nmi" title='nmi' data-ref="276nmi">nmi</a></span>, <a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>)) {</td></tr>
<tr><th id="1338">1338</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumReSchedUps' data-ref="NumReSchedUps">NumReSchedUps</a>;</td></tr>
<tr><th id="1339">1339</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1340">1340</th><td>  }</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>  <i>// If this is an instruction with a load folded into it, try unfolding</i></td></tr>
<tr><th id="1343">1343</th><td><i>  // the load, e.g. avoid this:</i></td></tr>
<tr><th id="1344">1344</th><td><i>  //   movq %rdx, %rcx</i></td></tr>
<tr><th id="1345">1345</th><td><i>  //   addq (%rax), %rcx</i></td></tr>
<tr><th id="1346">1346</th><td><i>  // in favor of this:</i></td></tr>
<tr><th id="1347">1347</th><td><i>  //   movq (%rax), %rcx</i></td></tr>
<tr><th id="1348">1348</th><td><i>  //   addq %rdx, %rcx</i></td></tr>
<tr><th id="1349">1349</th><td><i>  // because it's preferable to schedule a load than a register copy.</i></td></tr>
<tr><th id="1350">1350</th><td>  <b>if</b> (<a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col4 ref" href="#284regBKilled" title='regBKilled' data-ref="284regBKilled">regBKilled</a>) {</td></tr>
<tr><th id="1351">1351</th><td>    <i>// Determine if a load can be unfolded.</i></td></tr>
<tr><th id="1352">1352</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="286LoadRegIndex" title='LoadRegIndex' data-type='unsigned int' data-ref="286LoadRegIndex">LoadRegIndex</dfn>;</td></tr>
<tr><th id="1353">1353</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="287NewOpc" title='NewOpc' data-type='unsigned int' data-ref="287NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="1354">1354</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</a>(<a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="1355">1355</th><td>                                      <i>/*UnfoldLoad=*/</i><b>true</b>,</td></tr>
<tr><th id="1356">1356</th><td>                                      <i>/*UnfoldStore=*/</i><b>false</b>,</td></tr>
<tr><th id="1357">1357</th><td>                                      &amp;<a class="local col6 ref" href="#286LoadRegIndex" title='LoadRegIndex' data-ref="286LoadRegIndex">LoadRegIndex</a>);</td></tr>
<tr><th id="1358">1358</th><td>    <b>if</b> (<a class="local col7 ref" href="#287NewOpc" title='NewOpc' data-ref="287NewOpc">NewOpc</a> != <var>0</var>) {</td></tr>
<tr><th id="1359">1359</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="288UnfoldMCID" title='UnfoldMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="288UnfoldMCID">UnfoldMCID</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#287NewOpc" title='NewOpc' data-ref="287NewOpc">NewOpc</a>);</td></tr>
<tr><th id="1360">1360</th><td>      <b>if</b> (<a class="local col8 ref" href="#288UnfoldMCID" title='UnfoldMCID' data-ref="288UnfoldMCID">UnfoldMCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() == <var>1</var>) {</td></tr>
<tr><th id="1361">1361</th><td>        <i>// Unfold the load.</i></td></tr>
<tr><th id="1362">1362</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr:   UNFOLDING: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr:   UNFOLDING: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>);</td></tr>
<tr><th id="1363">1363</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="289RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="289RC">RC</dfn> =</td></tr>
<tr><th id="1364">1364</th><td>          <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(</td></tr>
<tr><th id="1365">1365</th><td>            <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col8 ref" href="#288UnfoldMCID" title='UnfoldMCID' data-ref="288UnfoldMCID">UnfoldMCID</a>, <a class="local col6 ref" href="#286LoadRegIndex" title='LoadRegIndex' data-ref="286LoadRegIndex">LoadRegIndex</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>));</td></tr>
<tr><th id="1366">1366</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="290Reg" title='Reg' data-type='unsigned int' data-ref="290Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#289RC" title='RC' data-ref="289RC">RC</a>);</td></tr>
<tr><th id="1367">1367</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="291NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="291NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1368">1368</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a></span>, <a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg">Reg</a>,</td></tr>
<tr><th id="1369">1369</th><td>                                      <i>/*UnfoldLoad=*/</i><b>true</b>,</td></tr>
<tr><th id="1370">1370</th><td>                                      <i>/*UnfoldStore=*/</i><b>false</b>, <span class='refarg'><a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a></span>)) {</td></tr>
<tr><th id="1371">1371</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr: ABANDONING UNFOLD\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr: ABANDONING UNFOLD\n"</q>);</td></tr>
<tr><th id="1372">1372</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1373">1373</th><td>        }</td></tr>
<tr><th id="1374">1374</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMIs.size() == 2 &amp;&amp; &quot;Unfolded a load into multiple instructions!&quot;) ? void (0) : __assert_fail (&quot;NewMIs.size() == 2 &amp;&amp; \&quot;Unfolded a load into multiple instructions!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1375, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="1375">1375</th><td>               <q>"Unfolded a load into multiple instructions!"</q>);</td></tr>
<tr><th id="1376">1376</th><td>        <i>// The load was previously folded, so this is the only use.</i></td></tr>
<tr><th id="1377">1377</th><td>        <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>);</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>        <i>// Tentatively insert the instructions into the block so that they</i></td></tr>
<tr><th id="1380">1380</th><td><i>        // look "normal" to the transformation logic.</i></td></tr>
<tr><th id="1381">1381</th><td>        <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a>, <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1382">1382</th><td>        <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a>, <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr:    NEW LOAD: &quot; &lt;&lt; *NewMIs[0] &lt;&lt; &quot;2addr:    NEW INST: &quot; &lt;&lt; *NewMIs[1]; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr:    NEW LOAD: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a>[<var>0</var>]</td></tr>
<tr><th id="1385">1385</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr:    NEW INST: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a>[<var>1</var>]);</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>        <i>// Transform the instruction, now that it no longer has a load.</i></td></tr>
<tr><th id="1388">1388</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="292NewDstIdx" title='NewDstIdx' data-type='unsigned int' data-ref="292NewDstIdx">NewDstIdx</dfn> = <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col2 ref" href="#282regA" title='regA' data-ref="282regA">regA</a>);</td></tr>
<tr><th id="1389">1389</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="293NewSrcIdx" title='NewSrcIdx' data-type='unsigned int' data-ref="293NewSrcIdx">NewSrcIdx</dfn> = <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col3 ref" href="#283regB" title='regB' data-ref="283regB">regB</a>);</td></tr>
<tr><th id="1390">1390</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="294NewMI" title='NewMI' data-type='MachineBasicBlock::iterator' data-ref="294NewMI">NewMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1391">1391</th><td>        <em>bool</em> <dfn class="local col5 decl" id="295TransformResult" title='TransformResult' data-type='bool' data-ref="295TransformResult">TransformResult</dfn> =</td></tr>
<tr><th id="1392">1392</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</a>(<span class='refarg'><a class="local col4 ref" href="#294NewMI" title='NewMI' data-ref="294NewMI">NewMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a></span>, <a class="local col3 ref" href="#293NewSrcIdx" title='NewSrcIdx' data-ref="293NewSrcIdx">NewSrcIdx</a>, <a class="local col2 ref" href="#292NewDstIdx" title='NewDstIdx' data-ref="292NewDstIdx">NewDstIdx</a>, <a class="local col9 ref" href="#279Dist" title='Dist' data-ref="279Dist">Dist</a>, <b>true</b>);</td></tr>
<tr><th id="1393">1393</th><td>        (<em>void</em>)<a class="local col5 ref" href="#295TransformResult" title='TransformResult' data-ref="295TransformResult">TransformResult</a>;</td></tr>
<tr><th id="1394">1394</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TransformResult &amp;&amp; &quot;tryInstructionTransform() should return false.&quot;) ? void (0) : __assert_fail (&quot;!TransformResult &amp;&amp; \&quot;tryInstructionTransform() should return false.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#295TransformResult" title='TransformResult' data-ref="295TransformResult">TransformResult</a> &amp;&amp;</td></tr>
<tr><th id="1395">1395</th><td>               <q>"tryInstructionTransform() should return false."</q>);</td></tr>
<tr><th id="1396">1396</th><td>        <b>if</b> (<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#293NewSrcIdx" title='NewSrcIdx' data-ref="293NewSrcIdx">NewSrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1397">1397</th><td>          <i>// Success, or at least we made an improvement. Keep the unfolded</i></td></tr>
<tr><th id="1398">1398</th><td><i>          // instructions and discard the original.</i></td></tr>
<tr><th id="1399">1399</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>) {</td></tr>
<tr><th id="1400">1400</th><td>            <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="296i" title='i' data-type='unsigned int' data-ref="296i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="297e" title='e' data-type='unsigned int' data-ref="297e">e</dfn> = <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a> != <a class="local col7 ref" href="#297e" title='e' data-ref="297e">e</a>; ++<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>) {</td></tr>
<tr><th id="1401">1401</th><td>              <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="298MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="298MO">MO</dfn> = <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>);</td></tr>
<tr><th id="1402">1402</th><td>              <b>if</b> (<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1403">1403</th><td>                  <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1404">1404</th><td>                <b>if</b> (<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1405">1405</th><td>                  <b>if</b> (<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1406">1406</th><td>                    <b>if</b> (<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1407">1407</th><td>                      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>);</td></tr>
<tr><th id="1408">1408</th><td>                    <b>else</b> {</td></tr>
<tr><th id="1409">1409</th><td>                      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMIs[1]-&gt;killsRegister(MO.getReg()) &amp;&amp; &quot;Kill missing after load unfold!&quot;) ? void (0) : __assert_fail (&quot;NewMIs[1]-&gt;killsRegister(MO.getReg()) &amp;&amp; \&quot;Kill missing after load unfold!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1410, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a>[<var>1</var>]-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1410">1410</th><td>                             <q>"Kill missing after load unfold!"</q>);</td></tr>
<tr><th id="1411">1411</th><td>                      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="1412">1412</th><td>                    }</td></tr>
<tr><th id="1413">1413</th><td>                  }</td></tr>
<tr><th id="1414">1414</th><td>                } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables25removeVirtualRegisterDeadEjRNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables25removeVirtualRegisterDeadEjRNS_12MachineInstrE">removeVirtualRegisterDead</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a></span>)) {</td></tr>
<tr><th id="1415">1415</th><td>                  <b>if</b> (<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1416">1416</th><td>                    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb">addVirtualRegisterDead</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'>*<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="1417">1417</th><td>                  <b>else</b> {</td></tr>
<tr><th id="1418">1418</th><td>                    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMIs[0]-&gt;registerDefIsDead(MO.getReg()) &amp;&amp; &quot;Dead flag missing after load unfold!&quot;) ? void (0) : __assert_fail (&quot;NewMIs[0]-&gt;registerDefIsDead(MO.getReg()) &amp;&amp; \&quot;Dead flag missing after load unfold!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1419, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a>[<var>0</var>]-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1419">1419</th><td>                           <q>"Dead flag missing after load unfold!"</q>);</td></tr>
<tr><th id="1420">1420</th><td>                    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb">addVirtualRegisterDead</a>(<a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'>*<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>);</td></tr>
<tr><th id="1421">1421</th><td>                  }</td></tr>
<tr><th id="1422">1422</th><td>                }</td></tr>
<tr><th id="1423">1423</th><td>              }</td></tr>
<tr><th id="1424">1424</th><td>            }</td></tr>
<tr><th id="1425">1425</th><td>            <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg">Reg</a>, <span class='refarg'>*<a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="1426">1426</th><td>          }</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>          <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="299OrigRegs" title='OrigRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="299OrigRegs">OrigRegs</dfn>;</td></tr>
<tr><th id="1429">1429</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1430">1430</th><td>            <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="300MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="300MO">MO</dfn> : <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1431">1431</th><td>              <b>if</b> (<a class="local col0 ref" href="#300MO" title='MO' data-ref="300MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1432">1432</th><td>                <a class="local col9 ref" href="#299OrigRegs" title='OrigRegs' data-ref="299OrigRegs">OrigRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#300MO" title='MO' data-ref="300MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1433">1433</th><td>            }</td></tr>
<tr><th id="1434">1434</th><td>          }</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>          <a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>          <i>// Update LiveIntervals.</i></td></tr>
<tr><th id="1439">1439</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1440">1440</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="301Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="301Begin">Begin</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1441">1441</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="302End" title='End' data-type='MachineBasicBlock::iterator' data-ref="302End">End</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1442">1442</th><td>            <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefIjEE" title='llvm::LiveIntervals::repairIntervalsInRange' data-ref="_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefIjEE">repairIntervalsInRange</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#301Begin" title='Begin' data-ref="301Begin">Begin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#302End" title='End' data-ref="302End">End</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#299OrigRegs" title='OrigRegs' data-ref="299OrigRegs">OrigRegs</a>);</td></tr>
<tr><th id="1443">1443</th><td>          }</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>          <a class="local col5 ref" href="#275mi" title='mi' data-ref="275mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1446">1446</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1447">1447</th><td>          <i>// Transforming didn't eliminate the tie and didn't lead to an</i></td></tr>
<tr><th id="1448">1448</th><td><i>          // improvement. Clean up the unfolded instructions and keep the</i></td></tr>
<tr><th id="1449">1449</th><td><i>          // original.</i></td></tr>
<tr><th id="1450">1450</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;2addr: ABANDONING UNFOLD\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"2addr: ABANDONING UNFOLD\n"</q>);</td></tr>
<tr><th id="1451">1451</th><td>          <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1452">1452</th><td>          <a class="local col1 ref" href="#291NewMIs" title='NewMIs' data-ref="291NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1453">1453</th><td>        }</td></tr>
<tr><th id="1454">1454</th><td>      }</td></tr>
<tr><th id="1455">1455</th><td>    }</td></tr>
<tr><th id="1456">1456</th><td>  }</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1459">1459</th><td>}</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">// Collect tied operands of MI that need to be handled.</i></td></tr>
<tr><th id="1462">1462</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">// Rewrite trivial cases immediately.</i></td></tr>
<tr><th id="1463">1463</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">// Return true if any tied operands where found, including the trivial ones.</i></td></tr>
<tr><th id="1464">1464</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1465">1465</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" title='(anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands(llvm::MachineInstr * MI, TiedOperandMap &amp; TiedOperands)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">collectTiedOperands</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="303MI" title='MI' data-type='llvm::MachineInstr *' data-ref="303MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap">TiedOperandMap</a> &amp;<dfn class="local col4 decl" id="304TiedOperands" title='TiedOperands' data-type='TiedOperandMap &amp;' data-ref="304TiedOperands">TiedOperands</dfn>) {</td></tr>
<tr><th id="1466">1466</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="305MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="305MCID">MCID</dfn> = <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1467">1467</th><td>  <em>bool</em> <dfn class="local col6 decl" id="306AnyOps" title='AnyOps' data-type='bool' data-ref="306AnyOps">AnyOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="1468">1468</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="307NumOps" title='NumOps' data-type='unsigned int' data-ref="307NumOps">NumOps</dfn> = <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="308SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="308SrcIdx">SrcIdx</dfn> = <var>0</var>; <a class="local col8 ref" href="#308SrcIdx" title='SrcIdx' data-ref="308SrcIdx">SrcIdx</a> &lt; <a class="local col7 ref" href="#307NumOps" title='NumOps' data-ref="307NumOps">NumOps</a>; ++<a class="local col8 ref" href="#308SrcIdx" title='SrcIdx' data-ref="308SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="1471">1471</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="309DstIdx" title='DstIdx' data-type='unsigned int' data-ref="309DstIdx">DstIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="1472">1472</th><td>    <b>if</b> (!<a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col8 ref" href="#308SrcIdx" title='SrcIdx' data-ref="308SrcIdx">SrcIdx</a>, &amp;<a class="local col9 ref" href="#309DstIdx" title='DstIdx' data-ref="309DstIdx">DstIdx</a>))</td></tr>
<tr><th id="1473">1473</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1474">1474</th><td>    <a class="local col6 ref" href="#306AnyOps" title='AnyOps' data-ref="306AnyOps">AnyOps</a> = <b>true</b>;</td></tr>
<tr><th id="1475">1475</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="310SrcMO" title='SrcMO' data-type='llvm::MachineOperand &amp;' data-ref="310SrcMO">SrcMO</dfn> = <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#308SrcIdx" title='SrcIdx' data-ref="308SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="1476">1476</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="311DstMO" title='DstMO' data-type='llvm::MachineOperand &amp;' data-ref="311DstMO">DstMO</dfn> = <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#309DstIdx" title='DstIdx' data-ref="309DstIdx">DstIdx</a>);</td></tr>
<tr><th id="1477">1477</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="312SrcReg" title='SrcReg' data-type='unsigned int' data-ref="312SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#310SrcMO" title='SrcMO' data-ref="310SrcMO">SrcMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1478">1478</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="313DstReg" title='DstReg' data-type='unsigned int' data-ref="313DstReg">DstReg</dfn> = <a class="local col1 ref" href="#311DstMO" title='DstMO' data-ref="311DstMO">DstMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1479">1479</th><td>    <i>// Tied constraint already satisfied?</i></td></tr>
<tr><th id="1480">1480</th><td>    <b>if</b> (<a class="local col2 ref" href="#312SrcReg" title='SrcReg' data-ref="312SrcReg">SrcReg</a> == <a class="local col3 ref" href="#313DstReg" title='DstReg' data-ref="313DstReg">DstReg</a>)</td></tr>
<tr><th id="1481">1481</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcReg &amp;&amp; SrcMO.isUse() &amp;&amp; &quot;two address instruction invalid&quot;) ? void (0) : __assert_fail (&quot;SrcReg &amp;&amp; SrcMO.isUse() &amp;&amp; \&quot;two address instruction invalid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#312SrcReg" title='SrcReg' data-ref="312SrcReg">SrcReg</a> &amp;&amp; <a class="local col0 ref" href="#310SrcMO" title='SrcMO' data-ref="310SrcMO">SrcMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <q>"two address instruction invalid"</q>);</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>    <i>// Deal with undef uses immediately - simply rewrite the src operand.</i></td></tr>
<tr><th id="1486">1486</th><td>    <b>if</b> (<a class="local col0 ref" href="#310SrcMO" title='SrcMO' data-ref="310SrcMO">SrcMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="local col1 ref" href="#311DstMO" title='DstMO' data-ref="311DstMO">DstMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="1487">1487</th><td>      <i>// Constrain the DstReg register class if required.</i></td></tr>
<tr><th id="1488">1488</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#313DstReg" title='DstReg' data-ref="313DstReg">DstReg</a>))</td></tr>
<tr><th id="1489">1489</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="314RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="314RC"><a class="local col4 ref" href="#314RC" title='RC' data-ref="314RC">RC</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#305MCID" title='MCID' data-ref="305MCID">MCID</a>, <a class="local col8 ref" href="#308SrcIdx" title='SrcIdx' data-ref="308SrcIdx">SrcIdx</a>,</td></tr>
<tr><th id="1490">1490</th><td>                                                             <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>))</td></tr>
<tr><th id="1491">1491</th><td>          <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col3 ref" href="#313DstReg" title='DstReg' data-ref="313DstReg">DstReg</a>, <a class="local col4 ref" href="#314RC" title='RC' data-ref="314RC">RC</a>);</td></tr>
<tr><th id="1492">1492</th><td>      <a class="local col0 ref" href="#310SrcMO" title='SrcMO' data-ref="310SrcMO">SrcMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#313DstReg" title='DstReg' data-ref="313DstReg">DstReg</a>);</td></tr>
<tr><th id="1493">1493</th><td>      <a class="local col0 ref" href="#310SrcMO" title='SrcMO' data-ref="310SrcMO">SrcMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1494">1494</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;\t\trewrite undef:\t&quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\trewrite undef:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>);</td></tr>
<tr><th id="1495">1495</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1496">1496</th><td>    }</td></tr>
<tr><th id="1497">1497</th><td>    <a class="local col4 ref" href="#304TiedOperands" title='TiedOperands' data-ref="304TiedOperands">TiedOperands</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#312SrcReg" title='SrcReg' data-ref="312SrcReg">SrcReg</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#308SrcIdx" title='SrcIdx' data-ref="308SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="local col9 ref" href="#309DstIdx" title='DstIdx' data-ref="309DstIdx">DstIdx</a></span>));</td></tr>
<tr><th id="1498">1498</th><td>  }</td></tr>
<tr><th id="1499">1499</th><td>  <b>return</b> <a class="local col6 ref" href="#306AnyOps" title='AnyOps' data-ref="306AnyOps">AnyOps</a>;</td></tr>
<tr><th id="1500">1500</th><td>}</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">// Process a list of tied MI operands that all use the same source register.</i></td></tr>
<tr><th id="1503">1503</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">// The tied pairs are of the form (SrcIdx, DstIdx).</i></td></tr>
<tr><th id="1504">1504</th><td><em>void</em></td></tr>
<tr><th id="1505">1505</th><td><a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" title='(anonymous namespace)::TwoAddressInstructionPass::processTiedPairs' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processTiedPairs(llvm::MachineInstr * MI, TiedPairList &amp; TiedPairs, unsigned int &amp; Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">processTiedPairs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="315MI" title='MI' data-type='llvm::MachineInstr *' data-ref="315MI">MI</dfn>,</td></tr>
<tr><th id="1506">1506</th><td>                                            <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList">TiedPairList</a> &amp;<dfn class="local col6 decl" id="316TiedPairs" title='TiedPairs' data-type='TiedPairList &amp;' data-ref="316TiedPairs">TiedPairs</dfn>,</td></tr>
<tr><th id="1507">1507</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col7 decl" id="317Dist" title='Dist' data-type='unsigned int &amp;' data-ref="317Dist">Dist</dfn>) {</td></tr>
<tr><th id="1508">1508</th><td>  <em>bool</em> <dfn class="local col8 decl" id="318IsEarlyClobber" title='IsEarlyClobber' data-type='bool' data-ref="318IsEarlyClobber">IsEarlyClobber</dfn> = <b>false</b>;</td></tr>
<tr><th id="1509">1509</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="319tpi" title='tpi' data-type='unsigned int' data-ref="319tpi">tpi</dfn> = <var>0</var>, <dfn class="local col0 decl" id="320tpe" title='tpe' data-type='unsigned int' data-ref="320tpe">tpe</dfn> = <a class="local col6 ref" href="#316TiedPairs" title='TiedPairs' data-ref="316TiedPairs">TiedPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#319tpi" title='tpi' data-ref="319tpi">tpi</a> != <a class="local col0 ref" href="#320tpe" title='tpe' data-ref="320tpe">tpe</a>; ++<a class="local col9 ref" href="#319tpi" title='tpi' data-ref="319tpi">tpi</a>) {</td></tr>
<tr><th id="1510">1510</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="321DstMO" title='DstMO' data-type='const llvm::MachineOperand &amp;' data-ref="321DstMO">DstMO</dfn> = <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#316TiedPairs" title='TiedPairs' data-ref="316TiedPairs">TiedPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#319tpi" title='tpi' data-ref="319tpi">tpi</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1511">1511</th><td>    <a class="local col8 ref" href="#318IsEarlyClobber" title='IsEarlyClobber' data-ref="318IsEarlyClobber">IsEarlyClobber</a> |= <a class="local col1 ref" href="#321DstMO" title='DstMO' data-ref="321DstMO">DstMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>();</td></tr>
<tr><th id="1512">1512</th><td>  }</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <em>bool</em> <dfn class="local col2 decl" id="322RemovedKillFlag" title='RemovedKillFlag' data-type='bool' data-ref="322RemovedKillFlag">RemovedKillFlag</dfn> = <b>false</b>;</td></tr>
<tr><th id="1515">1515</th><td>  <em>bool</em> <dfn class="local col3 decl" id="323AllUsesCopied" title='AllUsesCopied' data-type='bool' data-ref="323AllUsesCopied">AllUsesCopied</dfn> = <b>true</b>;</td></tr>
<tr><th id="1516">1516</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="324LastCopiedReg" title='LastCopiedReg' data-type='unsigned int' data-ref="324LastCopiedReg">LastCopiedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1517">1517</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col5 decl" id="325LastCopyIdx" title='LastCopyIdx' data-type='llvm::SlotIndex' data-ref="325LastCopyIdx">LastCopyIdx</dfn>;</td></tr>
<tr><th id="1518">1518</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="326RegB" title='RegB' data-type='unsigned int' data-ref="326RegB">RegB</dfn> = <var>0</var>;</td></tr>
<tr><th id="1519">1519</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="327SubRegB" title='SubRegB' data-type='unsigned int' data-ref="327SubRegB">SubRegB</dfn> = <var>0</var>;</td></tr>
<tr><th id="1520">1520</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="328tpi" title='tpi' data-type='unsigned int' data-ref="328tpi">tpi</dfn> = <var>0</var>, <dfn class="local col9 decl" id="329tpe" title='tpe' data-type='unsigned int' data-ref="329tpe">tpe</dfn> = <a class="local col6 ref" href="#316TiedPairs" title='TiedPairs' data-ref="316TiedPairs">TiedPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#328tpi" title='tpi' data-ref="328tpi">tpi</a> != <a class="local col9 ref" href="#329tpe" title='tpe' data-ref="329tpe">tpe</a>; ++<a class="local col8 ref" href="#328tpi" title='tpi' data-ref="328tpi">tpi</a>) {</td></tr>
<tr><th id="1521">1521</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="330SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="330SrcIdx">SrcIdx</dfn> = <a class="local col6 ref" href="#316TiedPairs" title='TiedPairs' data-ref="316TiedPairs">TiedPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#328tpi" title='tpi' data-ref="328tpi">tpi</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1522">1522</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="331DstIdx" title='DstIdx' data-type='unsigned int' data-ref="331DstIdx">DstIdx</dfn> = <a class="local col6 ref" href="#316TiedPairs" title='TiedPairs' data-ref="316TiedPairs">TiedPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#328tpi" title='tpi' data-ref="328tpi">tpi</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="332DstMO" title='DstMO' data-type='const llvm::MachineOperand &amp;' data-ref="332DstMO">DstMO</dfn> = <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#331DstIdx" title='DstIdx' data-ref="331DstIdx">DstIdx</a>);</td></tr>
<tr><th id="1525">1525</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="333RegA" title='RegA' data-type='unsigned int' data-ref="333RegA">RegA</dfn> = <a class="local col2 ref" href="#332DstMO" title='DstMO' data-ref="332DstMO">DstMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>    <i>// Grab RegB from the instruction because it may have changed if the</i></td></tr>
<tr><th id="1528">1528</th><td><i>    // instruction was commuted.</i></td></tr>
<tr><th id="1529">1529</th><td>    <a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a> = <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#330SrcIdx" title='SrcIdx' data-ref="330SrcIdx">SrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1530">1530</th><td>    <a class="local col7 ref" href="#327SubRegB" title='SubRegB' data-ref="327SubRegB">SubRegB</a> = <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#330SrcIdx" title='SrcIdx' data-ref="330SrcIdx">SrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>    <b>if</b> (<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a> == <a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>) {</td></tr>
<tr><th id="1533">1533</th><td>      <i>// The register is tied to multiple destinations (or else we would</i></td></tr>
<tr><th id="1534">1534</th><td><i>      // not have continued this far), but this use of the register</i></td></tr>
<tr><th id="1535">1535</th><td><i>      // already matches the tied destination.  Leave it.</i></td></tr>
<tr><th id="1536">1536</th><td>      <a class="local col3 ref" href="#323AllUsesCopied" title='AllUsesCopied' data-ref="323AllUsesCopied">AllUsesCopied</a> = <b>false</b>;</td></tr>
<tr><th id="1537">1537</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1538">1538</th><td>    }</td></tr>
<tr><th id="1539">1539</th><td>    <a class="local col4 ref" href="#324LastCopiedReg" title='LastCopiedReg' data-ref="324LastCopiedReg">LastCopiedReg</a> = <a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>;</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(RegB) &amp;&amp; &quot;cannot make instruction into two-address form&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(RegB) &amp;&amp; \&quot;cannot make instruction into two-address form\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1542, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>) &amp;&amp;</td></tr>
<tr><th id="1542">1542</th><td>           <q>"cannot make instruction into two-address form"</q>);</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td><u>#<span data-ppcond="1544">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1545">1545</th><td>    <i>// First, verify that we don't have a use of "a" in the instruction</i></td></tr>
<tr><th id="1546">1546</th><td><i>    // (a = b + a for example) because our transformation will not</i></td></tr>
<tr><th id="1547">1547</th><td><i>    // work. This should never occur because we are in SSA form.</i></td></tr>
<tr><th id="1548">1548</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="334i" title='i' data-type='unsigned int' data-ref="334i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#334i" title='i' data-ref="334i">i</a> != <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col4 ref" href="#334i" title='i' data-ref="334i">i</a>)</td></tr>
<tr><th id="1549">1549</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i == DstIdx || !MI-&gt;getOperand(i).isReg() || MI-&gt;getOperand(i).getReg() != RegA) ? void (0) : __assert_fail (&quot;i == DstIdx || !MI-&gt;getOperand(i).isReg() || MI-&gt;getOperand(i).getReg() != RegA&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1551, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#334i" title='i' data-ref="334i">i</a> == <a class="local col1 ref" href="#331DstIdx" title='DstIdx' data-ref="331DstIdx">DstIdx</a> ||</td></tr>
<tr><th id="1550">1550</th><td>             !<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#334i" title='i' data-ref="334i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="1551">1551</th><td>             <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#334i" title='i' data-ref="334i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>);</td></tr>
<tr><th id="1552">1552</th><td><u>#<span data-ppcond="1544">endif</span></u></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>    <i>// Emit a copy.</i></td></tr>
<tr><th id="1555">1555</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="335MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="335MIB">MIB</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>, <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1556">1556</th><td>                                      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>);</td></tr>
<tr><th id="1557">1557</th><td>    <i>// If this operand is folding a truncation, the truncation now moves to the</i></td></tr>
<tr><th id="1558">1558</th><td><i>    // copy so that the register classes remain valid for the operands.</i></td></tr>
<tr><th id="1559">1559</th><td>    <a class="local col5 ref" href="#335MIB" title='MIB' data-ref="335MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>, <var>0</var>, <a class="local col7 ref" href="#327SubRegB" title='SubRegB' data-ref="327SubRegB">SubRegB</a>);</td></tr>
<tr><th id="1560">1560</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="336RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="336RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>);</td></tr>
<tr><th id="1561">1561</th><td>    <b>if</b> (<a class="local col7 ref" href="#327SubRegB" title='SubRegB' data-ref="327SubRegB">SubRegB</a>) {</td></tr>
<tr><th id="1562">1562</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>)) {</td></tr>
<tr><th id="1563">1563</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;getMatchingSuperRegClass(RC, MRI-&gt;getRegClass(RegA), SubRegB) &amp;&amp; &quot;tied subregister must be a truncation&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;getMatchingSuperRegClass(RC, MRI-&gt;getRegClass(RegA), SubRegB) &amp;&amp; \&quot;tied subregister must be a truncation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1565, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col6 ref" href="#336RC" title='RC' data-ref="336RC">RC</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>),</td></tr>
<tr><th id="1564">1564</th><td>                                             <a class="local col7 ref" href="#327SubRegB" title='SubRegB' data-ref="327SubRegB">SubRegB</a>) &amp;&amp;</td></tr>
<tr><th id="1565">1565</th><td>               <q>"tied subregister must be a truncation"</q>);</td></tr>
<tr><th id="1566">1566</th><td>        <i>// The superreg class will not be used to constrain the subreg class.</i></td></tr>
<tr><th id="1567">1567</th><td>        <a class="local col6 ref" href="#336RC" title='RC' data-ref="336RC">RC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1568">1568</th><td>      }</td></tr>
<tr><th id="1569">1569</th><td>      <b>else</b> {</td></tr>
<tr><th id="1570">1570</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;getMatchingSuperReg(RegA, SubRegB, MRI-&gt;getRegClass(RegB)) &amp;&amp; &quot;tied subregister must be a truncation&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;getMatchingSuperReg(RegA, SubRegB, MRI-&gt;getRegClass(RegB)) &amp;&amp; \&quot;tied subregister must be a truncation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1571, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>, <a class="local col7 ref" href="#327SubRegB" title='SubRegB' data-ref="327SubRegB">SubRegB</a>, <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>))</td></tr>
<tr><th id="1571">1571</th><td>               &amp;&amp; <q>"tied subregister must be a truncation"</q>);</td></tr>
<tr><th id="1572">1572</th><td>      }</td></tr>
<tr><th id="1573">1573</th><td>    }</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td>    <i>// Update DistanceMap.</i></td></tr>
<tr><th id="1576">1576</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="337PrevMI" title='PrevMI' data-type='MachineBasicBlock::iterator' data-ref="337PrevMI">PrevMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>;</td></tr>
<tr><th id="1577">1577</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#337PrevMI" title='PrevMI' data-ref="337PrevMI">PrevMI</a>;</td></tr>
<tr><th id="1578">1578</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#337PrevMI" title='PrevMI' data-ref="337PrevMI">PrevMI</a>, <span class='refarg'><a class="local col7 ref" href="#317Dist" title='Dist' data-ref="317Dist">Dist</a></span>));</td></tr>
<tr><th id="1579">1579</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>]</a> = ++<a class="local col7 ref" href="#317Dist" title='Dist' data-ref="317Dist">Dist</a>;</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1582">1582</th><td>      <a class="local col5 ref" href="#325LastCopyIdx" title='LastCopyIdx' data-ref="325LastCopyIdx">LastCopyIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#337PrevMI" title='PrevMI' data-ref="337PrevMI">PrevMI</a></span>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>)) {</td></tr>
<tr><th id="1585">1585</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="338LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="338LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>);</td></tr>
<tr><th id="1586">1586</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="339VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="339VNI">VNI</dfn> = <a class="local col8 ref" href="#338LI" title='LI' data-ref="338LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::getNextValue' data-ref="_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">getNextValue</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#325LastCopyIdx" title='LastCopyIdx' data-ref="325LastCopyIdx">LastCopyIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1587">1587</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="340endIdx" title='endIdx' data-type='llvm::SlotIndex' data-ref="340endIdx">endIdx</dfn> =</td></tr>
<tr><th id="1588">1588</th><td>            <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<a class="local col8 ref" href="#318IsEarlyClobber" title='IsEarlyClobber' data-ref="318IsEarlyClobber">IsEarlyClobber</a>);</td></tr>
<tr><th id="1589">1589</th><td>        <a class="local col8 ref" href="#338LI" title='LI' data-ref="338LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#325LastCopyIdx" title='LastCopyIdx' data-ref="325LastCopyIdx">LastCopyIdx</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#340endIdx" title='endIdx' data-ref="340endIdx">endIdx</a>, <a class="local col9 ref" href="#339VNI" title='VNI' data-ref="339VNI">VNI</a>));</td></tr>
<tr><th id="1590">1590</th><td>      }</td></tr>
<tr><th id="1591">1591</th><td>    }</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;\t\tprepend:\t&quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tprepend:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#335MIB" title='MIB' data-ref="335MIB">MIB</a>);</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="341MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="341MO">MO</dfn> = <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#330SrcIdx" title='SrcIdx' data-ref="330SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="1596">1596</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; MO.getReg() == RegB &amp;&amp; MO.isUse() &amp;&amp; &quot;inconsistent operand info for 2-reg pass&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; MO.getReg() == RegB &amp;&amp; MO.isUse() &amp;&amp; \&quot;inconsistent operand info for 2-reg pass\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1597, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a> &amp;&amp; <a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp;</td></tr>
<tr><th id="1597">1597</th><td>           <q>"inconsistent operand info for 2-reg pass"</q>);</td></tr>
<tr><th id="1598">1598</th><td>    <b>if</b> (<a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1599">1599</th><td>      <a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1600">1600</th><td>      <a class="local col2 ref" href="#322RemovedKillFlag" title='RemovedKillFlag' data-ref="322RemovedKillFlag">RemovedKillFlag</a> = <b>true</b>;</td></tr>
<tr><th id="1601">1601</th><td>    }</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td>    <i>// Make sure regA is a legal regclass for the SrcIdx operand.</i></td></tr>
<tr><th id="1604">1604</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>) &amp;&amp;</td></tr>
<tr><th id="1605">1605</th><td>        <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>))</td></tr>
<tr><th id="1606">1606</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>, <a class="local col6 ref" href="#336RC" title='RC' data-ref="336RC">RC</a>);</td></tr>
<tr><th id="1607">1607</th><td>    <a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>);</td></tr>
<tr><th id="1608">1608</th><td>    <i>// The getMatchingSuper asserts guarantee that the register class projected</i></td></tr>
<tr><th id="1609">1609</th><td><i>    // by SubRegB is compatible with RegA with no subregister. So regardless of</i></td></tr>
<tr><th id="1610">1610</th><td><i>    // whether the dest oper writes a subreg, the source oper should not.</i></td></tr>
<tr><th id="1611">1611</th><td>    <a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>    <i>// Propagate SrcRegMap.</i></td></tr>
<tr><th id="1614">1614</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#333RegA" title='RegA' data-ref="333RegA">RegA</a>]</a> = <a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>;</td></tr>
<tr><th id="1615">1615</th><td>  }</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <b>if</b> (<a class="local col3 ref" href="#323AllUsesCopied" title='AllUsesCopied' data-ref="323AllUsesCopied">AllUsesCopied</a>) {</td></tr>
<tr><th id="1618">1618</th><td>    <em>bool</em> <dfn class="local col2 decl" id="342ReplacedAllUntiedUses" title='ReplacedAllUntiedUses' data-type='bool' data-ref="342ReplacedAllUntiedUses">ReplacedAllUntiedUses</dfn> = <b>true</b>;</td></tr>
<tr><th id="1619">1619</th><td>    <b>if</b> (!<a class="local col8 ref" href="#318IsEarlyClobber" title='IsEarlyClobber' data-ref="318IsEarlyClobber">IsEarlyClobber</a>) {</td></tr>
<tr><th id="1620">1620</th><td>      <i>// Replace other (un-tied) uses of regB with LastCopiedReg.</i></td></tr>
<tr><th id="1621">1621</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="343MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="343MO">MO</dfn> : <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1622">1622</th><td>        <b>if</b> (<a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a> &amp;&amp; <a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1623">1623</th><td>          <b>if</b> (<a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col7 ref" href="#327SubRegB" title='SubRegB' data-ref="327SubRegB">SubRegB</a>) {</td></tr>
<tr><th id="1624">1624</th><td>            <b>if</b> (<a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1625">1625</th><td>              <a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1626">1626</th><td>              <a class="local col2 ref" href="#322RemovedKillFlag" title='RemovedKillFlag' data-ref="322RemovedKillFlag">RemovedKillFlag</a> = <b>true</b>;</td></tr>
<tr><th id="1627">1627</th><td>            }</td></tr>
<tr><th id="1628">1628</th><td>            <a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#324LastCopiedReg" title='LastCopiedReg' data-ref="324LastCopiedReg">LastCopiedReg</a>);</td></tr>
<tr><th id="1629">1629</th><td>            <a class="local col3 ref" href="#343MO" title='MO' data-ref="343MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1630">1630</th><td>          } <b>else</b> {</td></tr>
<tr><th id="1631">1631</th><td>            <a class="local col2 ref" href="#342ReplacedAllUntiedUses" title='ReplacedAllUntiedUses' data-ref="342ReplacedAllUntiedUses">ReplacedAllUntiedUses</a> = <b>false</b>;</td></tr>
<tr><th id="1632">1632</th><td>          }</td></tr>
<tr><th id="1633">1633</th><td>        }</td></tr>
<tr><th id="1634">1634</th><td>      }</td></tr>
<tr><th id="1635">1635</th><td>    }</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td>    <i>// Update live variables for regB.</i></td></tr>
<tr><th id="1638">1638</th><td>    <b>if</b> (<a class="local col2 ref" href="#322RemovedKillFlag" title='RemovedKillFlag' data-ref="322RemovedKillFlag">RemovedKillFlag</a> &amp;&amp; <a class="local col2 ref" href="#342ReplacedAllUntiedUses" title='ReplacedAllUntiedUses' data-ref="342ReplacedAllUntiedUses">ReplacedAllUntiedUses</a> &amp;&amp;</td></tr>
<tr><th id="1639">1639</th><td>        <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'>*<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a></span>)) {</td></tr>
<tr><th id="1640">1640</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="344PrevMI" title='PrevMI' data-type='MachineBasicBlock::iterator' data-ref="344PrevMI">PrevMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>;</td></tr>
<tr><th id="1641">1641</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#344PrevMI" title='PrevMI' data-ref="344PrevMI">PrevMI</a>;</td></tr>
<tr><th id="1642">1642</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>, <span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#344PrevMI" title='PrevMI' data-ref="344PrevMI">PrevMI</a></span>);</td></tr>
<tr><th id="1643">1643</th><td>    }</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>    <i>// Update LiveIntervals.</i></td></tr>
<tr><th id="1646">1646</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1647">1647</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="345LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="345LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a>);</td></tr>
<tr><th id="1648">1648</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="346MIIdx" title='MIIdx' data-type='llvm::SlotIndex' data-ref="346MIIdx">MIIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>);</td></tr>
<tr><th id="1649">1649</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="347I" title='I' data-type='LiveInterval::const_iterator' data-ref="347I">I</dfn> = <a class="local col5 ref" href="#345LI" title='LI' data-ref="345LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#346MIIdx" title='MIIdx' data-ref="346MIIdx">MIIdx</a>);</td></tr>
<tr><th id="1650">1650</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != LI.end() &amp;&amp; &quot;RegB must be live-in to use.&quot;) ? void (0) : __assert_fail (&quot;I != LI.end() &amp;&amp; \&quot;RegB must be live-in to use.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1650, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#347I" title='I' data-ref="347I">I</a> != <a class="local col5 ref" href="#345LI" title='LI' data-ref="345LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <q>"RegB must be live-in to use."</q>);</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="348UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="348UseIdx">UseIdx</dfn> = <a class="local col6 ref" href="#346MIIdx" title='MIIdx' data-ref="346MIIdx">MIIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<a class="local col8 ref" href="#318IsEarlyClobber" title='IsEarlyClobber' data-ref="318IsEarlyClobber">IsEarlyClobber</a>);</td></tr>
<tr><th id="1653">1653</th><td>      <b>if</b> (<a class="local col7 ref" href="#347I" title='I' data-ref="347I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#348UseIdx" title='UseIdx' data-ref="348UseIdx">UseIdx</a>)</td></tr>
<tr><th id="1654">1654</th><td>        <a class="local col5 ref" href="#345LI" title='LI' data-ref="345LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b" title='llvm::LiveRange::removeSegment' data-ref="_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b">removeSegment</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#325LastCopyIdx" title='LastCopyIdx' data-ref="325LastCopyIdx">LastCopyIdx</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#348UseIdx" title='UseIdx' data-ref="348UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1655">1655</th><td>    }</td></tr>
<tr><th id="1656">1656</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#322RemovedKillFlag" title='RemovedKillFlag' data-ref="322RemovedKillFlag">RemovedKillFlag</a>) {</td></tr>
<tr><th id="1657">1657</th><td>    <i>// Some tied uses of regB matched their destination registers, so</i></td></tr>
<tr><th id="1658">1658</th><td><i>    // regB is still used in this instruction, but a kill flag was</i></td></tr>
<tr><th id="1659">1659</th><td><i>    // removed from a different tied use of regB, so now we need to add</i></td></tr>
<tr><th id="1660">1660</th><td><i>    // a kill flag to one of the remaining uses of regB.</i></td></tr>
<tr><th id="1661">1661</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="349MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="349MO">MO</dfn> : <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1662">1662</th><td>      <b>if</b> (<a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#326RegB" title='RegB' data-ref="326RegB">RegB</a> &amp;&amp; <a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1663">1663</th><td>        <a class="local col9 ref" href="#349MO" title='MO' data-ref="349MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1664">1664</th><td>        <b>break</b>;</td></tr>
<tr><th id="1665">1665</th><td>      }</td></tr>
<tr><th id="1666">1666</th><td>    }</td></tr>
<tr><th id="1667">1667</th><td>  }</td></tr>
<tr><th id="1668">1668</th><td>}</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Reduce two-address instructions to two operands.</i></td></tr>
<tr><th id="1671">1671</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction(llvm::MachineFunction &amp; Func)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="350Func" title='Func' data-type='llvm::MachineFunction &amp;' data-ref="350Func">Func</dfn>) {</td></tr>
<tr><th id="1672">1672</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a> = &amp;<a class="local col0 ref" href="#350Func" title='Func' data-ref="350Func">Func</a>;</td></tr>
<tr><th id="1673">1673</th><td>  <em>const</em> <a class="type" href="../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col1 decl" id="351TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="351TM">TM</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="1674">1674</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1675">1675</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1676">1676</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1677">1677</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins">InstrItins</a> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="1678">1678</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a> = <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="1679">1679</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a> = <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="1680">1680</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col2 decl" id="352AAPass" title='AAPass' data-type='llvm::AAResultsWrapperPass *' data-ref="352AAPass"><a class="local col2 ref" href="#352AAPass" title='AAPass' data-ref="352AAPass">AAPass</a></dfn> = <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;())</td></tr>
<tr><th id="1681">1681</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA">AA</a> = &amp;<a class="local col2 ref" href="#352AAPass" title='AAPass' data-ref="352AAPass">AAPass</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="1682">1682</th><td>  <b>else</b></td></tr>
<tr><th id="1683">1683</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA">AA</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1684">1684</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel">OptLevel</a> = <a class="local col1 ref" href="#351TM" title='TM' data-ref="351TM">TM</a>.<a class="ref" href="../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>();</td></tr>
<tr><th id="1685">1685</th><td>  <i>// Disable optimizations if requested. We cannot skip the whole pass as some</i></td></tr>
<tr><th id="1686">1686</th><td><i>  // fixups are necessary for correctness.</i></td></tr>
<tr><th id="1687">1687</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col0 ref" href="#350Func" title='Func' data-ref="350Func">Func</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1688">1688</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel">OptLevel</a> = <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>;</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>  <em>bool</em> <dfn class="local col3 decl" id="353MadeChange" title='MadeChange' data-type='bool' data-ref="353MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;********** REWRITING TWO-ADDR INSTRS **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** REWRITING TWO-ADDR INSTRS **********\n"</q>);</td></tr>
<tr><th id="1693">1693</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF-&gt;getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <i>// This pass takes the function out of SSA form.</i></td></tr>
<tr><th id="1696">1696</th><td>  <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo8leaveSSAEv" title='llvm::MachineRegisterInfo::leaveSSA' data-ref="_ZN4llvm19MachineRegisterInfo8leaveSSAEv">leaveSSA</a>();</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap">TiedOperandMap</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col4 decl" id="354TiedOperands" title='TiedOperands' data-type='TiedOperandMap' data-ref="354TiedOperands">TiedOperands</dfn>;</td></tr>
<tr><th id="1699">1699</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col5 decl" id="355MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="355MBBI">MBBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="356MBBE" title='MBBE' data-type='MachineFunction::iterator' data-ref="356MBBE">MBBE</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="1700">1700</th><td>       <a class="local col5 ref" href="#355MBBI" title='MBBI' data-ref="355MBBI">MBBI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#356MBBE" title='MBBE' data-ref="356MBBE">MBBE</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#355MBBI" title='MBBI' data-ref="355MBBI">MBBI</a>) {</td></tr>
<tr><th id="1701">1701</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a> = &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#355MBBI" title='MBBI' data-ref="355MBBI">MBBI</a>;</td></tr>
<tr><th id="1702">1702</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="357Dist" title='Dist' data-type='unsigned int' data-ref="357Dist">Dist</dfn> = <var>0</var>;</td></tr>
<tr><th id="1703">1703</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1704">1704</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">SrcRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1705">1705</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">DstRegMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1706">1706</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed">Processed</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1707">1707</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs" title='(anonymous namespace)::TwoAddressInstructionPass::SunkInstrs' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs">SunkInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1708">1708</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="358mi" title='mi' data-type='MachineBasicBlock::iterator' data-ref="358mi">mi</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="359me" title='me' data-type='MachineBasicBlock::iterator' data-ref="359me">me</dfn> = <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1709">1709</th><td>         <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#359me" title='me' data-ref="359me">me</a>; ) {</td></tr>
<tr><th id="1710">1710</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="360nmi" title='nmi' data-type='MachineBasicBlock::iterator' data-ref="360nmi">nmi</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>);</td></tr>
<tr><th id="1711">1711</th><td>      <i>// Don't revisit an instruction previously converted by target. It may</i></td></tr>
<tr><th id="1712">1712</th><td><i>      // contain undef register operands (%noreg), which are not handled.</i></td></tr>
<tr><th id="1713">1713</th><td>      <b>if</b> (<a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs" title='(anonymous namespace)::TwoAddressInstructionPass::SunkInstrs' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SunkInstrs">SunkInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>)) {</td></tr>
<tr><th id="1714">1714</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#360nmi" title='nmi' data-ref="360nmi">nmi</a>;</td></tr>
<tr><th id="1715">1715</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1716">1716</th><td>      }</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>      <i>// Expand REG_SEQUENCE instructions. This will position mi at the first</i></td></tr>
<tr><th id="1719">1719</th><td><i>      // expanded instruction.</i></td></tr>
<tr><th id="1720">1720</th><td>      <b>if</b> (<a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>())</td></tr>
<tr><th id="1721">1721</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">eliminateRegSequence</a>(<span class='refarg'><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a></span>);</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>, <span class='refarg'>++<a class="local col7 ref" href="#357Dist" title='Dist' data-ref="357Dist">Dist</a></span>));</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::processCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">processCopy</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>);</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>      <i>// First scan through all the tied register uses in this instruction</i></td></tr>
<tr><th id="1728">1728</th><td><i>      // and record a list of pairs of tied operands for each register.</i></td></tr>
<tr><th id="1729">1729</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" title='(anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">collectTiedOperands</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>, <span class='refarg'><a class="local col4 ref" href="#354TiedOperands" title='TiedOperands' data-ref="354TiedOperands">TiedOperands</a></span>)) {</td></tr>
<tr><th id="1730">1730</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#360nmi" title='nmi' data-ref="360nmi">nmi</a>;</td></tr>
<tr><th id="1731">1731</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1732">1732</th><td>      }</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#69" title='NumTwoAddressInstrs' data-ref="NumTwoAddressInstrs">NumTwoAddressInstrs</a>;</td></tr>
<tr><th id="1735">1735</th><td>      <a class="local col3 ref" href="#353MadeChange" title='MadeChange' data-ref="353MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="1736">1736</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &apos;\t&apos; &lt;&lt; *mi; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>);</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>      <i>// If the instruction has a single pair of tied operands, try some</i></td></tr>
<tr><th id="1739">1739</th><td><i>      // transformations that may either eliminate the tied operands or</i></td></tr>
<tr><th id="1740">1740</th><td><i>      // improve the opportunities for coalescing away the register copy.</i></td></tr>
<tr><th id="1741">1741</th><td>      <b>if</b> (<a class="local col4 ref" href="#354TiedOperands" title='TiedOperands' data-ref="354TiedOperands">TiedOperands</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-ref="_ZNK4llvm12DenseMapBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1742">1742</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col1 decl" id="361TiedPairs" title='TiedPairs' data-type='SmallVectorImpl&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="361TiedPairs">TiedPairs</dfn></td></tr>
<tr><th id="1743">1743</th><td>          = <a class="local col4 ref" href="#354TiedOperands" title='TiedOperands' data-ref="354TiedOperands">TiedOperands</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>()<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1744">1744</th><td>        <b>if</b> (<a class="local col1 ref" href="#361TiedPairs" title='TiedPairs' data-ref="361TiedPairs">TiedPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1745">1745</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="362SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="362SrcIdx">SrcIdx</dfn> = <a class="local col1 ref" href="#361TiedPairs" title='TiedPairs' data-ref="361TiedPairs">TiedPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1746">1746</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="363DstIdx" title='DstIdx' data-type='unsigned int' data-ref="363DstIdx">DstIdx</dfn> = <a class="local col1 ref" href="#361TiedPairs" title='TiedPairs' data-ref="361TiedPairs">TiedPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1747">1747</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="364SrcReg" title='SrcReg' data-type='unsigned int' data-ref="364SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#362SrcIdx" title='SrcIdx' data-ref="362SrcIdx">SrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1748">1748</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="365DstReg" title='DstReg' data-type='unsigned int' data-ref="365DstReg">DstReg</dfn> = <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#363DstIdx" title='DstIdx' data-ref="363DstIdx">DstIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1749">1749</th><td>          <b>if</b> (<a class="local col4 ref" href="#364SrcReg" title='SrcReg' data-ref="364SrcReg">SrcReg</a> != <a class="local col5 ref" href="#365DstReg" title='DstReg' data-ref="365DstReg">DstReg</a> &amp;&amp;</td></tr>
<tr><th id="1750">1750</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</a>(<span class='refarg'><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a></span>, <span class='refarg'><a class="local col0 ref" href="#360nmi" title='nmi' data-ref="360nmi">nmi</a></span>, <a class="local col2 ref" href="#362SrcIdx" title='SrcIdx' data-ref="362SrcIdx">SrcIdx</a>, <a class="local col3 ref" href="#363DstIdx" title='DstIdx' data-ref="363DstIdx">DstIdx</a>, <a class="local col7 ref" href="#357Dist" title='Dist' data-ref="357Dist">Dist</a>, <b>false</b>)) {</td></tr>
<tr><th id="1751">1751</th><td>            <i>// The tied operands have been eliminated or shifted further down</i></td></tr>
<tr><th id="1752">1752</th><td><i>            // the block to ease elimination. Continue processing with 'nmi'.</i></td></tr>
<tr><th id="1753">1753</th><td>            <a class="local col4 ref" href="#354TiedOperands" title='TiedOperands' data-ref="354TiedOperands">TiedOperands</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1754">1754</th><td>            <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#360nmi" title='nmi' data-ref="360nmi">nmi</a>;</td></tr>
<tr><th id="1755">1755</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1756">1756</th><td>          }</td></tr>
<tr><th id="1757">1757</th><td>        }</td></tr>
<tr><th id="1758">1758</th><td>      }</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>      <i>// Now iterate over the information collected above.</i></td></tr>
<tr><th id="1761">1761</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="366TO" title='TO' data-type='llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt; &gt; &amp;' data-ref="366TO">TO</dfn> : <a class="local col4 ref" href="#354TiedOperands" title='TiedOperands' data-ref="354TiedOperands">TiedOperands</a>) {</td></tr>
<tr><th id="1762">1762</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" title='(anonymous namespace)::TwoAddressInstructionPass::processTiedPairs' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">processTiedPairs</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>, <span class='refarg'><a class="local col6 ref" href="#366TO" title='TO' data-ref="366TO">TO</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt; &gt;::second' data-ref="std::pair::second">second</a></span>, <span class='refarg'><a class="local col7 ref" href="#357Dist" title='Dist' data-ref="357Dist">Dist</a></span>);</td></tr>
<tr><th id="1763">1763</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;\t\trewrite to:\t&quot; &lt;&lt; *mi; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\trewrite to:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>);</td></tr>
<tr><th id="1764">1764</th><td>      }</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>      <i>// Rewrite INSERT_SUBREG as COPY now that we no longer need SSA form.</i></td></tr>
<tr><th id="1767">1767</th><td>      <b>if</b> (<a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>()) {</td></tr>
<tr><th id="1768">1768</th><td>        <i>// From %reg = INSERT_SUBREG %reg, %subreg, subidx</i></td></tr>
<tr><th id="1769">1769</th><td><i>        // To   %reg:subidx = COPY %subreg</i></td></tr>
<tr><th id="1770">1770</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="367SubIdx" title='SubIdx' data-type='unsigned int' data-ref="367SubIdx">SubIdx</dfn> = <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1771">1771</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1772">1772</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (mi-&gt;getOperand(0).getSubReg() == 0 &amp;&amp; &quot;Unexpected subreg idx&quot;) ? void (0) : __assert_fail (&quot;mi-&gt;getOperand(0).getSubReg() == 0 &amp;&amp; \&quot;Unexpected subreg idx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1772, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <q>"Unexpected subreg idx"</q>);</td></tr>
<tr><th id="1773">1773</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#367SubIdx" title='SubIdx' data-ref="367SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1774">1774</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="1775">1775</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1776">1776</th><td>        <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>));</td></tr>
<tr><th id="1777">1777</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;\t\tconvert to:\t&quot; &lt;&lt; *mi; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tconvert to:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a>);</td></tr>
<tr><th id="1778">1778</th><td>      }</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>      <i>// Clear TiedOperands here instead of at the top of the loop</i></td></tr>
<tr><th id="1781">1781</th><td><i>      // since most instructions do not have tied operands.</i></td></tr>
<tr><th id="1782">1782</th><td>      <a class="local col4 ref" href="#354TiedOperands" title='TiedOperands' data-ref="354TiedOperands">TiedOperands</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1783">1783</th><td>      <a class="local col8 ref" href="#358mi" title='mi' data-ref="358mi">mi</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#360nmi" title='nmi' data-ref="360nmi">nmi</a>;</td></tr>
<tr><th id="1784">1784</th><td>    }</td></tr>
<tr><th id="1785">1785</th><td>  }</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>)</td></tr>
<tr><th id="1788">1788</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After two-address instruction pass"</q>);</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>  <b>return</b> <a class="local col3 ref" href="#353MadeChange" title='MadeChange' data-ref="353MadeChange">MadeChange</a>;</td></tr>
<tr><th id="1791">1791</th><td>}</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Eliminate a REG_SEQUENCE instruction as part of the de-ssa process.</i></td></tr>
<tr><th id="1794">1794</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1795">1795</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// The instruction is turned into a sequence of sub-register copies:</i></td></tr>
<tr><th id="1796">1796</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1797">1797</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///   %dst = REG_SEQUENCE %v1, ssub0, %v2, ssub1</i></td></tr>
<tr><th id="1798">1798</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1799">1799</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Becomes:</i></td></tr>
<tr><th id="1800">1800</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1801">1801</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///   undef %dst:ssub0 = COPY %v1</i></td></tr>
<tr><th id="1802">1802</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///   %dst:ssub1 = COPY %v2</i></td></tr>
<tr><th id="1803">1803</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1804">1804</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence' data-type='void (anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">eliminateRegSequence</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="368MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="368MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1805">1805</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="369MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="369MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#368MBBI" title='MBBI' data-ref="368MBBI">MBBI</a>;</td></tr>
<tr><th id="1806">1806</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="370DstReg" title='DstReg' data-type='unsigned int' data-ref="370DstReg">DstReg</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1807">1807</th><td>  <b>if</b> (<a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() ||</td></tr>
<tr><th id="1808">1808</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#370DstReg" title='DstReg' data-ref="370DstReg">DstReg</a>) ||</td></tr>
<tr><th id="1809">1809</th><td>      !(<a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp; <var>1</var>)) {</td></tr>
<tr><th id="1810">1810</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;Illegal REG_SEQUENCE instruction:&quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Illegal REG_SEQUENCE instruction:"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>);</td></tr>
<tr><th id="1811">1811</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp&quot;, 1811)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="1812">1812</th><td>  }</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="371OrigRegs" title='OrigRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="371OrigRegs">OrigRegs</dfn>;</td></tr>
<tr><th id="1815">1815</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>) {</td></tr>
<tr><th id="1816">1816</th><td>    <a class="local col1 ref" href="#371OrigRegs" title='OrigRegs' data-ref="371OrigRegs">OrigRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1817">1817</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="372i" title='i' data-type='unsigned int' data-ref="372i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="373e" title='e' data-type='unsigned int' data-ref="373e">e</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#372i" title='i' data-ref="372i">i</a> &lt; <a class="local col3 ref" href="#373e" title='e' data-ref="373e">e</a>; <a class="local col2 ref" href="#372i" title='i' data-ref="372i">i</a> += <var>2</var>)</td></tr>
<tr><th id="1818">1818</th><td>      <a class="local col1 ref" href="#371OrigRegs" title='OrigRegs' data-ref="371OrigRegs">OrigRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#372i" title='i' data-ref="372i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1819">1819</th><td>  }</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>  <em>bool</em> <dfn class="local col4 decl" id="374DefEmitted" title='DefEmitted' data-type='bool' data-ref="374DefEmitted">DefEmitted</dfn> = <b>false</b>;</td></tr>
<tr><th id="1822">1822</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="375i" title='i' data-type='unsigned int' data-ref="375i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="376e" title='e' data-type='unsigned int' data-ref="376e">e</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a> &lt; <a class="local col6 ref" href="#376e" title='e' data-ref="376e">e</a>; <a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="1823">1823</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="377UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="377UseMO">UseMO</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>);</td></tr>
<tr><th id="1824">1824</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="378SrcReg" title='SrcReg' data-type='unsigned int' data-ref="378SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#377UseMO" title='UseMO' data-ref="377UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1825">1825</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="379SubIdx" title='SubIdx' data-type='unsigned int' data-ref="379SubIdx">SubIdx</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1826">1826</th><td>    <i>// Nothing needs to be inserted for undef operands.</i></td></tr>
<tr><th id="1827">1827</th><td>    <b>if</b> (<a class="local col7 ref" href="#377UseMO" title='UseMO' data-ref="377UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1828">1828</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>    <i>// Defer any kill flag to the last operand using SrcReg. Otherwise, we</i></td></tr>
<tr><th id="1831">1831</th><td><i>    // might insert a COPY that uses SrcReg after is was killed.</i></td></tr>
<tr><th id="1832">1832</th><td>    <em>bool</em> <dfn class="local col0 decl" id="380isKill" title='isKill' data-type='bool' data-ref="380isKill">isKill</dfn> = <a class="local col7 ref" href="#377UseMO" title='UseMO' data-ref="377UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1833">1833</th><td>    <b>if</b> (<a class="local col0 ref" href="#380isKill" title='isKill' data-ref="380isKill">isKill</a>)</td></tr>
<tr><th id="1834">1834</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="381j" title='j' data-type='unsigned int' data-ref="381j">j</dfn> = <a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a> + <var>2</var>; <a class="local col1 ref" href="#381j" title='j' data-ref="381j">j</a> &lt; <a class="local col6 ref" href="#376e" title='e' data-ref="376e">e</a>; <a class="local col1 ref" href="#381j" title='j' data-ref="381j">j</a> += <var>2</var>)</td></tr>
<tr><th id="1835">1835</th><td>        <b>if</b> (<a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#381j" title='j' data-ref="381j">j</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="1836">1836</th><td>          <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#381j" title='j' data-ref="381j">j</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="1837">1837</th><td>          <a class="local col7 ref" href="#377UseMO" title='UseMO' data-ref="377UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1838">1838</th><td>          <a class="local col0 ref" href="#380isKill" title='isKill' data-ref="380isKill">isKill</a> = <b>false</b>;</td></tr>
<tr><th id="1839">1839</th><td>          <b>break</b>;</td></tr>
<tr><th id="1840">1840</th><td>        }</td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td>    <i>// Insert the sub-register copy.</i></td></tr>
<tr><th id="1843">1843</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="382CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="382CopyMI">CopyMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a></span>, <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1844">1844</th><td>                                   <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>))</td></tr>
<tr><th id="1845">1845</th><td>                               .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#370DstReg" title='DstReg' data-ref="370DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>, <a class="local col9 ref" href="#379SubIdx" title='SubIdx' data-ref="379SubIdx">SubIdx</a>)</td></tr>
<tr><th id="1846">1846</th><td>                               .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#377UseMO" title='UseMO' data-ref="377UseMO">UseMO</a>);</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td>    <i>// The first def needs an undef flag because there is no live register</i></td></tr>
<tr><th id="1849">1849</th><td><i>    // before it.</i></td></tr>
<tr><th id="1850">1850</th><td>    <b>if</b> (!<a class="local col4 ref" href="#374DefEmitted" title='DefEmitted' data-ref="374DefEmitted">DefEmitted</a>) {</td></tr>
<tr><th id="1851">1851</th><td>      <a class="local col2 ref" href="#382CopyMI" title='CopyMI' data-ref="382CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="1852">1852</th><td>      <i>// Return an iterator pointing to the first inserted instr.</i></td></tr>
<tr><th id="1853">1853</th><td>      <a class="local col8 ref" href="#368MBBI" title='MBBI' data-ref="368MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#382CopyMI" title='CopyMI' data-ref="382CopyMI">CopyMI</a>;</td></tr>
<tr><th id="1854">1854</th><td>    }</td></tr>
<tr><th id="1855">1855</th><td>    <a class="local col4 ref" href="#374DefEmitted" title='DefEmitted' data-ref="374DefEmitted">DefEmitted</a> = <b>true</b>;</td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td>    <i>// Update LiveVariables' kill info.</i></td></tr>
<tr><th id="1858">1858</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a> &amp;&amp; <a class="local col0 ref" href="#380isKill" title='isKill' data-ref="380isKill">isKill</a> &amp;&amp; !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1859">1859</th><td>      <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV">LV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</a>(<a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg">SrcReg</a>, <span class='refarg'><a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#382CopyMI" title='CopyMI' data-ref="382CopyMI">CopyMI</a></span>);</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;Inserted: &quot; &lt;&lt; *CopyMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Inserted: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#382CopyMI" title='CopyMI' data-ref="382CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1862">1862</th><td>  }</td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="383EndMBBI" title='EndMBBI' data-type='MachineBasicBlock::iterator' data-ref="383EndMBBI">EndMBBI</dfn> =</td></tr>
<tr><th id="1865">1865</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>));</td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td>  <b>if</b> (!<a class="local col4 ref" href="#374DefEmitted" title='DefEmitted' data-ref="374DefEmitted">DefEmitted</a>) {</td></tr>
<tr><th id="1868">1868</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;Turned: &quot; &lt;&lt; MI &lt;&lt; &quot; into an IMPLICIT_DEF&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Turned: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into an IMPLICIT_DEF"</q>);</td></tr>
<tr><th id="1869">1869</th><td>    <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>));</td></tr>
<tr><th id="1870">1870</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="384j" title='j' data-type='int' data-ref="384j">j</dfn> = <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>, <dfn class="local col5 decl" id="385ee" title='ee' data-type='int' data-ref="385ee">ee</dfn> = <var>0</var>; <a class="local col4 ref" href="#384j" title='j' data-ref="384j">j</a> &gt; <a class="local col5 ref" href="#385ee" title='ee' data-ref="385ee">ee</a>; --<a class="local col4 ref" href="#384j" title='j' data-ref="384j">j</a>)</td></tr>
<tr><th id="1871">1871</th><td>      <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#384j" title='j' data-ref="384j">j</a>);</td></tr>
<tr><th id="1872">1872</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1873">1873</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;twoaddressinstruction&quot;)) { dbgs() &lt;&lt; &quot;Eliminated: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Eliminated: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>);</td></tr>
<tr><th id="1874">1874</th><td>    <a class="local col9 ref" href="#369MI" title='MI' data-ref="369MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1875">1875</th><td>  }</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td>  <i>// Udpate LiveIntervals.</i></td></tr>
<tr><th id="1878">1878</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>)</td></tr>
<tr><th id="1879">1879</th><td>    <a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefIjEE" title='llvm::LiveIntervals::repairIntervalsInRange' data-ref="_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefIjEE">repairIntervalsInRange</a>(<a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#368MBBI" title='MBBI' data-ref="368MBBI">MBBI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#383EndMBBI" title='EndMBBI' data-ref="383EndMBBI">EndMBBI</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#371OrigRegs" title='OrigRegs' data-ref="371OrigRegs">OrigRegs</a>);</td></tr>
<tr><th id="1880">1880</th><td>}</td></tr>
<tr><th id="1881">1881</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
