---
title: ExcpnHndlg Module Design Document
linkTitle: ExcpnHndlg Module Design Document
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>ExcpnHndlg</strong></p>
<p><strong>Mar 11, 2018</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Software Group,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA<br />
<u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 58%" />
<col style="width: 18%" />
<col style="width: 9%" />
<col style="width: 14%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>Avinash James</td>
<td>1.0</td>
<td>11-Dec-2017</td>
</tr>
<tr class="odd">
<td>Updated local constants</td>
<td>Avinash James</td>
<td>2.0</td>
<td>11-Mar-2018</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><u>Table of Contents</u></p>
<p><a href="#introduction">1 Introduction <span>4</span></a></p>
<p><a href="#purpose">1.1.1 Purpose <span>4</span></a></p>
<p><a href="#excpnhndlg-high-level-description">2 ExcpnHndlg &amp; High-Level Description <span>5</span></a></p>
<p><a href="#design-details-of-software-module">3 Design details of software module <span>6</span></a></p>
<p><a href="#graphical-representation-of-excpnhndlg">3.1.1 Graphical representation of ExcpnHndlg <span>6</span></a></p>
<p><a href="#data-flow-diagram">3.1.2 Data Flow Diagram <span>6</span></a></p>
<p><a href="#component-level-dfd">3.1.3 Component level DFD <span>6</span></a></p>
<p><a href="#function-level-dfd">3.1.4 Function level DFD <span>6</span></a></p>
<p><a href="#constant-data-dictionary">4 Constant Data Dictionary <span>7</span></a></p>
<p><a href="#program-fixed-constants">4.1.1 Program (fixed) Constants <span>7</span></a></p>
<p><a href="#embedded-constants">4.1.2 Embedded Constants <span>7</span></a></p>
<p><a href="#software-component-implementation">5 Software Component Implementation <span>11</span></a></p>
<p><a href="#sub-module-functions">5.1.1 Sub-Module Functions <span>11</span></a></p>
<p><a href="#per-excpnhndlgper1">5.1.2 Per: ExcpnHndlgPer1 <span>11</span></a></p>
<p><a href="#server-runables">5.1.3 Server Runables <span>11</span></a></p>
<p><a href="#interrupt-functions">5.1.4 Interrupt Functions <span>17</span></a></p>
<p><a href="#module-internal-local-functions">5.1.5 Module Internal (Local) Functions <span>17</span></a></p>
<p><a href="#global-functionmacro-definitions">5.1.6 GLOBAL Function/Macro Definitions <span>18</span></a></p>
<p><a href="#global-function-1">5.1.7 GLOBAL Function #1 <span>18</span></a></p>
<p><a href="#design-rationale-46">5.1.8 Design Rationale <span>18</span></a></p>
<p><a href="#processing-1">5.1.9 processing <span>18</span></a></p>
<p><a href="#known-limitations-with-design">6 Known Limitations with Design <span>19</span></a></p>
<p><a href="#unit-test-consideration">7 UNIT TEST CONSIDERATION <span>20</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>21</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>22</span></a></p>
<p><a href="#references">Appendix C References <span>23</span></a></p>
<h1 id="introduction">Introduction</h1>
<h2 id="purpose">Purpose</h2>
<p>This document details the design in the FDD and also lists out any deviations which were made from the design for the implementation due to any constraints in development. ExcpnHndlg MDD describes the exception handling / reset cause determination for microcontroller diagnostics</p>
<h1 id="excpnhndlg-high-level-description">ExcpnHndlg &amp; High-Level Description</h1>
<p>Refer FDD</p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-excpnhndlg">Graphical representation of ExcpnHndlg</h2>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<p><img src="ElectricPowerSteering_RH850_FORD_T3T6_website/static/media/image1.png" style="width:2.91667in;height:1.83333in" /></p>
<h3 id="component-level-dfd">Component level DFD</h3>
<p><strong>N/A</strong></p>
<h3 id="function-level-dfd">Function level DFD</h3>
<p><strong>N/A</strong></p>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table style="width:100%;">
<colgroup>
<col style="width: 37%" />
<col style="width: 17%" />
<col style="width: 12%" />
<col style="width: 32%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FPCFGININVAL_CNT_T_U32</td>
<td>1</td>
<td>Counts</td>
<td>0x0000001CU</td>
</tr>
<tr class="even">
<td>FPCFGREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>10</td>
</tr>
<tr class="odd">
<td>FPCFGSELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
<tr class="even">
<td>REGFEPCREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>2</td>
</tr>
<tr class="odd">
<td>REGFEPCSELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
<tr class="even">
<td>MEAREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>6</td>
</tr>
<tr class="odd">
<td>MEASELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>2</td>
</tr>
<tr class="even">
<td>FPSRREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>6</td>
</tr>
<tr class="odd">
<td>FPSRSELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
<tr class="even">
<td>FPEPCREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>7</td>
</tr>
<tr class="odd">
<td>FPEPCSELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
<tr class="even">
<td>MEIREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>8</td>
</tr>
<tr class="odd">
<td>MEISELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>2</td>
</tr>
<tr class="even">
<td>FEICREGID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>14</td>
</tr>
<tr class="odd">
<td>FEICSELNID_CNT_S32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
<tr class="even">
<td>FPUINVLDOPERSTSBIT_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0x00004000U))</td>
</tr>
<tr class="odd">
<td>FPUDIVBYZEROSTSBIT_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0x00002000U))</td>
</tr>
<tr class="even">
<td>FPUOVFSTSBIT_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0x00001000U))</td>
</tr>
<tr class="odd">
<td>MEMERRINFOREADWRBIT_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0x00000001U))</td>
</tr>
<tr class="even">
<td>SEGVPGFMASK_CNT_U16</td>
<td>1</td>
<td>Counts</td>
<td>((uint16)(0x0200U))</td>
</tr>
<tr class="odd">
<td>SEGVCRFMASK_CNT_U16</td>
<td>1</td>
<td>Counts</td>
<td>((uint16)(0x0100U))</td>
</tr>
<tr class="even">
<td>SEGTCMFMASK_CNT_U16</td>
<td>1</td>
<td>Counts</td>
<td>((uint16)(0x0040U))</td>
</tr>
<tr class="odd">
<td>SEGROMFMASK_CNT_U16</td>
<td>1</td>
<td>Counts</td>
<td>((uint16)(0x0020U))</td>
</tr>
<tr class="even">
<td>SEGVCIFMASK_CNT_U16</td>
<td>1</td>
<td>Counts</td>
<td>((uint16)(0x0010U))</td>
</tr>
<tr class="odd">
<td>HISPDBUSRESDAREAUPPRADR_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0XF2FFFFFFU))</td>
</tr>
<tr class="even">
<td>HISPDBUSRESDAREALOWRADR_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0x10000000U))</td>
</tr>
<tr class="odd">
<td>IPGREGAREAUPPRADR_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0XFFFEE000U))</td>
</tr>
<tr class="even">
<td>IPGREGAREALOWRADR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0xFFFEE024U))</td>
</tr>
<tr class="odd">
<td>SEGREGAREAUPPRADR_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0xFFFEE98BU))</td>
</tr>
<tr class="even">
<td>SEGREGAREALOWRADR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0xFFFEE980U))</td>
</tr>
<tr class="odd">
<td>PRPHLRESDAREALOWRADR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0xFF000000U))</td>
</tr>
<tr class="even">
<td>CODFLSINSTRFETCHERRFEICREGVAL</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)0x11U)</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>CODFLSECCDBLBITORADRPARERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>CODFLSSEQERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>MEMBISTSTRTUPTESTFAILR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>1U</td>
</tr>
<tr class="odd">
<td>LCLRAMECCDBLBIT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>GBLRAMECCDBLBIT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="odd">
<td>GTMRAMRAMECCDBLBIT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="even">
<td>INVLDRAMAREA_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)128U)</td>
</tr>
<tr class="odd">
<td>LCLRAMECCADROVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>GLBRAMECCADROVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>CODFLSECCADROVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>FRRAMECCOVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="odd">
<td>CSIHRAMECCOVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)16U)</td>
</tr>
<tr class="even">
<td>CANRAMECCOVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)32U)</td>
</tr>
<tr class="odd">
<td>GTMRAMECCOVFFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)64U)</td>
</tr>
<tr class="even">
<td>GBLRAMILLGLACSBYPROCRFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>CODFLSILLGLACSBYSYSBUSFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>GBLRAMILLGLACSBYSYSBUS_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="odd">
<td>RESDAREAILLGLACSBYHISPDBUS_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="even">
<td>DTSDBLBIT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>BISTCODECCFAILR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>BISTNOTCMPL_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>LOGLBISTSTRTUPTESTFAILR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>FACIRSTTRFERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)128U)</td>
</tr>
<tr class="odd">
<td>LOCKSTEPCOMP_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>PROCLOCKSTEPRTERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>DMALOCKSTEPRTORGBLRAMWRBUFERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>ALGNWR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="odd">
<td>ALGNREAD_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)16U)</td>
</tr>
<tr class="even">
<td>RESDOPER_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)32U)</td>
</tr>
<tr class="odd">
<td>CODFLSINSTRFETCH_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)64U)</td>
</tr>
<tr class="even">
<td>NONCODFLSINSTRFETCH_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)128U)</td>
</tr>
<tr class="odd">
<td>CLKMONR0RTFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>CLKMONR1RTFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>CLKMONR2RTFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>CLKMONR3RTFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="odd">
<td>CLKMONR5RTFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)32U)</td>
</tr>
<tr class="even">
<td>MODERRUSRMODINACTV_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>MODERRPROGMMODACTV_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>MODERRDBGACTV_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="odd">
<td>MODERRTESTMODACTV_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="even">
<td>DATAANDINSTRPROTNERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>PRVLGDINSTREXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>ECMMSTCHKRSTRTUPTESTFAILR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>ECMCONFIGOUTPCTRLFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="odd">
<td>EIINTRPTSTRTUPTESTFAILR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>ECMMSTCHKROUTPCTRLFAILR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)32U)</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>ECMRTMSTCHKRCOMPFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)128U)</td>
</tr>
<tr class="even">
<td>FPUINVLDOPEREXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>FPUDIVBYZEROEXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>FPUOVFEXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="odd">
<td>FPUUKWNEXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)16U)</td>
</tr>
<tr class="even">
<td>UKWNECMRST_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>UKWNRST_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>FLSBTLDRPREOSSRTUPEXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="odd">
<td>STRTUPRSTINFOFAILD_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="even">
<td>UKWNSWRST_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)16U)</td>
</tr>
<tr class="odd">
<td>PROGFLOW_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>DEADLINEMONR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>ALVMONR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>WDGTOUT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>PBGGUARDWRERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>IPGRTFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>PBGGUARDREADERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>HISPDBUSGUARDERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="odd">
<td>CODFLSGUARDERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)16U)</td>
</tr>
<tr class="even">
<td>GBLRAMGUARDERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)32U)</td>
</tr>
<tr class="odd">
<td>PEGERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)64U)</td>
</tr>
<tr class="even">
<td>SYSERRGENREGWRINUSRMODE_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>IPGPROTNREGWRINUSRMODE_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>DBGRST_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>OSCRITFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>UKWNEXCPN_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>DMATRFERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>DMAREGACSPROTCNERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>PRPHLBUSADRDATAECCFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="even">
<td>PRPHLUMAPDAREAACS_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="odd">
<td>HISPDBUSUMAPDAREAACS_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)4U)</td>
</tr>
<tr class="even">
<td>BUSBRDGARBNERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)8U)</td>
</tr>
<tr class="odd">
<td>BUSSNGBITECCERR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)16U)</td>
</tr>
<tr class="even">
<td>INTCVMOVERVLTGMONR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)1U)</td>
</tr>
<tr class="odd">
<td>INTCVMUNDERVLTGMONR_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)2U)</td>
</tr>
<tr class="even">
<td>EXTVLTGMONRFLT_CNT_U08</td>
<td>1</td>
<td>Counts</td>
<td>((uint8)128U)</td>
</tr>
<tr class="odd">
<td>UPPR16BITMASK_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0xFFFF0000U))</td>
</tr>
<tr class="even">
<td>LOWR16BITMASK_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)(0x0000FFFFU))</td>
</tr>
<tr class="odd">
<td>FPCFGININVAL_CNT_T_U32</td>
<td>1</td>
<td>Counts</td>
<td>((uint32)0x0000001CU)</td>
</tr>
<tr class="even">
<td>MAXBACKUPRAMSIZE_CNT_U16</td>
<td>1</td>
<td>Counts</td>
<td>((uint16)1024U)</td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h4 id="init-excpnhndlginit1">Init: ExcpnHndlgInit1</h4>
<h5 id="design-rationale"><strong>Design Rationale</strong></h5>
<p><em>Non-RTE function because it needs to be called before the OS is started - so that floating point exceptions can be enabled before anything uses floating point</em></p>
<h5 id="module-outputs"><strong>Module Outputs</strong></h5>
<p><em>None</em></p>
<h4 id="init-excpnhndlginit2">Init: ExcpnHndlgInit2</h4>
<h5 id="design-rationale-1"><strong>Design Rationale</strong></h5>
<p><em>RTE function to initialize all the NTCs to pass</em></p>
<h5 id="module-outputs-1"><strong>Module Outputs</strong></h5>
<p><em>None</em></p>
<h2 id="per-excpnhndlgper1">Per: ExcpnHndlgPer1</h2>
<h4 id="design-rationale-2">Design Rationale</h4>
<p><em>RTE Periodic function called every 2 ms to check for OS errors</em></p>
<h4 id="store-module-inputs-to-local-copies">Store Module Inputs to Local copies</h4>
<p><em>Refer MDD</em></p>
<h4 id="processing-of-function"> (Processing of function)………</h4>
<p><em>Triggered on Timing Event every 2ms</em></p>
<h4 id="store-local-copy-of-outputs-into-module-outputs">Store Local copy of outputs into Module Outputs</h4>
<p><em>None</em></p>
<h2 id="server-runables">Server Runables </h2>
<h4 id="chkforstrtuptest">ChkForStrtUpTest</h4>
<h5 id="design-rationale-3"> <strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-1">  <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiclkmonr0rterr">FeNmiClkMonr0RtErr </h4>
<h5 id="design-rationale-4"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-2"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiclkmonr1rterr">FeNmiClkMonr1RtErr</h4>
<h5 id="design-rationale-5"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-3"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiclkmonr2rterr">FeNmiClkMonr2RtErr</h4>
<h5 id="design-rationale-6"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-4"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiclkmonr3rterr">FeNmiClkMonr3RtErr</h4>
<h5 id="design-rationale-7"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-5"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiclkmonr5rterr">FeNmiClkMonr5RtErr</h4>
<h5 id="design-rationale-8"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-6"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmimoderrdbgactv">FeNmiModErrDbgActv</h4>
<h5 id="design-rationale-9"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-7"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="fenmimoderrprogmmodactv">FeNmiModErrProgmModActv</h5>
<h5 id="design-rationale-10"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-8"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmimoderrusrmodinactv">FeNmiModErrUsrModInactv</h4>
<h5 id="design-rationale-11"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-9"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmimoderrtestmodactv">FeNmiModErrTestModActv</h4>
<h5 id="design-rationale-12"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-10"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmibusbrdgerr">FeNmiBusBrdgErr</h4>
<h5 id="design-rationale-13"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-11"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmibussngbiteccerr">FeNmiBusSngBitEccErr</h4>
<h5 id="design-rationale-14"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-12"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmicodflseccadrovferr">FeNmiCodFlsEccAdrOvfErr</h4>
<h5 id="design-rationale-15"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-13"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmicodflsillglacsbysysbus">FeNmiCodFlsIllglAcsBySysBus</h4>
<h5 id="design-rationale-16"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-14"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmidmaillglacserr">FeNmiDmaIllglAcsErr</h4>
<h5 id="design-rationale-17"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-15"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmidmalocksteperrorgblramwrbuferr">FeNmiDmaLockStepErrOrGblRamWrBufErr</h4>
<h5 id="design-rationale-18"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-16"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmidmatrferr">FeNmiDmaTrfErr</h4>
<h5 id="design-rationale-19"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-17"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmidtsramdblbiteccerr">FeNmiDtsRamDblBitEccErr</h4>
<h5 id="design-rationale-20"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-18"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiecmmstchkrerr">FeNmiEcmMstChkrErr</h4>
<h5 id="design-rationale-21"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-19"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiflsseqerr">FeNmiFlsSeqErr</h4>
<h5 id="design-rationale-22"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-20"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmigblramillglacsbyprocr">FeNmiGblRamIllglAcsByProcr</h4>
<h5 id="design-rationale-23"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-21"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmigblramillglacsbysysbus">FeNmiGblRamIllglAcsBySysBus</h4>
<h5 id="design-rationale-24"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-22"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiprphlrameccadrovferr">FeNmiPrphlRamEccAdrOvfErr</h4>
<h5 id="design-rationale-25"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-23"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiglbrameccadrovferr">FeNmiGlbRamEccAdrOvfErr</h4>
<h5 id="design-rationale-26"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-24"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmigtmramdblbiteccerr">FeNmiGtmRamDblBitEccErr</h4>
<h5 id="design-rationale-27"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-25"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmilclrameccadrovferr">FeNmiLclRamEccAdrOvfErr</h4>
<h5 id="design-rationale-28"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-26"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmipegerr">FeNmiPegErr</h4>
<h5 id="design-rationale-29"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-27"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiprocrlocksteperr">FeNmiProcrLockStepErr</h4>
<h5 id="design-rationale-30"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-28"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiresdareaillglacsbyhispdbus">FeNmiResdAreaIllglAcsByHiSpdBus</h4>
<h5 id="design-rationale-31"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-29"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fenmiwdgerr">FeNmiWdgErr</h4>
<h5 id="design-rationale-32"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-30"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="procukwnexcpnerr">ProcUkwnExcpnErr</h4>
<h5 id="design-rationale-33"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-31"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="procmpuexcpnerr">ProcMpuExcpnErr</h4>
<h5 id="design-rationale-34"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-32"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="procprvlgdinstrexcpnerr">ProcPrvlgdInstrExcpnErr</h4>
<h5 id="design-rationale-35"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-33"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="procprmntoserr">ProcPrmntOsErr</h4>
<h5 id="design-rationale-36"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-34"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="procnoncritoserr">ProcNonCritOsErr</h4>
<h5 id="design-rationale-37"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-35"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="getmcudiagcidndata">GetMcuDiagcIdnData</h4>
<h5 id="design-rationale-38"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-36"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="setmcudiagcidndata">SetMcuDiagcIdnData</h4>
<h5 id="design-rationale-39"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-37"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<h4 id="algnerrirq">AlgnErrIrq </h4>
<h5 id="design-rationale-40"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-38"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="fpuerrirq">FpuErrIrq </h4>
<h5 id="design-rationale-41"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-39"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="syserrirq">SysErrIrq</h4>
<h5 id="design-rationale-42"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-40"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="resdoperirq">ResdOperIrq</h4>
<h5 id="design-rationale-43"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-41"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h4 id="procstrtuporswrst">ProcStrtUpOrSwRst </h4>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ProcStrtUpOrSwRst</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h5 id="design-rationale-44"><strong>Design Rationale</strong></h5>
<p><em>Refer FDD</em></p>
<h5 id="processing-of-function-42"> <strong>Processing of function</strong></h5>
<p><em>Refer FDD</em></p>
<h4 id="mcudiagcrstchk">McuDiagcRstChk </h4>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>McuDiagcRstChk</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>RstInfo_Cnt_T_enum</td>
<td>McuDiagc1</td>
<td>Refer FDD*</td>
<td>Refer FDD*</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>McuDiagcRstChk_Cnt_T_lgc</td>
<td>Boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
</tbody>
</table>
<h5 id="design-rationale-45"><strong>Design Rationale</strong></h5>
<p><em>Checks if the reset cause is power on/Flash Progamming /Hard Reset /Soft Reset.</em></p>
<h5 id="processing"><strong>Processing</strong></h5>
<p>Refer the FDD</p>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<p>&lt;If these are numerous and defined in a separate source file then reference the source file only.&gt;</p>
<h2 id="global-function-1">GLOBAL Function #1</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>(Exact name used)</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>(if none, write None)</td>
<td>&lt;Refer MDD guidelines[1]&gt;</td>
<td>&lt;Refer MDD guidelines[1]&gt;</td>
<td>&lt;Refer MDD guidelines[1]&gt;</td>
</tr>
<tr class="odd">
<td></td>
<td>(Insert more rows for additional passed arguments)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>(if no value returned, write N/A)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-46">Design Rationale</h2>
<h2 id="processing-1">processing</h2>
<p>(Place flowchart/design for local function)</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>The PIMs listed in the Data dictionary file BackUpRam and ExcpnHndlgOsErrCod are non RTE PIMS which need special memory mapping and are not generated through RTE. Hence use the component level variable name as used in the component for these PIMs</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 61%" />
<col style="width: 30%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:<a href="http://www.autosar.org/download/R4.0/AUTOSAR_SWS_MemoryMapping.pdf">AUTOSAR_SWS_MemoryMapping.pdf</a>)</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>Process 04.04.02</td>
</tr>
<tr class="odd">
<td>3</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>Process 04.04.02</td>
</tr>
<tr class="even">
<td>4</td>
<td><a href="http://eroom1.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_1a67a9/Software%20Design%20and%20Coding%20Standards.doc">Software Design and Coding Standards.doc</a></td>
<td>Process 04.04.02</td>
</tr>
<tr class="odd">
<td>5</td>
<td>FDD (CM101B_ExcpnHndlg_Design)</td>
<td>See Synergy Subproject version</td>
</tr>
</tbody>
</table>
