--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 11
-n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o top_ml410.twr top_ml410.pcf
-ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! pt_cache2.u_cache/write_toggle15  SLICE_X28Y207.X   SLICE_X30Y206.F3 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.160ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (SLICE_X18Y207.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y166.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    SLICE_X18Y207.BY     net (fanout=1)        2.102   u1_plasma_top/u2_ddr/u2_ddr/data_write2<26>
    SLICE_X18Y207.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.523ns logic, 2.102ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X23Y206.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y160.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    SLICE_X23Y206.BX     net (fanout=1)        2.093   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
    SLICE_X23Y206.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.526ns logic, 2.093ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (SLICE_X18Y196.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y150.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_21
    SLICE_X18Y196.BX     net (fanout=1)        1.887   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
    SLICE_X18Y196.CLK    Tdick                 0.278   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.522ns logic, 1.887ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (SLICE_X26Y208.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X27Y219.F4     net (fanout=6)        0.310   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X27Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y208.CE     net (fanout=8)        0.378   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.433ns logic, 0.688ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y219.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X27Y219.F1     net (fanout=5)        0.475   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X27Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y208.CE     net (fanout=8)        0.378   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.418ns logic, 0.853ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.949 - 0.977)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y220.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X27Y219.F3     net (fanout=7)        0.558   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X27Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y208.CE     net (fanout=8)        0.378   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.418ns logic, 0.936ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (SLICE_X26Y208.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X27Y219.F4     net (fanout=6)        0.310   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X27Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y208.CE     net (fanout=8)        0.378   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.433ns logic, 0.688ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y219.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X27Y219.F1     net (fanout=5)        0.475   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X27Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y208.CE     net (fanout=8)        0.378   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.418ns logic, 0.853ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.949 - 0.977)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y220.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X27Y219.F3     net (fanout=7)        0.558   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X27Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y208.CE     net (fanout=8)        0.378   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.418ns logic, 0.936ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (SLICE_X27Y209.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y219.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X26Y218.F4     net (fanout=5)        0.296   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X26Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X27Y209.CE     net (fanout=8)        0.426   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X27Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.439ns logic, 0.722ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.099 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X26Y218.F1     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X26Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X27Y209.CE     net (fanout=8)        0.426   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X27Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.454ns logic, 0.916ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.949 - 0.977)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y220.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X26Y218.F2     net (fanout=7)        0.643   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X26Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X27Y209.CE     net (fanout=8)        0.426   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X27Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.439ns logic, 1.069ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_10/SR
  Location pin: SLICE_X41Y158.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_10/SR
  Location pin: SLICE_X41Y158.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<11>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_11/SR
  Location pin: SLICE_X41Y151.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 112140762 paths analyzed, 5217 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.208ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (SLICE_X35Y169.F1), 1226 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.919ns (Levels of Logic = 7)
  Clock Path Skew:      -4.261ns (0.219 - 4.480)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.G1     net (fanout=1)        0.522   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y161.G1     net (fanout=2)        0.627   N267
    SLICE_X39Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X34Y157.G4     net (fanout=20)       1.147   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X34Y157.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/reg_target<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<31>1
    SLICE_X35Y168.G2     net (fanout=4)        0.660   u1_plasma_top/u1_plasma/u1_cpu/reg_target<31>
    SLICE_X35Y168.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_f5
    SLICE_X35Y169.F1     net (fanout=4)        0.532   u1_plasma_top/data_write<31>
    SLICE_X35Y169.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (1.848ns logic, 5.071ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.919ns (Levels of Logic = 7)
  Clock Path Skew:      -4.261ns (0.219 - 4.480)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.G1     net (fanout=1)        0.522   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y161.G1     net (fanout=2)        0.627   N267
    SLICE_X39Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X34Y157.G4     net (fanout=20)       1.147   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X34Y157.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/reg_target<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<31>1
    SLICE_X35Y168.F2     net (fanout=4)        0.666   u1_plasma_top/u1_plasma/u1_cpu/reg_target<31>
    SLICE_X35Y168.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_f5
    SLICE_X35Y169.F1     net (fanout=4)        0.532   u1_plasma_top/data_write<31>
    SLICE_X35Y169.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (1.842ns logic, 5.077ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.832ns (Levels of Logic = 7)
  Clock Path Skew:      -4.261ns (0.219 - 4.480)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y163.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y162.G2     net (fanout=1)        0.435   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y161.G1     net (fanout=2)        0.627   N267
    SLICE_X39Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X34Y157.G4     net (fanout=20)       1.147   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X34Y157.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/reg_target<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<31>1
    SLICE_X35Y168.F2     net (fanout=4)        0.666   u1_plasma_top/u1_plasma/u1_cpu/reg_target<31>
    SLICE_X35Y168.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_f5
    SLICE_X35Y169.F1     net (fanout=4)        0.532   u1_plasma_top/data_write<31>
    SLICE_X35Y169.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.842ns logic, 4.990ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (SLICE_X39Y169.G1), 1206 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.795ns (Levels of Logic = 7)
  Clock Path Skew:      -4.359ns (0.142 - 4.501)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y165.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X37Y158.G3     net (fanout=2)        0.876   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X37Y158.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X37Y160.F3     net (fanout=2)        0.364   N996
    SLICE_X37Y160.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y162.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X38Y163.F2     net (fanout=66)       1.028   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y163.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[24].reg_bit2a.SLICEM_F
    SLICE_X41Y162.F2     net (fanout=1)        0.647   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<24>
    SLICE_X41Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<24>1
    SLICE_X43Y165.G2     net (fanout=4)        0.624   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
    SLICE_X43Y165.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X39Y169.G1     net (fanout=4)        0.878   u1_plasma_top/data_write<24>
    SLICE_X39Y169.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (1.844ns logic, 4.951ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.795ns (Levels of Logic = 7)
  Clock Path Skew:      -4.359ns (0.142 - 4.501)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y165.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X37Y158.G3     net (fanout=2)        0.876   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X37Y158.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X37Y160.F3     net (fanout=2)        0.364   N996
    SLICE_X37Y160.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y162.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X38Y163.F2     net (fanout=66)       1.028   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y163.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[24].reg_bit2a.SLICEM_F
    SLICE_X41Y162.F2     net (fanout=1)        0.647   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<24>
    SLICE_X41Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<24>1
    SLICE_X43Y165.F2     net (fanout=4)        0.630   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
    SLICE_X43Y165.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X39Y169.G1     net (fanout=4)        0.878   u1_plasma_top/data_write<24>
    SLICE_X39Y169.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (1.838ns logic, 4.957ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.693ns (Levels of Logic = 7)
  Clock Path Skew:      -4.338ns (0.142 - 4.480)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.G1     net (fanout=1)        0.522   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y158.G1     net (fanout=2)        0.481   N267
    SLICE_X39Y158.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X42Y164.G2     net (fanout=12)       1.044   N1047
    SLICE_X42Y164.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X43Y165.F1     net (fanout=8)        0.346   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X43Y165.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X39Y169.G1     net (fanout=4)        0.878   u1_plasma_top/data_write<24>
    SLICE_X39Y169.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (1.839ns logic, 4.854ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (SLICE_X40Y169.G4), 1226 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.786ns (Levels of Logic = 7)
  Clock Path Skew:      -4.349ns (0.131 - 4.480)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.G1     net (fanout=1)        0.522   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y161.G1     net (fanout=2)        0.627   N267
    SLICE_X39Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y155.G3     net (fanout=20)       0.758   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y155.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<12>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<12>1
    SLICE_X40Y167.G1     net (fanout=4)        1.146   u1_plasma_top/u1_plasma/u1_cpu/reg_target<12>
    SLICE_X40Y167.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X40Y169.G4     net (fanout=4)        0.334   u1_plasma_top/data_write<28>
    SLICE_X40Y169.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      6.786ns (1.816ns logic, 4.970ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.699ns (Levels of Logic = 7)
  Clock Path Skew:      -4.349ns (0.131 - 4.480)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y163.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y162.G2     net (fanout=1)        0.435   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y161.G1     net (fanout=2)        0.627   N267
    SLICE_X39Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y155.G3     net (fanout=20)       0.758   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y155.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<12>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<12>1
    SLICE_X40Y167.G1     net (fanout=4)        1.146   u1_plasma_top/u1_plasma/u1_cpu/reg_target<12>
    SLICE_X40Y167.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X40Y169.G4     net (fanout=4)        0.334   u1_plasma_top/data_write<28>
    SLICE_X40Y169.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      6.699ns (1.816ns logic, 4.883ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.613ns (Levels of Logic = 7)
  Clock Path Skew:      -4.370ns (0.131 - 4.501)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y165.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X37Y162.G3     net (fanout=1)        0.349   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X37Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y156.G4     net (fanout=14)       1.086   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X38Y157.F1     net (fanout=50)       0.497   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X38Y157.X      Tilo                  0.166   N267
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X39Y161.G1     net (fanout=2)        0.627   N267
    SLICE_X39Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y155.G3     net (fanout=20)       0.758   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y155.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<12>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<12>1
    SLICE_X40Y167.G1     net (fanout=4)        1.146   u1_plasma_top/u1_plasma/u1_cpu/reg_target<12>
    SLICE_X40Y167.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X40Y169.G4     net (fanout=4)        0.334   u1_plasma_top/data_write<28>
    SLICE_X40Y169.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.816ns logic, 4.797ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y19.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.759 - 0.722)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y153.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    RAMB16_X3Y19.DIB0    net (fanout=3)        0.334   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<0>
    RAMB16_X3Y19.CLKB    Trckd_DIB   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (-0.012ns logic, 0.334ns route)
                                                       (-3.7% logic, 103.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_11 (SLICE_X36Y172.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_11 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_11 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y172.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_11
    SLICE_X36Y172.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<11>
    SLICE_X36Y172.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000261
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21 (SLICE_X30Y151.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y151.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21
    SLICE_X30Y151.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<21>
    SLICE_X30Y151.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux000041
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X3Y29.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKB)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Location pin: RAMB16_X3Y29.CLKB
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.187ns|            0|            0|            0|    112140879|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      6.160ns|     11.604ns|            0|            0|          117|    112140762|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     23.208ns|          N/A|            0|            0|    112140762|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.527|         |    6.106|    2.929|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 112140879 paths, 0 nets, and 15757 connections

Design statistics:
   Minimum period:  23.208ns{1}   (Maximum frequency:  43.089MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  3 21:22:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



