// generated by newgenasym  Thu Apr 23 14:35:55 2009


module ad5601 (gnd, sclk, sdin, \sync# , vdd, vout);
    input gnd;
    inout sclk;
    inout sdin;
    inout \sync# ;
    input vdd;
    inout vout;


    initial
        begin
        end

endmodule
