#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11de22f80 .scope module, "tb_MIPS_Processor" "tb_MIPS_Processor" 2 2;
 .timescale -9 -12;
v0x600000735170_0 .var "clk", 0 0;
v0x600000735200_0 .var "reset", 0 0;
S_0x11de241a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 53, 2 53 0, S_0x11de22f80;
 .timescale -9 -12;
v0x600000738360_0 .var/i "i", 31 0;
S_0x11de24310 .scope function.vec4.s32, "dMem" "dMem" 2 31, 2 31 0, S_0x11de22f80;
 .timescale -9 -12;
; Variable dMem is vec4 return value of scope S_0x11de24310
v0x60000073b2a0_0 .var/i "idx", 31 0;
TD_tb_MIPS_Processor.dMem ;
    %load/vec4 v0x60000073b2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 13, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 21, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 34, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 55, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 89, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x11de0bd30 .scope module, "uut" "MIPS_Processor_8Stage" 2 7, 3 1 0, S_0x11de22f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x600001e31730 .functor BUFZ 1, v0x600000731b90_0, C4<0>, C4<0>, C4<0>;
L_0x600001e31e30 .functor BUFZ 5, v0x600000731cb0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x600001e32060 .functor BUFZ 32, v0x600000731a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000731d40_0 .net "EX_ALUControl", 3 0, v0x60000073b690_0;  1 drivers
v0x600000731dd0_0 .net "EX_ALUOp", 1 0, v0x60000073d560_0;  1 drivers
v0x600000731e60_0 .net "EX_ALUSrc", 0 0, v0x60000073d680_0;  1 drivers
v0x600000731ef0_0 .net "EX_Branch", 0 0, v0x60000073d7a0_0;  1 drivers
v0x600000731f80_0 .net "EX_Jump", 0 0, v0x60000073d8c0_0;  1 drivers
v0x600000732010_0 .net "EX_MemRead", 0 0, v0x60000073d9e0_0;  1 drivers
v0x6000007320a0_0 .net "EX_MemToReg", 0 0, v0x60000073db00_0;  1 drivers
v0x600000732130_0 .net "EX_MemWrite", 0 0, v0x60000073dc20_0;  1 drivers
v0x6000007321c0_0 .net "EX_RegDst", 0 0, v0x60000073dd40_0;  1 drivers
v0x600000732250_0 .net "EX_RegWrite", 0 0, v0x60000073de60_0;  1 drivers
v0x6000007322e0_0 .net "EX_funct", 5 0, v0x60000073e010_0;  1 drivers
v0x600000732370_0 .net "EX_pc", 31 0, v0x60000073e130_0;  1 drivers
v0x600000732400_0 .net "EX_rd", 4 0, v0x60000073e250_0;  1 drivers
v0x600000732490_0 .net "EX_rs", 4 0, v0x60000073e520_0;  1 drivers
v0x600000732520_0 .net "EX_rs_data", 31 0, v0x60000073e400_0;  1 drivers
v0x6000007325b0_0 .net "EX_rt", 4 0, v0x60000073e760_0;  1 drivers
v0x600000732640_0 .net "EX_rt_data", 31 0, v0x60000073e640_0;  1 drivers
v0x6000007326d0_0 .net "EX_sign_ext_imm", 31 0, v0x60000073e880_0;  1 drivers
v0x600000732760_0 .net "FW_regwrite", 0 0, v0x600000731b90_0;  1 drivers
v0x6000007327f0_0 .net "FW_write_data", 31 0, v0x600000731a70_0;  1 drivers
v0x600000732880_0 .net "FW_write_reg", 4 0, v0x600000731cb0_0;  1 drivers
v0x600000732910_0 .net "ID_ALUOp", 1 0, v0x60000073b840_0;  1 drivers
v0x6000007329a0_0 .net "ID_ALUSrc", 0 0, v0x60000073b8d0_0;  1 drivers
v0x600000732a30_0 .net "ID_Branch", 0 0, v0x60000073b960_0;  1 drivers
v0x600000732ac0_0 .net "ID_Jump", 0 0, v0x60000073b9f0_0;  1 drivers
v0x600000732b50_0 .net "ID_MemRead", 0 0, v0x60000073ba80_0;  1 drivers
v0x600000732be0_0 .net "ID_MemToReg", 0 0, v0x60000073bb10_0;  1 drivers
v0x600000732c70_0 .net "ID_MemWrite", 0 0, v0x60000073bba0_0;  1 drivers
v0x600000732d00_0 .net "ID_RegDst", 0 0, v0x60000073bc30_0;  1 drivers
v0x600000732d90_0 .net "ID_RegWrite", 0 0, v0x60000073bcc0_0;  1 drivers
v0x600000732e20_0 .net "IF_PR_instruction", 31 0, v0x60000073eac0_0;  1 drivers
v0x600000732eb0_0 .net "IF_PR_pc", 31 0, v0x60000073ebe0_0;  1 drivers
v0x600000732f40_0 .net "IF_instruction", 31 0, L_0x600001e32370;  1 drivers
v0x600000732fd0_0 .net "IF_pc_plus4", 31 0, L_0x600000438960;  1 drivers
v0x600000733060_0 .net "MEM_WB_RegWrite", 0 0, L_0x600001e31730;  1 drivers
v0x6000007330f0_0 .net "MEM_WB_result", 31 0, L_0x600001e32060;  1 drivers
v0x600000733180_0 .net "MEM_WB_result_internal", 31 0, L_0x6000004397c0;  1 drivers
v0x600000733210_0 .net "MEM_WB_write_reg", 4 0, L_0x600001e31e30;  1 drivers
v0x6000007332a0_0 .net "MR_Branch", 0 0, v0x60000073c900_0;  1 drivers
v0x600000733330_0 .net "MR_MemRead", 0 0, v0x60000073ca20_0;  1 drivers
v0x6000007333c0_0 .net "MR_MemToReg", 0 0, v0x60000073cb40_0;  1 drivers
v0x600000733450_0 .net "MR_MemWrite", 0 0, v0x60000073cc60_0;  1 drivers
v0x6000007334e0_0 .net "MR_RegWrite", 0 0, v0x60000073cd80_0;  1 drivers
v0x600000733570_0 .net "MR_alu_result", 31 0, v0x60000073cea0_0;  1 drivers
v0x600000733600_0 .net "MR_branch_target", 31 0, v0x60000073cfc0_0;  1 drivers
v0x600000733690_0 .net "MR_rt_data", 31 0, v0x60000073d200_0;  1 drivers
v0x600000733720_0 .net "MR_write_reg", 4 0, v0x60000073d320_0;  1 drivers
v0x6000007337b0_0 .net "MR_zero", 0 0, v0x60000073d440_0;  1 drivers
v0x600000733840_0 .net "MW_MemRead", 0 0, v0x60000073f180_0;  1 drivers
v0x6000007338d0_0 .net "MW_MemToReg", 0 0, v0x60000073f2a0_0;  1 drivers
v0x600000733960_0 .net "MW_MemWrite", 0 0, v0x60000073f3c0_0;  1 drivers
v0x6000007339f0_0 .net "MW_RegWrite", 0 0, v0x60000073f4e0_0;  1 drivers
v0x600000733a80_0 .net "MW_alu_result", 31 0, v0x60000073f600_0;  1 drivers
v0x600000733b10_0 .net "MW_read_data", 31 0, v0x60000073f7b0_0;  1 drivers
v0x600000733ba0_0 .net "MW_rt_data", 31 0, v0x60000073f960_0;  1 drivers
v0x600000733c30_0 .net "MW_write_reg", 4 0, v0x60000073fa80_0;  1 drivers
v0x600000733cc0_0 .var "PC", 31 0;
v0x600000733d50_0 .net "PR_ID_instr", 31 0, v0x600000730360_0;  1 drivers
v0x600000733de0_0 .net "PR_ID_pc", 31 0, v0x600000730480_0;  1 drivers
v0x600000733e70_0 .net "PR_ID_rs_data", 31 0, v0x600000730630_0;  1 drivers
v0x600000733f00_0 .net "PR_ID_rt_data", 31 0, v0x600000730750_0;  1 drivers
v0x600000734000_0 .net "WB_MemToReg", 0 0, v0x60000073fba0_0;  1 drivers
v0x600000734090_0 .net "WB_RegWrite", 0 0, v0x60000073fcc0_0;  1 drivers
v0x600000734120_0 .net "WB_alu_result", 31 0, v0x60000073fde0_0;  1 drivers
v0x6000007341b0_0 .net "WB_read_data", 31 0, v0x600000730000_0;  1 drivers
v0x600000734240_0 .net "WB_write_reg", 4 0, v0x6000007301b0_0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000007342d0_0 .net/2u *"_ivl_0", 31 0, L_0x120078010;  1 drivers
v0x600000734360_0 .net *"_ivl_21", 0 0, L_0x600000439220;  1 drivers
v0x6000007343f0_0 .net *"_ivl_22", 15 0, L_0x6000004392c0;  1 drivers
v0x600000734480_0 .net *"_ivl_30", 31 0, L_0x600000439680;  1 drivers
v0x600000734510_0 .net *"_ivl_32", 29 0, L_0x6000004395e0;  1 drivers
L_0x120078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007345a0_0 .net *"_ivl_34", 1 0, L_0x120078250;  1 drivers
v0x600000734630_0 .net "alu_operand2", 31 0, L_0x600000439400;  1 drivers
v0x6000007346c0_0 .net "alu_result", 31 0, v0x60000073b4e0_0;  1 drivers
v0x600000734750_0 .net "alu_zero", 0 0, L_0x6000004394a0;  1 drivers
v0x6000007347e0_0 .net "branch_target", 31 0, L_0x600000439720;  1 drivers
v0x600000734870_0 .net "clk", 0 0, v0x600000735170_0;  1 drivers
v0x600000734900_0 .net "dummy_read_unused", 31 0, v0x60000073c750_0;  1 drivers
v0x600000734990_0 .net "ex_write_reg", 4 0, L_0x600000439540;  1 drivers
v0x600000734a20_0 .net "id_funct", 5 0, L_0x6000004390e0;  1 drivers
v0x600000734ab0_0 .net "id_immediate", 15 0, L_0x600000439180;  1 drivers
v0x600000734b40_0 .net "id_rd", 4 0, L_0x600000439040;  1 drivers
v0x600000734bd0_0 .net "id_rs", 4 0, L_0x600000438f00;  1 drivers
v0x600000734c60_0 .net "id_rt", 4 0, L_0x600000438fa0;  1 drivers
v0x600000734cf0_0 .net "mr_read_data", 31 0, v0x60000073c240_0;  1 drivers
v0x600000734d80_0 .net "opcode", 5 0, L_0x600000438e60;  1 drivers
v0x600000734e10_0 .net "pr_rs", 4 0, L_0x600000438140;  1 drivers
v0x600000734ea0_0 .net "pr_rs_data", 31 0, L_0x600000438a00;  1 drivers
v0x600000734f30_0 .net "pr_rt", 4 0, L_0x600000438820;  1 drivers
v0x600000734fc0_0 .net "pr_rt_data", 31 0, L_0x600000438dc0;  1 drivers
v0x600000735050_0 .net "reset", 0 0, v0x600000735200_0;  1 drivers
v0x6000007350e0_0 .net "sign_ext_imm", 31 0, L_0x600000439360;  1 drivers
L_0x600000438960 .arith/sum 32, v0x600000733cc0_0, L_0x120078010;
L_0x600000438140 .part v0x60000073eac0_0, 21, 5;
L_0x600000438820 .part v0x60000073eac0_0, 16, 5;
L_0x600000438e60 .part v0x600000730360_0, 26, 6;
L_0x600000438f00 .part v0x600000730360_0, 21, 5;
L_0x600000438fa0 .part v0x600000730360_0, 16, 5;
L_0x600000439040 .part v0x600000730360_0, 11, 5;
L_0x6000004390e0 .part v0x600000730360_0, 0, 6;
L_0x600000439180 .part v0x600000730360_0, 0, 16;
L_0x600000439220 .part L_0x600000439180, 15, 1;
LS_0x6000004392c0_0_0 .concat [ 1 1 1 1], L_0x600000439220, L_0x600000439220, L_0x600000439220, L_0x600000439220;
LS_0x6000004392c0_0_4 .concat [ 1 1 1 1], L_0x600000439220, L_0x600000439220, L_0x600000439220, L_0x600000439220;
LS_0x6000004392c0_0_8 .concat [ 1 1 1 1], L_0x600000439220, L_0x600000439220, L_0x600000439220, L_0x600000439220;
LS_0x6000004392c0_0_12 .concat [ 1 1 1 1], L_0x600000439220, L_0x600000439220, L_0x600000439220, L_0x600000439220;
L_0x6000004392c0 .concat [ 4 4 4 4], LS_0x6000004392c0_0_0, LS_0x6000004392c0_0_4, LS_0x6000004392c0_0_8, LS_0x6000004392c0_0_12;
L_0x600000439360 .concat [ 16 16 0 0], L_0x600000439180, L_0x6000004392c0;
L_0x600000439400 .functor MUXZ 32, v0x60000073e640_0, v0x60000073e880_0, v0x60000073d680_0, C4<>;
L_0x600000439540 .functor MUXZ 5, v0x60000073e760_0, v0x60000073e250_0, v0x60000073dd40_0, C4<>;
L_0x6000004395e0 .part v0x60000073e880_0, 0, 30;
L_0x600000439680 .concat [ 2 30 0 0], L_0x120078250, L_0x6000004395e0;
L_0x600000439720 .arith/sum 32, v0x60000073e130_0, L_0x600000439680;
L_0x6000004397c0 .functor MUXZ 32, v0x60000073fde0_0, v0x600000730000_0, v0x60000073fba0_0, C4<>;
S_0x11de0bea0 .scope module, "alu" "ALU" 3 144, 4 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x60000073b330_0 .net "A", 31 0, v0x60000073e400_0;  alias, 1 drivers
v0x60000073b3c0_0 .net "ALUControl", 3 0, v0x60000073b690_0;  alias, 1 drivers
v0x60000073b450_0 .net "B", 31 0, L_0x600000439400;  alias, 1 drivers
v0x60000073b4e0_0 .var "Result", 31 0;
v0x60000073b570_0 .net "Zero", 0 0, L_0x6000004394a0;  alias, 1 drivers
L_0x120078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000073b600_0 .net/2u *"_ivl_0", 31 0, L_0x120078208;  1 drivers
E_0x600002029180 .event anyedge, v0x60000073b3c0_0, v0x60000073b330_0, v0x60000073b450_0;
L_0x6000004394a0 .cmp/eq 32, v0x60000073b4e0_0, L_0x120078208;
S_0x11de0aa60 .scope module, "alu_ctrl" "ALU_Control" 3 136, 5 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x60000073b690_0 .var "ALUControl", 3 0;
v0x60000073b720_0 .net "ALUOp", 1 0, v0x60000073d560_0;  alias, 1 drivers
v0x60000073b7b0_0 .net "funct", 5 0, v0x60000073e010_0;  alias, 1 drivers
E_0x600002029200 .event anyedge, v0x60000073b720_0, v0x60000073b7b0_0;
S_0x11de0abd0 .scope module, "ctrl" "Control_Unit" 3 76, 6 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x60000073b840_0 .var "ALUOp", 1 0;
v0x60000073b8d0_0 .var "ALUSrc", 0 0;
v0x60000073b960_0 .var "Branch", 0 0;
v0x60000073b9f0_0 .var "Jump", 0 0;
v0x60000073ba80_0 .var "MemRead", 0 0;
v0x60000073bb10_0 .var "MemToReg", 0 0;
v0x60000073bba0_0 .var "MemWrite", 0 0;
v0x60000073bc30_0 .var "RegDst", 0 0;
v0x60000073bcc0_0 .var "RegWrite", 0 0;
v0x60000073bd50_0 .net "opcode", 5 0, L_0x600000438e60;  alias, 1 drivers
E_0x600002029240 .event anyedge, v0x60000073bd50_0;
S_0x11de05070 .scope module, "dmem" "Data_Memory" 3 186, 7 2 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x60000073be70_0 .net "MemRead", 0 0, v0x60000073ca20_0;  alias, 1 drivers
L_0x120078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000073bf00_0 .net "MemWrite", 0 0, L_0x120078298;  1 drivers
v0x60000073c000_0 .net "addr", 31 0, v0x60000073cea0_0;  alias, 1 drivers
v0x60000073c090_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073c120_0 .var/i "i", 31 0;
v0x60000073c1b0 .array "memory", 63 0, 31 0;
v0x60000073c240_0 .var "read_data", 31 0;
L_0x1200782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000073c2d0_0 .net "write_data", 31 0, L_0x1200782e0;  1 drivers
v0x60000073c1b0_0 .array/port v0x60000073c1b0, 0;
v0x60000073c1b0_1 .array/port v0x60000073c1b0, 1;
E_0x600002029280/0 .event anyedge, v0x60000073be70_0, v0x60000073c000_0, v0x60000073c1b0_0, v0x60000073c1b0_1;
v0x60000073c1b0_2 .array/port v0x60000073c1b0, 2;
v0x60000073c1b0_3 .array/port v0x60000073c1b0, 3;
v0x60000073c1b0_4 .array/port v0x60000073c1b0, 4;
v0x60000073c1b0_5 .array/port v0x60000073c1b0, 5;
E_0x600002029280/1 .event anyedge, v0x60000073c1b0_2, v0x60000073c1b0_3, v0x60000073c1b0_4, v0x60000073c1b0_5;
v0x60000073c1b0_6 .array/port v0x60000073c1b0, 6;
v0x60000073c1b0_7 .array/port v0x60000073c1b0, 7;
v0x60000073c1b0_8 .array/port v0x60000073c1b0, 8;
v0x60000073c1b0_9 .array/port v0x60000073c1b0, 9;
E_0x600002029280/2 .event anyedge, v0x60000073c1b0_6, v0x60000073c1b0_7, v0x60000073c1b0_8, v0x60000073c1b0_9;
v0x60000073c1b0_10 .array/port v0x60000073c1b0, 10;
v0x60000073c1b0_11 .array/port v0x60000073c1b0, 11;
v0x60000073c1b0_12 .array/port v0x60000073c1b0, 12;
v0x60000073c1b0_13 .array/port v0x60000073c1b0, 13;
E_0x600002029280/3 .event anyedge, v0x60000073c1b0_10, v0x60000073c1b0_11, v0x60000073c1b0_12, v0x60000073c1b0_13;
v0x60000073c1b0_14 .array/port v0x60000073c1b0, 14;
v0x60000073c1b0_15 .array/port v0x60000073c1b0, 15;
v0x60000073c1b0_16 .array/port v0x60000073c1b0, 16;
v0x60000073c1b0_17 .array/port v0x60000073c1b0, 17;
E_0x600002029280/4 .event anyedge, v0x60000073c1b0_14, v0x60000073c1b0_15, v0x60000073c1b0_16, v0x60000073c1b0_17;
v0x60000073c1b0_18 .array/port v0x60000073c1b0, 18;
v0x60000073c1b0_19 .array/port v0x60000073c1b0, 19;
v0x60000073c1b0_20 .array/port v0x60000073c1b0, 20;
v0x60000073c1b0_21 .array/port v0x60000073c1b0, 21;
E_0x600002029280/5 .event anyedge, v0x60000073c1b0_18, v0x60000073c1b0_19, v0x60000073c1b0_20, v0x60000073c1b0_21;
v0x60000073c1b0_22 .array/port v0x60000073c1b0, 22;
v0x60000073c1b0_23 .array/port v0x60000073c1b0, 23;
v0x60000073c1b0_24 .array/port v0x60000073c1b0, 24;
v0x60000073c1b0_25 .array/port v0x60000073c1b0, 25;
E_0x600002029280/6 .event anyedge, v0x60000073c1b0_22, v0x60000073c1b0_23, v0x60000073c1b0_24, v0x60000073c1b0_25;
v0x60000073c1b0_26 .array/port v0x60000073c1b0, 26;
v0x60000073c1b0_27 .array/port v0x60000073c1b0, 27;
v0x60000073c1b0_28 .array/port v0x60000073c1b0, 28;
v0x60000073c1b0_29 .array/port v0x60000073c1b0, 29;
E_0x600002029280/7 .event anyedge, v0x60000073c1b0_26, v0x60000073c1b0_27, v0x60000073c1b0_28, v0x60000073c1b0_29;
v0x60000073c1b0_30 .array/port v0x60000073c1b0, 30;
v0x60000073c1b0_31 .array/port v0x60000073c1b0, 31;
v0x60000073c1b0_32 .array/port v0x60000073c1b0, 32;
v0x60000073c1b0_33 .array/port v0x60000073c1b0, 33;
E_0x600002029280/8 .event anyedge, v0x60000073c1b0_30, v0x60000073c1b0_31, v0x60000073c1b0_32, v0x60000073c1b0_33;
v0x60000073c1b0_34 .array/port v0x60000073c1b0, 34;
v0x60000073c1b0_35 .array/port v0x60000073c1b0, 35;
v0x60000073c1b0_36 .array/port v0x60000073c1b0, 36;
v0x60000073c1b0_37 .array/port v0x60000073c1b0, 37;
E_0x600002029280/9 .event anyedge, v0x60000073c1b0_34, v0x60000073c1b0_35, v0x60000073c1b0_36, v0x60000073c1b0_37;
v0x60000073c1b0_38 .array/port v0x60000073c1b0, 38;
v0x60000073c1b0_39 .array/port v0x60000073c1b0, 39;
v0x60000073c1b0_40 .array/port v0x60000073c1b0, 40;
v0x60000073c1b0_41 .array/port v0x60000073c1b0, 41;
E_0x600002029280/10 .event anyedge, v0x60000073c1b0_38, v0x60000073c1b0_39, v0x60000073c1b0_40, v0x60000073c1b0_41;
v0x60000073c1b0_42 .array/port v0x60000073c1b0, 42;
v0x60000073c1b0_43 .array/port v0x60000073c1b0, 43;
v0x60000073c1b0_44 .array/port v0x60000073c1b0, 44;
v0x60000073c1b0_45 .array/port v0x60000073c1b0, 45;
E_0x600002029280/11 .event anyedge, v0x60000073c1b0_42, v0x60000073c1b0_43, v0x60000073c1b0_44, v0x60000073c1b0_45;
v0x60000073c1b0_46 .array/port v0x60000073c1b0, 46;
v0x60000073c1b0_47 .array/port v0x60000073c1b0, 47;
v0x60000073c1b0_48 .array/port v0x60000073c1b0, 48;
v0x60000073c1b0_49 .array/port v0x60000073c1b0, 49;
E_0x600002029280/12 .event anyedge, v0x60000073c1b0_46, v0x60000073c1b0_47, v0x60000073c1b0_48, v0x60000073c1b0_49;
v0x60000073c1b0_50 .array/port v0x60000073c1b0, 50;
v0x60000073c1b0_51 .array/port v0x60000073c1b0, 51;
v0x60000073c1b0_52 .array/port v0x60000073c1b0, 52;
v0x60000073c1b0_53 .array/port v0x60000073c1b0, 53;
E_0x600002029280/13 .event anyedge, v0x60000073c1b0_50, v0x60000073c1b0_51, v0x60000073c1b0_52, v0x60000073c1b0_53;
v0x60000073c1b0_54 .array/port v0x60000073c1b0, 54;
v0x60000073c1b0_55 .array/port v0x60000073c1b0, 55;
v0x60000073c1b0_56 .array/port v0x60000073c1b0, 56;
v0x60000073c1b0_57 .array/port v0x60000073c1b0, 57;
E_0x600002029280/14 .event anyedge, v0x60000073c1b0_54, v0x60000073c1b0_55, v0x60000073c1b0_56, v0x60000073c1b0_57;
v0x60000073c1b0_58 .array/port v0x60000073c1b0, 58;
v0x60000073c1b0_59 .array/port v0x60000073c1b0, 59;
v0x60000073c1b0_60 .array/port v0x60000073c1b0, 60;
v0x60000073c1b0_61 .array/port v0x60000073c1b0, 61;
E_0x600002029280/15 .event anyedge, v0x60000073c1b0_58, v0x60000073c1b0_59, v0x60000073c1b0_60, v0x60000073c1b0_61;
v0x60000073c1b0_62 .array/port v0x60000073c1b0, 62;
v0x60000073c1b0_63 .array/port v0x60000073c1b0, 63;
E_0x600002029280/16 .event anyedge, v0x60000073c1b0_62, v0x60000073c1b0_63;
E_0x600002029280 .event/or E_0x600002029280/0, E_0x600002029280/1, E_0x600002029280/2, E_0x600002029280/3, E_0x600002029280/4, E_0x600002029280/5, E_0x600002029280/6, E_0x600002029280/7, E_0x600002029280/8, E_0x600002029280/9, E_0x600002029280/10, E_0x600002029280/11, E_0x600002029280/12, E_0x600002029280/13, E_0x600002029280/14, E_0x600002029280/15, E_0x600002029280/16;
E_0x6000020292c0 .event posedge, v0x60000073c090_0;
S_0x11de051e0 .scope module, "dmem_write_port" "Data_Memory" 3 221, 7 2 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_0x120078328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000073c3f0_0 .net "MemRead", 0 0, L_0x120078328;  1 drivers
v0x60000073c480_0 .net "MemWrite", 0 0, v0x60000073f3c0_0;  alias, 1 drivers
v0x60000073c510_0 .net "addr", 31 0, v0x60000073f600_0;  alias, 1 drivers
v0x60000073c5a0_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073c630_0 .var/i "i", 31 0;
v0x60000073c6c0 .array "memory", 63 0, 31 0;
v0x60000073c750_0 .var "read_data", 31 0;
v0x60000073c7e0_0 .net "write_data", 31 0, v0x60000073f960_0;  alias, 1 drivers
v0x60000073c6c0_0 .array/port v0x60000073c6c0, 0;
v0x60000073c6c0_1 .array/port v0x60000073c6c0, 1;
E_0x600002029380/0 .event anyedge, v0x60000073c3f0_0, v0x60000073c510_0, v0x60000073c6c0_0, v0x60000073c6c0_1;
v0x60000073c6c0_2 .array/port v0x60000073c6c0, 2;
v0x60000073c6c0_3 .array/port v0x60000073c6c0, 3;
v0x60000073c6c0_4 .array/port v0x60000073c6c0, 4;
v0x60000073c6c0_5 .array/port v0x60000073c6c0, 5;
E_0x600002029380/1 .event anyedge, v0x60000073c6c0_2, v0x60000073c6c0_3, v0x60000073c6c0_4, v0x60000073c6c0_5;
v0x60000073c6c0_6 .array/port v0x60000073c6c0, 6;
v0x60000073c6c0_7 .array/port v0x60000073c6c0, 7;
v0x60000073c6c0_8 .array/port v0x60000073c6c0, 8;
v0x60000073c6c0_9 .array/port v0x60000073c6c0, 9;
E_0x600002029380/2 .event anyedge, v0x60000073c6c0_6, v0x60000073c6c0_7, v0x60000073c6c0_8, v0x60000073c6c0_9;
v0x60000073c6c0_10 .array/port v0x60000073c6c0, 10;
v0x60000073c6c0_11 .array/port v0x60000073c6c0, 11;
v0x60000073c6c0_12 .array/port v0x60000073c6c0, 12;
v0x60000073c6c0_13 .array/port v0x60000073c6c0, 13;
E_0x600002029380/3 .event anyedge, v0x60000073c6c0_10, v0x60000073c6c0_11, v0x60000073c6c0_12, v0x60000073c6c0_13;
v0x60000073c6c0_14 .array/port v0x60000073c6c0, 14;
v0x60000073c6c0_15 .array/port v0x60000073c6c0, 15;
v0x60000073c6c0_16 .array/port v0x60000073c6c0, 16;
v0x60000073c6c0_17 .array/port v0x60000073c6c0, 17;
E_0x600002029380/4 .event anyedge, v0x60000073c6c0_14, v0x60000073c6c0_15, v0x60000073c6c0_16, v0x60000073c6c0_17;
v0x60000073c6c0_18 .array/port v0x60000073c6c0, 18;
v0x60000073c6c0_19 .array/port v0x60000073c6c0, 19;
v0x60000073c6c0_20 .array/port v0x60000073c6c0, 20;
v0x60000073c6c0_21 .array/port v0x60000073c6c0, 21;
E_0x600002029380/5 .event anyedge, v0x60000073c6c0_18, v0x60000073c6c0_19, v0x60000073c6c0_20, v0x60000073c6c0_21;
v0x60000073c6c0_22 .array/port v0x60000073c6c0, 22;
v0x60000073c6c0_23 .array/port v0x60000073c6c0, 23;
v0x60000073c6c0_24 .array/port v0x60000073c6c0, 24;
v0x60000073c6c0_25 .array/port v0x60000073c6c0, 25;
E_0x600002029380/6 .event anyedge, v0x60000073c6c0_22, v0x60000073c6c0_23, v0x60000073c6c0_24, v0x60000073c6c0_25;
v0x60000073c6c0_26 .array/port v0x60000073c6c0, 26;
v0x60000073c6c0_27 .array/port v0x60000073c6c0, 27;
v0x60000073c6c0_28 .array/port v0x60000073c6c0, 28;
v0x60000073c6c0_29 .array/port v0x60000073c6c0, 29;
E_0x600002029380/7 .event anyedge, v0x60000073c6c0_26, v0x60000073c6c0_27, v0x60000073c6c0_28, v0x60000073c6c0_29;
v0x60000073c6c0_30 .array/port v0x60000073c6c0, 30;
v0x60000073c6c0_31 .array/port v0x60000073c6c0, 31;
v0x60000073c6c0_32 .array/port v0x60000073c6c0, 32;
v0x60000073c6c0_33 .array/port v0x60000073c6c0, 33;
E_0x600002029380/8 .event anyedge, v0x60000073c6c0_30, v0x60000073c6c0_31, v0x60000073c6c0_32, v0x60000073c6c0_33;
v0x60000073c6c0_34 .array/port v0x60000073c6c0, 34;
v0x60000073c6c0_35 .array/port v0x60000073c6c0, 35;
v0x60000073c6c0_36 .array/port v0x60000073c6c0, 36;
v0x60000073c6c0_37 .array/port v0x60000073c6c0, 37;
E_0x600002029380/9 .event anyedge, v0x60000073c6c0_34, v0x60000073c6c0_35, v0x60000073c6c0_36, v0x60000073c6c0_37;
v0x60000073c6c0_38 .array/port v0x60000073c6c0, 38;
v0x60000073c6c0_39 .array/port v0x60000073c6c0, 39;
v0x60000073c6c0_40 .array/port v0x60000073c6c0, 40;
v0x60000073c6c0_41 .array/port v0x60000073c6c0, 41;
E_0x600002029380/10 .event anyedge, v0x60000073c6c0_38, v0x60000073c6c0_39, v0x60000073c6c0_40, v0x60000073c6c0_41;
v0x60000073c6c0_42 .array/port v0x60000073c6c0, 42;
v0x60000073c6c0_43 .array/port v0x60000073c6c0, 43;
v0x60000073c6c0_44 .array/port v0x60000073c6c0, 44;
v0x60000073c6c0_45 .array/port v0x60000073c6c0, 45;
E_0x600002029380/11 .event anyedge, v0x60000073c6c0_42, v0x60000073c6c0_43, v0x60000073c6c0_44, v0x60000073c6c0_45;
v0x60000073c6c0_46 .array/port v0x60000073c6c0, 46;
v0x60000073c6c0_47 .array/port v0x60000073c6c0, 47;
v0x60000073c6c0_48 .array/port v0x60000073c6c0, 48;
v0x60000073c6c0_49 .array/port v0x60000073c6c0, 49;
E_0x600002029380/12 .event anyedge, v0x60000073c6c0_46, v0x60000073c6c0_47, v0x60000073c6c0_48, v0x60000073c6c0_49;
v0x60000073c6c0_50 .array/port v0x60000073c6c0, 50;
v0x60000073c6c0_51 .array/port v0x60000073c6c0, 51;
v0x60000073c6c0_52 .array/port v0x60000073c6c0, 52;
v0x60000073c6c0_53 .array/port v0x60000073c6c0, 53;
E_0x600002029380/13 .event anyedge, v0x60000073c6c0_50, v0x60000073c6c0_51, v0x60000073c6c0_52, v0x60000073c6c0_53;
v0x60000073c6c0_54 .array/port v0x60000073c6c0, 54;
v0x60000073c6c0_55 .array/port v0x60000073c6c0, 55;
v0x60000073c6c0_56 .array/port v0x60000073c6c0, 56;
v0x60000073c6c0_57 .array/port v0x60000073c6c0, 57;
E_0x600002029380/14 .event anyedge, v0x60000073c6c0_54, v0x60000073c6c0_55, v0x60000073c6c0_56, v0x60000073c6c0_57;
v0x60000073c6c0_58 .array/port v0x60000073c6c0, 58;
v0x60000073c6c0_59 .array/port v0x60000073c6c0, 59;
v0x60000073c6c0_60 .array/port v0x60000073c6c0, 60;
v0x60000073c6c0_61 .array/port v0x60000073c6c0, 61;
E_0x600002029380/15 .event anyedge, v0x60000073c6c0_58, v0x60000073c6c0_59, v0x60000073c6c0_60, v0x60000073c6c0_61;
v0x60000073c6c0_62 .array/port v0x60000073c6c0, 62;
v0x60000073c6c0_63 .array/port v0x60000073c6c0, 63;
E_0x600002029380/16 .event anyedge, v0x60000073c6c0_62, v0x60000073c6c0_63;
E_0x600002029380 .event/or E_0x600002029380/0, E_0x600002029380/1, E_0x600002029380/2, E_0x600002029380/3, E_0x600002029380/4, E_0x600002029380/5, E_0x600002029380/6, E_0x600002029380/7, E_0x600002029380/8, E_0x600002029380/9, E_0x600002029380/10, E_0x600002029380/11, E_0x600002029380/12, E_0x600002029380/13, E_0x600002029380/14, E_0x600002029380/15, E_0x600002029380/16;
S_0x11de04290 .scope module, "ex_mr_reg" "EX_MR" 3 159, 8 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg_in";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 1 "Branch_in";
    .port_info 7 /INPUT 32 "branch_target_in";
    .port_info 8 /INPUT 1 "zero_in";
    .port_info 9 /INPUT 32 "alu_result_in";
    .port_info 10 /INPUT 32 "rt_data_in";
    .port_info 11 /INPUT 5 "write_reg_in";
    .port_info 12 /OUTPUT 1 "MemToReg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemRead_out";
    .port_info 15 /OUTPUT 1 "MemWrite_out";
    .port_info 16 /OUTPUT 1 "Branch_out";
    .port_info 17 /OUTPUT 32 "branch_target_out";
    .port_info 18 /OUTPUT 1 "zero_out";
    .port_info 19 /OUTPUT 32 "alu_result_out";
    .port_info 20 /OUTPUT 32 "rt_data_out";
    .port_info 21 /OUTPUT 5 "write_reg_out";
v0x60000073c870_0 .net "Branch_in", 0 0, v0x60000073d7a0_0;  alias, 1 drivers
v0x60000073c900_0 .var "Branch_out", 0 0;
v0x60000073c990_0 .net "MemRead_in", 0 0, v0x60000073d9e0_0;  alias, 1 drivers
v0x60000073ca20_0 .var "MemRead_out", 0 0;
v0x60000073cab0_0 .net "MemToReg_in", 0 0, v0x60000073db00_0;  alias, 1 drivers
v0x60000073cb40_0 .var "MemToReg_out", 0 0;
v0x60000073cbd0_0 .net "MemWrite_in", 0 0, v0x60000073dc20_0;  alias, 1 drivers
v0x60000073cc60_0 .var "MemWrite_out", 0 0;
v0x60000073ccf0_0 .net "RegWrite_in", 0 0, v0x60000073de60_0;  alias, 1 drivers
v0x60000073cd80_0 .var "RegWrite_out", 0 0;
v0x60000073ce10_0 .net "alu_result_in", 31 0, v0x60000073b4e0_0;  alias, 1 drivers
v0x60000073cea0_0 .var "alu_result_out", 31 0;
v0x60000073cf30_0 .net "branch_target_in", 31 0, L_0x600000439720;  alias, 1 drivers
v0x60000073cfc0_0 .var "branch_target_out", 31 0;
v0x60000073d050_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073d0e0_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
v0x60000073d170_0 .net "rt_data_in", 31 0, v0x60000073e640_0;  alias, 1 drivers
v0x60000073d200_0 .var "rt_data_out", 31 0;
v0x60000073d290_0 .net "write_reg_in", 4 0, L_0x600000439540;  alias, 1 drivers
v0x60000073d320_0 .var "write_reg_out", 4 0;
v0x60000073d3b0_0 .net "zero_in", 0 0, L_0x6000004394a0;  alias, 1 drivers
v0x60000073d440_0 .var "zero_out", 0 0;
S_0x11de04400 .scope module, "id_ex_reg" "ID_EX" 3 95, 9 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst_in";
    .port_info 3 /INPUT 1 "ALUSrc_in";
    .port_info 4 /INPUT 1 "MemToReg_in";
    .port_info 5 /INPUT 1 "RegWrite_in";
    .port_info 6 /INPUT 1 "MemRead_in";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /INPUT 1 "Branch_in";
    .port_info 9 /INPUT 1 "Jump_in";
    .port_info 10 /INPUT 2 "ALUOp_in";
    .port_info 11 /INPUT 32 "pc_in";
    .port_info 12 /INPUT 32 "rs_data_in";
    .port_info 13 /INPUT 32 "rt_data_in";
    .port_info 14 /INPUT 32 "sign_ext_imm_in";
    .port_info 15 /INPUT 5 "rs_in";
    .port_info 16 /INPUT 5 "rt_in";
    .port_info 17 /INPUT 5 "rd_in";
    .port_info 18 /INPUT 6 "funct_in";
    .port_info 19 /OUTPUT 1 "RegDst_out";
    .port_info 20 /OUTPUT 1 "ALUSrc_out";
    .port_info 21 /OUTPUT 1 "MemToReg_out";
    .port_info 22 /OUTPUT 1 "RegWrite_out";
    .port_info 23 /OUTPUT 1 "MemRead_out";
    .port_info 24 /OUTPUT 1 "MemWrite_out";
    .port_info 25 /OUTPUT 1 "Branch_out";
    .port_info 26 /OUTPUT 1 "Jump_out";
    .port_info 27 /OUTPUT 2 "ALUOp_out";
    .port_info 28 /OUTPUT 32 "pc_out";
    .port_info 29 /OUTPUT 32 "rs_data_out";
    .port_info 30 /OUTPUT 32 "rt_data_out";
    .port_info 31 /OUTPUT 32 "sign_ext_imm_out";
    .port_info 32 /OUTPUT 5 "rs_out";
    .port_info 33 /OUTPUT 5 "rt_out";
    .port_info 34 /OUTPUT 5 "rd_out";
    .port_info 35 /OUTPUT 6 "funct_out";
v0x60000073d4d0_0 .net "ALUOp_in", 1 0, v0x60000073b840_0;  alias, 1 drivers
v0x60000073d560_0 .var "ALUOp_out", 1 0;
v0x60000073d5f0_0 .net "ALUSrc_in", 0 0, v0x60000073b8d0_0;  alias, 1 drivers
v0x60000073d680_0 .var "ALUSrc_out", 0 0;
v0x60000073d710_0 .net "Branch_in", 0 0, v0x60000073b960_0;  alias, 1 drivers
v0x60000073d7a0_0 .var "Branch_out", 0 0;
v0x60000073d830_0 .net "Jump_in", 0 0, v0x60000073b9f0_0;  alias, 1 drivers
v0x60000073d8c0_0 .var "Jump_out", 0 0;
v0x60000073d950_0 .net "MemRead_in", 0 0, v0x60000073ba80_0;  alias, 1 drivers
v0x60000073d9e0_0 .var "MemRead_out", 0 0;
v0x60000073da70_0 .net "MemToReg_in", 0 0, v0x60000073bb10_0;  alias, 1 drivers
v0x60000073db00_0 .var "MemToReg_out", 0 0;
v0x60000073db90_0 .net "MemWrite_in", 0 0, v0x60000073bba0_0;  alias, 1 drivers
v0x60000073dc20_0 .var "MemWrite_out", 0 0;
v0x60000073dcb0_0 .net "RegDst_in", 0 0, v0x60000073bc30_0;  alias, 1 drivers
v0x60000073dd40_0 .var "RegDst_out", 0 0;
v0x60000073ddd0_0 .net "RegWrite_in", 0 0, v0x60000073bcc0_0;  alias, 1 drivers
v0x60000073de60_0 .var "RegWrite_out", 0 0;
v0x60000073def0_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073df80_0 .net "funct_in", 5 0, L_0x6000004390e0;  alias, 1 drivers
v0x60000073e010_0 .var "funct_out", 5 0;
v0x60000073e0a0_0 .net "pc_in", 31 0, v0x600000730480_0;  alias, 1 drivers
v0x60000073e130_0 .var "pc_out", 31 0;
v0x60000073e1c0_0 .net "rd_in", 4 0, L_0x600000439040;  alias, 1 drivers
v0x60000073e250_0 .var "rd_out", 4 0;
v0x60000073e2e0_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
v0x60000073e370_0 .net "rs_data_in", 31 0, v0x600000730630_0;  alias, 1 drivers
v0x60000073e400_0 .var "rs_data_out", 31 0;
v0x60000073e490_0 .net "rs_in", 4 0, L_0x600000438f00;  alias, 1 drivers
v0x60000073e520_0 .var "rs_out", 4 0;
v0x60000073e5b0_0 .net "rt_data_in", 31 0, v0x600000730750_0;  alias, 1 drivers
v0x60000073e640_0 .var "rt_data_out", 31 0;
v0x60000073e6d0_0 .net "rt_in", 4 0, L_0x600000438fa0;  alias, 1 drivers
v0x60000073e760_0 .var "rt_out", 4 0;
v0x60000073e7f0_0 .net "sign_ext_imm_in", 31 0, L_0x600000439360;  alias, 1 drivers
v0x60000073e880_0 .var "sign_ext_imm_out", 31 0;
S_0x11de086d0 .scope module, "if_pr_reg" "IF_PR" 3 24, 10 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x60000073e9a0_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073ea30_0 .net "instr_in", 31 0, L_0x600001e32370;  alias, 1 drivers
v0x60000073eac0_0 .var "instr_out", 31 0;
v0x60000073eb50_0 .net "pc_in", 31 0, L_0x600000438960;  alias, 1 drivers
v0x60000073ebe0_0 .var "pc_out", 31 0;
v0x60000073ec70_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
S_0x11de08fc0 .scope module, "imem" "Instruction_Memory" 3 10, 11 1 0, S_0x11de0bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x600001e32370 .functor BUFZ 32, L_0x6000004388c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000073ed00_0 .net *"_ivl_0", 31 0, L_0x6000004388c0;  1 drivers
v0x60000073ed90_0 .net *"_ivl_3", 29 0, L_0x6000004380a0;  1 drivers
v0x60000073ee20_0 .net "addr", 31 0, v0x600000733cc0_0;  1 drivers
v0x60000073eeb0_0 .var/i "i", 31 0;
v0x60000073ef40_0 .net "instruction", 31 0, L_0x600001e32370;  alias, 1 drivers
v0x60000073efd0 .array "memory", 63 0, 31 0;
L_0x6000004388c0 .array/port v0x60000073efd0, L_0x6000004380a0;
L_0x6000004380a0 .part v0x600000733cc0_0, 2, 30;
S_0x11de09130 .scope module, "mr_mw_reg" "MR_MW" 3 198, 12 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg_in";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 32 "read_data_in";
    .port_info 8 /INPUT 32 "rt_data_in";
    .port_info 9 /INPUT 5 "write_reg_in";
    .port_info 10 /OUTPUT 1 "MemToReg_out";
    .port_info 11 /OUTPUT 1 "RegWrite_out";
    .port_info 12 /OUTPUT 1 "MemRead_out";
    .port_info 13 /OUTPUT 1 "MemWrite_out";
    .port_info 14 /OUTPUT 32 "alu_result_out";
    .port_info 15 /OUTPUT 32 "read_data_out";
    .port_info 16 /OUTPUT 32 "rt_data_out";
    .port_info 17 /OUTPUT 5 "write_reg_out";
v0x60000073f0f0_0 .net "MemRead_in", 0 0, v0x60000073ca20_0;  alias, 1 drivers
v0x60000073f180_0 .var "MemRead_out", 0 0;
v0x60000073f210_0 .net "MemToReg_in", 0 0, v0x60000073cb40_0;  alias, 1 drivers
v0x60000073f2a0_0 .var "MemToReg_out", 0 0;
v0x60000073f330_0 .net "MemWrite_in", 0 0, v0x60000073cc60_0;  alias, 1 drivers
v0x60000073f3c0_0 .var "MemWrite_out", 0 0;
v0x60000073f450_0 .net "RegWrite_in", 0 0, v0x60000073cd80_0;  alias, 1 drivers
v0x60000073f4e0_0 .var "RegWrite_out", 0 0;
v0x60000073f570_0 .net "alu_result_in", 31 0, v0x60000073cea0_0;  alias, 1 drivers
v0x60000073f600_0 .var "alu_result_out", 31 0;
v0x60000073f690_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073f720_0 .net "read_data_in", 31 0, v0x60000073c240_0;  alias, 1 drivers
v0x60000073f7b0_0 .var "read_data_out", 31 0;
v0x60000073f840_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
v0x60000073f8d0_0 .net "rt_data_in", 31 0, v0x60000073d200_0;  alias, 1 drivers
v0x60000073f960_0 .var "rt_data_out", 31 0;
v0x60000073f9f0_0 .net "write_reg_in", 4 0, v0x60000073d320_0;  alias, 1 drivers
v0x60000073fa80_0 .var "write_reg_out", 4 0;
S_0x11de06350 .scope module, "mw_wb_reg" "MW_WB" 3 233, 13 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg_in";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data_in";
    .port_info 6 /INPUT 5 "write_reg_in";
    .port_info 7 /OUTPUT 1 "MemToReg_out";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
    .port_info 10 /OUTPUT 32 "read_data_out";
    .port_info 11 /OUTPUT 5 "write_reg_out";
v0x60000073f060_0 .net "MemToReg_in", 0 0, v0x60000073f2a0_0;  alias, 1 drivers
v0x60000073fba0_0 .var "MemToReg_out", 0 0;
v0x60000073fc30_0 .net "RegWrite_in", 0 0, v0x60000073f4e0_0;  alias, 1 drivers
v0x60000073fcc0_0 .var "RegWrite_out", 0 0;
v0x60000073fd50_0 .net "alu_result_in", 31 0, v0x60000073f600_0;  alias, 1 drivers
v0x60000073fde0_0 .var "alu_result_out", 31 0;
v0x60000073fe70_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x60000073ff00_0 .net "read_data_in", 31 0, v0x60000073f7b0_0;  alias, 1 drivers
v0x600000730000_0 .var "read_data_out", 31 0;
v0x600000730090_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
v0x600000730120_0 .net "write_reg_in", 4 0, v0x60000073fa80_0;  alias, 1 drivers
v0x6000007301b0_0 .var "write_reg_out", 4 0;
S_0x11de064c0 .scope module, "pr_id_reg" "PR_ID" 3 50, 14 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "rs_data_in";
    .port_info 3 /INPUT 32 "rt_data_in";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "rs_data_out";
    .port_info 7 /OUTPUT 32 "rt_data_out";
    .port_info 8 /OUTPUT 32 "instr_out";
    .port_info 9 /OUTPUT 32 "pc_out";
v0x600000730240_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x6000007302d0_0 .net "instr_in", 31 0, v0x60000073eac0_0;  alias, 1 drivers
v0x600000730360_0 .var "instr_out", 31 0;
v0x6000007303f0_0 .net "pc_in", 31 0, v0x60000073ebe0_0;  alias, 1 drivers
v0x600000730480_0 .var "pc_out", 31 0;
v0x600000730510_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
v0x6000007305a0_0 .net "rs_data_in", 31 0, L_0x600000438a00;  alias, 1 drivers
v0x600000730630_0 .var "rs_data_out", 31 0;
v0x6000007306c0_0 .net "rt_data_in", 31 0, L_0x600000438dc0;  alias, 1 drivers
v0x600000730750_0 .var "rt_data_out", 31 0;
S_0x11de05c60 .scope module, "rf" "Register_File" 3 38, 15 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x600001e31c00 .functor AND 1, L_0x600001e31730, L_0x600000438640, C4<1>, C4<1>;
L_0x600001e31c70 .functor AND 1, L_0x600001e31c00, L_0x600000438280, C4<1>, C4<1>;
L_0x600001e32300 .functor AND 1, L_0x600001e31730, L_0x600000438aa0, C4<1>, C4<1>;
L_0x600001e321b0 .functor AND 1, L_0x600001e32300, L_0x600000438be0, C4<1>, C4<1>;
v0x6000007307e0_0 .net "RegWrite", 0 0, L_0x600001e31730;  alias, 1 drivers
v0x600000730870_0 .net *"_ivl_0", 0 0, L_0x600000438640;  1 drivers
v0x600000730900_0 .net *"_ivl_10", 0 0, L_0x600000438280;  1 drivers
v0x600000730990_0 .net *"_ivl_13", 0 0, L_0x600001e31c70;  1 drivers
v0x600000730a20_0 .net *"_ivl_14", 31 0, L_0x600000438460;  1 drivers
v0x600000730ab0_0 .net *"_ivl_16", 6 0, L_0x6000004386e0;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000730b40_0 .net *"_ivl_19", 1 0, L_0x1200780e8;  1 drivers
v0x600000730bd0_0 .net *"_ivl_22", 0 0, L_0x600000438aa0;  1 drivers
v0x600000730c60_0 .net *"_ivl_25", 0 0, L_0x600001e32300;  1 drivers
v0x600000730cf0_0 .net *"_ivl_26", 31 0, L_0x600000438b40;  1 drivers
L_0x120078130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000730d80_0 .net *"_ivl_29", 26 0, L_0x120078130;  1 drivers
v0x600000730e10_0 .net *"_ivl_3", 0 0, L_0x600001e31c00;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000730ea0_0 .net/2u *"_ivl_30", 31 0, L_0x120078178;  1 drivers
v0x600000730f30_0 .net *"_ivl_32", 0 0, L_0x600000438be0;  1 drivers
v0x600000730fc0_0 .net *"_ivl_35", 0 0, L_0x600001e321b0;  1 drivers
v0x600000731050_0 .net *"_ivl_36", 31 0, L_0x600000438c80;  1 drivers
v0x6000007310e0_0 .net *"_ivl_38", 6 0, L_0x600000438d20;  1 drivers
v0x600000731170_0 .net *"_ivl_4", 31 0, L_0x600000438000;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000731200_0 .net *"_ivl_41", 1 0, L_0x1200781c0;  1 drivers
L_0x120078058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000731290_0 .net *"_ivl_7", 26 0, L_0x120078058;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000731320_0 .net/2u *"_ivl_8", 31 0, L_0x1200780a0;  1 drivers
v0x6000007313b0_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x600000731440_0 .var/i "i", 31 0;
v0x6000007314d0_0 .net "read_data1", 31 0, L_0x600000438a00;  alias, 1 drivers
v0x600000731560_0 .net "read_data2", 31 0, L_0x600000438dc0;  alias, 1 drivers
v0x6000007315f0_0 .net "read_reg1", 4 0, L_0x600000438140;  alias, 1 drivers
v0x600000731680_0 .net "read_reg2", 4 0, L_0x600000438820;  alias, 1 drivers
v0x600000731710 .array "registers", 0 31, 31 0;
v0x6000007317a0_0 .net "write_data", 31 0, L_0x600001e32060;  alias, 1 drivers
v0x600000731830_0 .net "write_reg", 4 0, L_0x600001e31e30;  alias, 1 drivers
L_0x600000438640 .cmp/eq 5, L_0x600001e31e30, L_0x600000438140;
L_0x600000438000 .concat [ 5 27 0 0], L_0x600001e31e30, L_0x120078058;
L_0x600000438280 .cmp/ne 32, L_0x600000438000, L_0x1200780a0;
L_0x600000438460 .array/port v0x600000731710, L_0x6000004386e0;
L_0x6000004386e0 .concat [ 5 2 0 0], L_0x600000438140, L_0x1200780e8;
L_0x600000438a00 .functor MUXZ 32, L_0x600000438460, L_0x600001e32060, L_0x600001e31c70, C4<>;
L_0x600000438aa0 .cmp/eq 5, L_0x600001e31e30, L_0x600000438820;
L_0x600000438b40 .concat [ 5 27 0 0], L_0x600001e31e30, L_0x120078130;
L_0x600000438be0 .cmp/ne 32, L_0x600000438b40, L_0x120078178;
L_0x600000438c80 .array/port v0x600000731710, L_0x600000438d20;
L_0x600000438d20 .concat [ 5 2 0 0], L_0x600000438820, L_0x1200781c0;
L_0x600000438dc0 .functor MUXZ 32, L_0x600000438c80, L_0x600001e32060, L_0x600001e321b0, C4<>;
S_0x11de05dd0 .scope module, "wb_fw_reg" "WB_FW" 3 255, 16 1 0, S_0x11de0bd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_reg_in";
    .port_info 3 /INPUT 32 "wb_data_in";
    .port_info 4 /INPUT 1 "wb_regwrite_in";
    .port_info 5 /OUTPUT 5 "write_reg_out";
    .port_info 6 /OUTPUT 32 "wb_data_out";
    .port_info 7 /OUTPUT 1 "wb_regwrite_out";
v0x6000007318c0_0 .net "clk", 0 0, v0x600000735170_0;  alias, 1 drivers
v0x600000731950_0 .net "reset", 0 0, v0x600000735200_0;  alias, 1 drivers
v0x6000007319e0_0 .net "wb_data_in", 31 0, L_0x6000004397c0;  alias, 1 drivers
v0x600000731a70_0 .var "wb_data_out", 31 0;
v0x600000731b00_0 .net "wb_regwrite_in", 0 0, v0x60000073fcc0_0;  alias, 1 drivers
v0x600000731b90_0 .var "wb_regwrite_out", 0 0;
v0x600000731c20_0 .net "write_reg_in", 4 0, v0x6000007301b0_0;  alias, 1 drivers
v0x600000731cb0_0 .var "write_reg_out", 4 0;
    .scope S_0x11de08fc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000073eeb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x60000073eeb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x60000073eeb0_0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %load/vec4 v0x60000073eeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000073eeb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 8224, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 537198600, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 2896363520, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 4196384, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 6295584, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 547684356, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 537329674, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 277282821, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 134217738, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x60000073eeb0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x60000073eeb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x60000073eeb0_0;
    %store/vec4a v0x60000073efd0, 4, 0;
    %load/vec4 v0x60000073eeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000073eeb0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_0x11de086d0;
T_2 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x60000073ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073ebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073eac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000073eb50_0;
    %assign/vec4 v0x60000073ebe0_0, 0;
    %load/vec4 v0x60000073ea30_0;
    %assign/vec4 v0x60000073eac0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11de05c60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000731440_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600000731440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000731440_0;
    %store/vec4a v0x600000731710, 4, 0;
    %load/vec4 v0x600000731440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000731440_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x11de05c60;
T_4 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x6000007307e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x600000731830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000007317a0_0;
    %load/vec4 v0x600000731830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000731710, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11de064c0;
T_5 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x600000730510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000730630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000730750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000730360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000730480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000007305a0_0;
    %assign/vec4 v0x600000730630_0, 0;
    %load/vec4 v0x6000007306c0_0;
    %assign/vec4 v0x600000730750_0, 0;
    %load/vec4 v0x6000007302d0_0;
    %assign/vec4 v0x600000730360_0, 0;
    %load/vec4 v0x6000007303f0_0;
    %assign/vec4 v0x600000730480_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11de0abd0;
T_6 ;
    %wait E_0x600002029240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073bcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073ba80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000073b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000073b840_0, 0, 2;
    %load/vec4 v0x60000073bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073bc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073bcc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000073b840_0, 0, 2;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073bb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073bcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073ba80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000073b840_0, 0, 2;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073bba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000073b840_0, 0, 2;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073b960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000073b840_0, 0, 2;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073bcc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000073b840_0, 0, 2;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000073b9f0_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11de04400;
T_7 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x60000073e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073d8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000073d560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073e130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073e400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073e640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073e880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000073e520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000073e760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000073e250_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000073e010_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000073dcb0_0;
    %assign/vec4 v0x60000073dd40_0, 0;
    %load/vec4 v0x60000073d5f0_0;
    %assign/vec4 v0x60000073d680_0, 0;
    %load/vec4 v0x60000073da70_0;
    %assign/vec4 v0x60000073db00_0, 0;
    %load/vec4 v0x60000073ddd0_0;
    %assign/vec4 v0x60000073de60_0, 0;
    %load/vec4 v0x60000073d950_0;
    %assign/vec4 v0x60000073d9e0_0, 0;
    %load/vec4 v0x60000073db90_0;
    %assign/vec4 v0x60000073dc20_0, 0;
    %load/vec4 v0x60000073d710_0;
    %assign/vec4 v0x60000073d7a0_0, 0;
    %load/vec4 v0x60000073d830_0;
    %assign/vec4 v0x60000073d8c0_0, 0;
    %load/vec4 v0x60000073d4d0_0;
    %assign/vec4 v0x60000073d560_0, 0;
    %load/vec4 v0x60000073e0a0_0;
    %assign/vec4 v0x60000073e130_0, 0;
    %load/vec4 v0x60000073e370_0;
    %assign/vec4 v0x60000073e400_0, 0;
    %load/vec4 v0x60000073e5b0_0;
    %assign/vec4 v0x60000073e640_0, 0;
    %load/vec4 v0x60000073e7f0_0;
    %assign/vec4 v0x60000073e880_0, 0;
    %load/vec4 v0x60000073e490_0;
    %assign/vec4 v0x60000073e520_0, 0;
    %load/vec4 v0x60000073e6d0_0;
    %assign/vec4 v0x60000073e760_0, 0;
    %load/vec4 v0x60000073e1c0_0;
    %assign/vec4 v0x60000073e250_0, 0;
    %load/vec4 v0x60000073df80_0;
    %assign/vec4 v0x60000073e010_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11de0aa60;
T_8 ;
    %wait E_0x600002029200;
    %load/vec4 v0x60000073b720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x60000073b7b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000073b690_0, 0, 4;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11de0bea0;
T_9 ;
    %wait E_0x600002029180;
    %load/vec4 v0x60000073b3c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000073b4e0_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x60000073b330_0;
    %load/vec4 v0x60000073b450_0;
    %add;
    %store/vec4 v0x60000073b4e0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x60000073b330_0;
    %load/vec4 v0x60000073b450_0;
    %sub;
    %store/vec4 v0x60000073b4e0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x60000073b330_0;
    %load/vec4 v0x60000073b450_0;
    %and;
    %store/vec4 v0x60000073b4e0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x60000073b330_0;
    %load/vec4 v0x60000073b450_0;
    %or;
    %store/vec4 v0x60000073b4e0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11de04290;
T_10 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x60000073d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073c900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073d440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073cea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073d200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000073d320_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000073cab0_0;
    %assign/vec4 v0x60000073cb40_0, 0;
    %load/vec4 v0x60000073ccf0_0;
    %assign/vec4 v0x60000073cd80_0, 0;
    %load/vec4 v0x60000073c990_0;
    %assign/vec4 v0x60000073ca20_0, 0;
    %load/vec4 v0x60000073cbd0_0;
    %assign/vec4 v0x60000073cc60_0, 0;
    %load/vec4 v0x60000073c870_0;
    %assign/vec4 v0x60000073c900_0, 0;
    %load/vec4 v0x60000073cf30_0;
    %assign/vec4 v0x60000073cfc0_0, 0;
    %load/vec4 v0x60000073d3b0_0;
    %assign/vec4 v0x60000073d440_0, 0;
    %load/vec4 v0x60000073ce10_0;
    %assign/vec4 v0x60000073cea0_0, 0;
    %load/vec4 v0x60000073d170_0;
    %assign/vec4 v0x60000073d200_0, 0;
    %load/vec4 v0x60000073d290_0;
    %assign/vec4 v0x60000073d320_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11de05070;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073c1b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073c1b0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x60000073c120_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x60000073c120_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x60000073c120_0;
    %store/vec4a v0x60000073c1b0, 4, 0;
    %load/vec4 v0x60000073c120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000073c120_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x11de05070;
T_12 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x60000073bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x60000073c2d0_0;
    %load/vec4 v0x60000073c000_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000073c1b0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11de05070;
T_13 ;
    %wait E_0x600002029280;
    %load/vec4 v0x60000073be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x60000073c000_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x60000073c1b0, 4;
    %store/vec4 v0x60000073c240_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000073c240_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x11de09130;
T_14 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x60000073f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073f2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073f3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073f600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073f7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073f960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000073fa80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000073f210_0;
    %assign/vec4 v0x60000073f2a0_0, 0;
    %load/vec4 v0x60000073f450_0;
    %assign/vec4 v0x60000073f4e0_0, 0;
    %load/vec4 v0x60000073f0f0_0;
    %assign/vec4 v0x60000073f180_0, 0;
    %load/vec4 v0x60000073f330_0;
    %assign/vec4 v0x60000073f3c0_0, 0;
    %load/vec4 v0x60000073f570_0;
    %assign/vec4 v0x60000073f600_0, 0;
    %load/vec4 v0x60000073f720_0;
    %assign/vec4 v0x60000073f7b0_0, 0;
    %load/vec4 v0x60000073f8d0_0;
    %assign/vec4 v0x60000073f960_0, 0;
    %load/vec4 v0x60000073f9f0_0;
    %assign/vec4 v0x60000073fa80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11de051e0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073c6c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000073c6c0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x60000073c630_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x60000073c630_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x60000073c630_0;
    %store/vec4a v0x60000073c6c0, 4, 0;
    %load/vec4 v0x60000073c630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000073c630_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x11de051e0;
T_16 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x60000073c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x60000073c7e0_0;
    %load/vec4 v0x60000073c510_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000073c6c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11de051e0;
T_17 ;
    %wait E_0x600002029380;
    %load/vec4 v0x60000073c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x60000073c510_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x60000073c6c0, 4;
    %store/vec4 v0x60000073c750_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000073c750_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x11de06350;
T_18 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x600000730090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000073fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000073fde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000730000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007301b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000073f060_0;
    %assign/vec4 v0x60000073fba0_0, 0;
    %load/vec4 v0x60000073fc30_0;
    %assign/vec4 v0x60000073fcc0_0, 0;
    %load/vec4 v0x60000073fd50_0;
    %assign/vec4 v0x60000073fde0_0, 0;
    %load/vec4 v0x60000073ff00_0;
    %assign/vec4 v0x600000730000_0, 0;
    %load/vec4 v0x600000730120_0;
    %assign/vec4 v0x6000007301b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11de05dd0;
T_19 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x600000731950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000731cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000731a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000731b90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600000731c20_0;
    %assign/vec4 v0x600000731cb0_0, 0;
    %load/vec4 v0x6000007319e0_0;
    %assign/vec4 v0x600000731a70_0, 0;
    %load/vec4 v0x600000731b00_0;
    %assign/vec4 v0x600000731b90_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11de0bd30;
T_20 ;
    %wait E_0x6000020292c0;
    %load/vec4 v0x600000735050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000733cc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000732fd0_0;
    %assign/vec4 v0x600000733cc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x11de22f80;
T_21 ;
    %vpi_call 2 14 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11de22f80 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x11de22f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000735170_0, 0, 1;
T_22.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600000735170_0;
    %inv;
    %store/vec4 v0x600000735170_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x11de22f80;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000735200_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000735200_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x11de22f80;
T_24 ;
    %delay 2000000, 0;
    %vpi_call 2 52 "$display", "Computed Fibonacci Terms (next 10 terms):" {0 0 0};
    %fork t_1, S_0x11de241a0;
    %jmp t_0;
    .scope S_0x11de241a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000738360_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x600000738360_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0x600000738360_0;
    %addi 3, 0, 32;
    %load/vec4 v0x600000738360_0;
    %store/vec4 v0x60000073b2a0_0, 0, 32;
    %callf/vec4 TD_tb_MIPS_Processor.dMem, S_0x11de24310;
    %vpi_call 2 55 "$display", "Term %0d: %0d", S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x600000738360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000738360_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_0x11de22f80;
t_0 %join;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb_MIPS_Processor.v";
    "MIPS_Processor_8Stage.v";
    "ALU.v";
    "ALU_Control.v";
    "Control_Unit.v";
    "Data_Memory.v";
    "EX_MR.v";
    "ID_EX.v";
    "IF_PR.v";
    "Instruction_Memory.v";
    "MR_MW.v";
    "MW_WB.v";
    "PR_ID.v";
    "Register_File.v";
    "WB_FW.v";
