\section{Appendix} \label{sec:07:appendix}

\subsection{AIMSpice Code}    

\subsubsection*{funcTest.cir}
\inputminted{text}{../aimSpice/funcTest.cir}

\subsubsection*{leakTest.cir}
\inputminted{text}{../aimSpice/leakTest.cir}

\subsubsection*{readTest.cir}
\inputminted{text}{../aimSpice/readTest.cir}

\subsubsection*{writeTest.cir}
\inputminted{text}{../aimSpice/writeTest.cir}

\subsubsection*{subcircuits.cir}
\inputminted{text}{../aimSpice/subcircuits.cir}

\subsection{Verilog Code}

\subsubsection*{flipflop.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/flipflop.v}

\subsubsection*{flipflop\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/flipflop_tb.v}

\subsubsection*{bitcell.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bitcell.v}

\subsubsection*{bitcell\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bitcell_tb.v}

\subsubsection*{bytecell.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bytecell.v}

\subsubsection*{bytecell\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/bytecell_tb.v}

\subsubsection*{demux1to8bit.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/demux1to8bit.v}

\subsubsection*{demux1to8bit\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/demux1to8bit_tb.v}

\subsubsection*{ram.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/ram.v}

\subsubsection*{ram\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/ram_tb.v}

\subsubsection*{FSM.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/FSM.v}

\subsubsection*{FSM\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/FSM_tb.v}

\subsubsection*{mem\_system.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/mem_system.v}

\subsubsection*{mem\_system\_tb.v}
\inputminted{verilog}{../verilog_mem8x8_m_tri_state_buffer/mem_system_tb.v}

