# RV32I SINGLE CYCLE CPU


## CPU Specifications:
 - 32 bit, Havard style architecture (Instruction memory separated from Data memory)
 - Instructions supported:
 - R type instructions: add (ADD) , sub (SUB) , slt (SET LESS THAN)  , sltu (SET LESS THAN UNSIGNED) , sll (SHIFT LEFT LOGICAL) , srl (SHIFT RIGHT LOGICAL) , sra (SHIFT RIGHT ARITHMETIC), and , or , xor
 - I type: addi (ADD IMMEDIATE), lw (LOAD WORD) , jalr (JUMP AND LINK REGISTER)
 - S Type: sw (STORE WORD)
 - B Type: beq (BRANCH IF EQUAL)
 - U Type: lui (LOAD UPPER IMMEDIATE), auipc (ADD UPPER IMMEDIATE TO PC)
 - J Type: jal (JUMP AND LINK)

## Block Diagram (Generated by Vivado):
<img width="1914" height="661" alt="SingleCycleSchematic(Small)" src="https://github.com/user-attachments/assets/ebebb56c-4a5d-4205-a047-da64c47e0d48" />
<img width="1915" height="983" alt="SingleCycleSchematic(Large)" src="https://github.com/user-attachments/assets/1816ac8a-b005-4e32-8ddb-ca58ecdb61e3" />

## Components:

### Fetch Stage:
1) PROGRAM COUNTER
2) INSTRUCTION MEMORY

### Decode Stage:
1) 32x32 Register file
2) Decoder
3) Immediate Generator

### Execute Stage:
1) ALU

### MEM

### WB

## Verification:

### How to run?
1) Install Icarus Verilog and GTKWave (Both open source)
2) run: vvp CPU_sim.out
3) run: gtkwave CPU_waveform.vcd

### Program 1:
 - Hex code:
00a00093
00300113
002081b3
40208233
0020f2b3
0020e333
0020c3b3

 - Assembly code:
addi x1, x0, 10
addi x2, x0, 3
add x3, x1, x2
sub x4, x1, x2
and x5, x1, x2
or x6, x1, x2
xor x7, x1, x2

 - Screenshot:
<img width="1646" height="485" alt="Program_1_SIM" src="https://github.com/user-attachments/assets/1ae59daf-303c-48e1-87ec-9f294983154f" />


### Program 2:
