# UART-Project
A comprehensive UART (Universal Asynchronous Receiver/Transmitter) controller implemented in Verilog, featuring FIFO buffers and a self-checking testbench. 
