*$
* LMZM23601
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: LMZM23601
* Date: 20APR2018
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LMZM23601EVM
* EVM Users Guide: SNVU578A–October 2017–Revised March 2018
* Datasheet: SNVSAQ4A –DECEMBER 2017–REVISED APRIL 2018
* Topologies Supported: Buck, IBB
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Model changes are done for PFM matching and IBB support
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* 1. The following features have been modeled
*      a. Peak and valley current limit with hiccup protection
*      b. Softstart
*      c. FPWM mode and auto mode of operation
*      d. SYNC feature
*	   e. IBB configuration
* 2. Quiscent current, operating current and temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT LMZM23601_TRANS EN FB GND DNC_0 DNC_1 DNC_2 PAD PGOOD MODE_SYNC VIN VOUT PARAMS: MODE=0 vout=3.3
X_U4_U652         U4_LDRV_INT U4_N08737 U4_SDWN_N U4_N85373 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R246         ISWH U4_N08977  1  
X_U4_U645         PH2 U4_N10443 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V5         U4_N10277 0 1
X_U4_U650         HICCUP U4_N08737 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U665         FPWM PH1 U4_N10985 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C180         SW U4_N08719  1p  
C_U4_C181         U4_N08971 SW  1p  
R_U4_R14         U4_N08239 U4_BOOT_UVLO  1 TC=0,0 
X_U4_D68         U4_N09947 PH2 d_d1 PARAMS: 
R_U4_R247         U4_L_ISWH U4_N08957  1  
X_U4_U651         SDWN U4_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C11         0 ISWH  1n  
X_U4_U655         OVP U4_N80720 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_S5    U4_N08485 0 HDRV SW Driver_U4_S5 
E_U4_ABM172         U4_N08239 0 VALUE { IF(((V(SDWN) < 0.5) &((V(BOOT) - V(SW))
+  > 2.8)), 0 , 1)    }
X_U4_U663         U4_N10879 U4_N10885 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
R_U4_R245         0 BOOT  100MEG  
C_U4_C8         0 U4_N09947  1n  TC=0,0 
C_U4_C13         0 U4_BOOT_UVLO  1n  TC=0,0 
X_U4_U611         U4_N09947 PH2 L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_D70         U4_N09085 BOOT d_d1 PARAMS: 
C_U4_C1         U4_ZCDTHRESH U4_VLOWER  2p  
V_U4_V4         U4_N09205 0 1.2
C_U4_C178         0 U4_N07895  1n  
C_U4_C12         0 U4_L_ISWH  1n  
X_U4_U617         U4_N07871 U4_L_ISWH U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_D71         U4_N09637 PH1 d_d1 PARAMS: 
V_U4_V7         U4_VUPPER 0 0.6
R_U4_R11         PH2 U4_N09947  72.15 TC=0,0 
X_U4_U671         FPWM U4_N38202 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U660         U4_HDRV_INT U4_N124385 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U654         U4_N09637 U4_N70409 U4_N09637 U4_HDRV_INT AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S4    U4_N09311 0 BOOT HDRV Driver_U4_S4 
C_U4_C9         0 U4_N08357  1n  TC=0,0 
R_U4_R280         U4_VLOWER U4_ZCDTHRESH  1e9  
X_U4_S2    LDRV 0 SW U4_N08971 Driver_U4_S2 
X_U4_U681         U4_HDRV_INT U4_N80720 U4_N09311 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U4_C14         0 U4_N09637  1n  TC=0,0 
X_U4_U643         U4_LDRV_INT U4_LDRV_INTB PH2 U4_N10277 U4_ZCDLRES 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U648         U4_N09311 U4_N08485 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U653         SDWN U4_N70409 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U662         U4_N10885 U4_N10879 U4_N07831 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U644         U4_N10443 U4_N10395 U4_ZCDLRES OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V9         U4_N11109 0 1.2
X_U4_U659         U4_N85373 U4_N124385 U4_N86437 LDRV AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_D69         U4_N08357 PH1 d_d1 PARAMS: 
X_U4_U667         U4_N10985 U4_N11023 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
X_U4_H2    U4_N08971 GND U4_N08957 0 Driver_U4_H2 
X_U4_U612         U4_N08357 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U658         U4_N07895 LOK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U666         U4_N11023 U4_N10985 U4_N07825 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D9         U4_VLOWER U4_ZCDTHRESH D_D 
X_U4_U656         L_BLNCK LOW_CL_EN_B U4_N09951 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_D72         U4_N07895 U4_N09951 d_d1 PARAMS: 
R_U4_R277         U4_N07895 U4_N09951  28.8  
V_U4_V8         U4_VLOWER 0 .02
X_U4_U675         U4_N38202 PH1 U4_N10879 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_H1    VIN U4_N08719 U4_N08977 0 Driver_U4_H1 
X_U4_S1    HDRV SW U4_N08719 SW Driver_U4_S1 
R_U4_R15         PH1 U4_N09637  21.65 TC=0,0 
X_U4_S35    U4_BOOT_SW_ON 0 U4_N09085 VCC Driver_U4_S35 
X_U4_U615         U4_ZCD L_BLNCK U4_N10395 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U682         U4_N217760 U4_SDWN_N U4_BOOT_SW_ON AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U4_ABMII2         U4_ZCDTHRESH U4_VLOWER VALUE { if(V(U4_N07831) >0.5,
+  350n,0)    }
X_U4_U621         U4_N09205 U4_L_ISWH LOW_CL_EN_B COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_D64         SW U4_N08719 d_d1 PARAMS: 
X_U4_U646         U4_BOOT_UVLO LDRV U4_N217760 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U657         OVP U4_N86437 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D10         U4_ZCDTHRESH U4_VUPPER D_D 
E_U4_E1         U4_N07871 0 U4_ZCDTHRESH 0 -1
X_U4_D65         U4_N08971 SW d_d1 PARAMS: 
G_U4_ABMII1         U4_N11109 U4_ZCDTHRESH VALUE { if(V(U4_N07825) >0.5,
+  350n,0)    }
R_U4_R12         PH1 U4_N08357  28.86 TC=0,0 
V_U2_V3         U2_N16765662 0 0.075
C_U2_C3         0 U2_N16765498  0.4n  
E_U2_E1         VREF U2_N16765828 U2_VREF_INT 0 1
X_U2_F1    U2_N16765580 U2_N16765544 U2_SS_INT 0 SOFT_START_U2_F1 
E_U2_E3         U2_N16765828 0 U2_N16765814 0 1
E_U2_ABM6         U2_N16765580 0 VALUE { IF( V(U2_DISCH) < 0.5,1, 0)    }
X_U2_D62         U2_SS_INT U2_N16765510 d_d1 PARAMS: 
G_U2_ABMII1         U2_N16765510 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0,
+  2.85u)    }
C_U2_C5         0 U2_N16765814  1n  
V_U2_V2         U2_N16766574 0 {{SS_TIME}-0.7-0.001}
V_U2_V1         U2_N16765510 0 {{SS_TIME}+1}
R_U2_R3         U2_N16765808 U2_N16765814  1  
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_D64         0 U2_VREF_FEED D_D3 
E_U2_ABM1         U2_VREF_INT 0 VALUE { MIN( V(U2_SS_INT)/{{SS_TIME}-0.7} ,1)  
+   }
D_U2_D65         U2_VREF_FEED U2_N16765662 D_D3 
C_U2_C2         U2_VREF_FEED U2_N16765638  0.1n  
C_U2_C1         U2_SS_INT 0  3n  
E_U2_ABM5         U2_N16765808 0 VALUE { IF(V(SSEND) >0.5,V(U2_VREF_FEED),0)   
+  }
E_U2_E2         U2_N16765638 0 VIN 0 0.5
R_U2_R2         U2_N16765544 U2_N16765498  1000k  
X_U2_U4         U2_SS_INT U2_N16766574 SSEND COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U2_R1         0 U2_VREF_FEED  1k  
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
E_E2         SYNC_MODE_INT 0 MODE_SYNC GND 1
C_U1_C3         0 FB_INT  100f  
X_U1_H1    U1_N16743473 COMP U1_N16743381 0 ERROR_AMPLIFIER_U1_H1 
C_U1_C2         0 U1_N16769220  5p  
D_U1_D9         U1_N16743799 U1_N16743473 D_D 
E_U1_E1         U1_N16743799 0 U1_N16743819 0 1
C_U1_C1         0 COMP  1p  
E_U1_ABM3         U1_N16743819 0 VALUE { if(V(FPWM) >0.5, 180m, 400m)    }
G_U1_ABM2I1         0 COMP VALUE { LIMIT((V(VREF) - V(U1_N16769220))*45u,
+  -3u,3u)    }
E_U1_ABM1         U1_N16743639 0 VALUE { MAX ( V(U1_N16743381) , 0 )    }
V_U1_V6         U1_N16743331 0 1.35
D_U1_D10         COMP U1_N16743331 D_D 
E_U1_ABM2         I_FOLDBACK 0 VALUE { if( V(FPWM)< 0.5,   
+ V(U1_N16743639),0)   }
X_U1_S1    HICCUP 0 COMP 0 ERROR_AMPLIFIER_U1_S1 
R_U1_R1         FB_INT U1_N16769220  5k  
C_C6         0 COMP  .5p  
R_U10_U1_R286         U10_PG U10_U1_N02680  30k  
C_U10_U1_C178         0 U10_U1_N02680  1n  
X_U10_U1_U828         U10_U1_N02680 U10_TONMIN BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U10_V5         U10_N16805765 0 1
C_U10_U2_C1         0 U10_U2_N00780  1n  
R_U10_U2_R1         PGOOD_EN U10_U2_N00780  144.3001443  
X_U10_U2_U618         U10_U2_N00220 U10_U2_N02470 U10_N16799779 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2_U608         U10_U2_N03610 U10_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U2_U607         U10_U2_N00140 U10_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U2_U621         U10_U2_N00140 U10_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U2_D1         PGOOD_EN U10_U2_N00780 d_d1 PARAMS: 
X_U10_U2_U620         PGOOD_EN U10_U2_N00780 U10_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_V3         U10_N16627165 0 1.055
X_U10_S19    PGOOD_EN 0 PGOOD GND PGOOD_U10_S19 
X_U10_D10         U10_TONMIN U10_N166282251 d_d1 PARAMS: 
V_U10_V2         U10_N16787180 0 930m
X_U10_S20    U10_N16799779 0 U10_TDELAY 0 PGOOD_U10_S20 
R_U10_R285         U10_TONMIN U10_TDELAY  260.87k  
E_U10_ABM3         U10_PG 0 VALUE { IF( V(VREF) > 0.901,  
+ V(U10_GLITCH),1 )   }
X_U10_U613         U10_N16787180 FB_INT U10_N16625533 UVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_S21    U10_N16803363 0 U10_TDELAY U10_N16805765 PGOOD_U10_S21 
V_U10_V1         U10_N16625533 0 10m
X_U10_U616         UVP U10_UVP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U10_C161         0 U10_TDELAY  1n  
R_U10_RFILLER         GND PGOOD  1G  
V_U10_V4         U10_N16626981 0 10m
R_U10_R286         U10_N166282251 U10_TDELAY  10k  
X_U10_U3_U607         PGOOD_EN U10_U3_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=58n
X_U10_U3_U618         PGOOD_EN U10_U3_N04955 U10_N16803363 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U614         U10_N16627165 FB_INT U10_N16626981 U10_OVP_N
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U618         UVP OVP U10_GLITCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U10_ABM6         PGOOD_EN 0 VALUE { if ( V(U10_TDELAY) > 0.5 , 1, 0)    }
X_U10_U617         U10_OVP_N OVP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R8         U3_N48871 U3_N21531  1k TC=0,0 
X_U3_S28    U3_DISCHARGE 0 U3_N16811634 0 Oscillator_U3_S28 
C_U3_C152         U3_N21531 0  1.59n  TC=0,0 
X_U3_D15         U3_N48871 U3_N21531 d_d1 PARAMS: 
X_U3_U131         U3_RAMP U3_N16845023 SLOPE_CH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U679         VIN U3_N16868915 U3_SYNC_VINB COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U3_R7         I_FOLDBACK U3_FOLD_FILT  100k TC=0,0 
E_U3_ABM7         U3_INT_ISLOPE 0 VALUE { (V(U3_RAMP) * 1.714 *0.35*0.8/0.5946)
+     }
E_U3_ABM9         U3_N16866529 0 VALUE { if( V(VIN) >= 28, ((0.1762* V(VIN)*
+  V(VIN)*V(VIN) - 17.263* V(VIN)* V(VIN) +550.79* V(VIN) -4801)*0.001),0)    }
R_U3_R5         U3_N16845328 U3_CLK_INT_DISABLE  1k TC=0,0 
C_U3_C149         U3_CLK_INT_DISABLE 0  3.65n  TC=0,0 
E_U3_ABM8         U3_N16866526 0 VALUE { IF(V(VIN) <= 3.3,
+  (-0.3275*V(VIN)*V(VIN)+ 3.8616*V(VIN) - 9.3062), if(V(VIN) <28, 1,0))    }
X_U3_U152         U3_SYNC_VINB U3_CLK_INT_DISABLE U3_SYNC_SDWNB FPWM
+  U3_CLK_SYNC_EN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U3_G1         U3_N16811670 U3_N16811634 U3_TIME_PERIOD 0 0.53144u
V_U3_V45         U3_N16845028 0 10
X_U3_S27    U3_CLK_SAM 0 U3_N16870068 U3_N16869766 Oscillator_U3_S27 
X_U3_U154         U3_CLK_SYNC_EN U3_N16870601 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
G_U3_ABM2I1         U3_N16845028 U3_N16845134 VALUE { if(V(U3_CLK_SYNC_EN)
+  <0.5, V(U3_CLK_CURRENT), 4u)    }
R_U3_R6         U3_N16869766 U3_RAMPMUL  1m  
V_U3_V46         U3_N16811670 0 5
X_U3_D13         U3_N16811634 U3_N16811670 d_d1 PARAMS: 
X_U3_U140         HIGH_READY SLOPE_CH U3_N16845113 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_D11         U3_N16845134 U3_N16845028 d_d1 PARAMS: 
X_U3_U137         VINOK_B U3_N16845030 U3_N16757457 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U142         U3_N16845113 U3_CLK_SYNC U3_CLK_SYNC_EN U3_N16845235
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_D16         0 U3_N16811634 d_d1 PARAMS: 
X_U3_U677         U3_N21531 U3_N48320 U3_N16735732 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U3_ABM12         U3_SYNC_ISLOPE 0 VALUE { if ( V(U3_N16870601)<0.5,  
+ 0  
+ , V(U3_RAMP)*1.714*0.35*0.8/(0.5946*(1m+V(U3_RAMPMUL))) )  }
V_U3_V12         U3_N48320 0 0.25
G_U3_ABM2I2         U3_N16845028 U3_RAMP VALUE { if(V(U3_ADDRAMP) >0.5 &
+  V(PH2)<0.5, 4u,0)    }
V_U3_V10         U3_N21509 0 1.5
X_U3_U678         SDWN U3_SYNC_SDWNB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U676         SYNC_MODE_INT U3_N21509 U3_N48869 U3_N48871 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM11         U3_CLK_CURRENT 0 VALUE { IF(V(SLOPE_CH) >0.5,(2u*
+  V(U3_TIME_PERIOD) - 11*V(I_FOLDBACK))/30,  
+  (2u*V(U3_TIME_PERIOD) - 11*V(I_FOLDBACK)))   }
R_U3_R2         U3_DISCHARGE U3_N16757457  1 TC=0,0 
E_U3_ABM10         U3_TIME_PERIOD 0 VALUE { ( V(U3_N16866529) + V(U3_N16866526)
+  )    }
X_U3_U146         HICCUP SDWN U3_N16845117 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U3_D12         U3_N16845134 U3_RAMP D_D2 
X_U3_D14         0 U3_N16845134 d_d1 PARAMS: 
X_U3_D61         U3_N16845328 U3_CLK_INT_DISABLE d_d1 PARAMS: 
X_U3_U138         LOK H_BLNCK HIGH_READY U3_N16845571 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U145         U3_N16845235 U3_N16845117 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V7         U3_N16868915 0 28
X_U3_U155         U3_INT_ISLOPE U3_SYNC_ISLOPE U3_CLK_SYNC_EN ISLOPE
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_E2         U3_N16870068 0 U3_RAMP 0 1
C_U3_C151         U3_FOLD_FILT 0  1n  TC=0,0 
C_U3_C153         0 U3_DISCHARGE  1n  TC=0,0 
V_U3_V47         U3_N16845023 0 1
X_U3_U157         I_FOLDBACK U3_N16874354 U3_ADDRAMP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U3_C150         U3_RAMPMUL 0  10u  
X_U3_U153         U3_SYNC_INT U3_CLK_SAM one_shot PARAMS:  T=20  
E_U3_E1         U3_N16845328 0 U3_CLK_SYNC 0 1
E_U3_ABM6         U3_SYNC_INT 0 VALUE { If(V(U3_SYNC_INT) <0.5,
+  If(V(SYNC_MODE_INT)>1.5, 1, 0), If(V(SYNC_MODE_INT)>0.4, 1, 0))     }
X_U3_U143         U3_SYNC_INT U3_CLK_SYNC one_shot PARAMS:  T=30  
E_U3_ABM13         U3_N16874354 0 VALUE { if(V(U3_FOLD_FILT)> 0.05u,
+  V(U3_FOLD_FILT)*1.9,1)    }
C_U3_C154         0 U3_N16811634  1307.4f  TC=0,0 
C_U3_C148         0 U3_N16845030  1n  TC=0,0 
X_U3_U147         SSEND U3_N16735732 FPWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R4         0 U3_N16845571  1Meg TC=0,0 
V_U3_V11         U3_N48869 0 1
E_U3_ABM15         U3_INT_ISLOPE_INT 0 VALUE { V(U3_N16811634)    }
X_U3_S26    U3_DISCHARGE 0 U3_RAMP 0 Oscillator_U3_S26 
R_U3_R1         U3_N16845030 CLK  15 TC=0,0 
C_U3_C79         U3_RAMP 0  1.95e-12 IC=0 
R_U5_R8         U5_N16777841 HICCUP  1  
X_U5_U608         U5_N16777841 U5_N16777837 U5_N16777926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V4         U5_N16778017 0 1
V_U5_V2         U5_N16777884 0 64
R_U5_R10         0 U5_N16786001  1Meg  
C_U5_C7         0 U5_N16778015  7u IC=0 
C_U5_C6         0 U5_N16777880  5e-8 IC=0 
X_U5_U611         U5_N16864724 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U5_U612         U5_N16778015 U5_N16778017 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U5_G3         0 U5_N16777880 U5_N16815454 0 1
C_U5_C5         0 U5_N16777841  1n  
C_U5_C8         0 U5_N16777952  1n  
X_U5_U4_U607         U5_QOUT U5_U4_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=58n
X_U5_U4_U618         U5_QOUT U5_U4_N04955 U5_N16766942 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U610         U5_N16777952 U5_N16864724 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U5_U32         LDRV U5_QOUT U5_N16785581 U5_N16786001 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U614         U5_N16785581 HDRV U5_N16792752 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U30         U5_N16777867 U5_H_END HICCUP U5_HICCUP_N SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_S3    U5_N16777933 0 U5_N16777880 0 HICCUP_U5_S3 
E_U5_ABM3         U5_N16781292 0 VALUE { if( V(SLOPE_CH)> 0.5 & V(LOW_CL_EN_B)
+  < 0.5,   
+ 1 ,0)   }
X_U5_U613         U5_HICCUP_N U5_N16766942 U5_N16815454 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U617         U5_N16777880 U5_N16777884 U5_N16777867 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U615         U5_N16792752 U5_N16777926 U5_N16777933 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U5_G4         0 U5_N16778015 HICCUP 0 1m
R_U5_R5         U5_N16777952 U5_N16777947  1  
X_U5_U607         U5_N16777841 U5_N16777837 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U5_S4    U5_H_END 0 U5_N16778015 0 HICCUP_U5_S4 
R_U5_R11         0 U5_N16787956  1Meg  
X_U5_U31         U5_N16781292 HDRV U5_QOUT U5_N16787956 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_C15         VCC 0  10u  
C_C4         0 N16784867  33p  
E_E1         FB_INT 0 FB GND 1
E_E3         EN_INT 0 EN GND 1
X_U7_U616         U7_VIN_OK VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V8         U7_N16735276 0 0.2
E_U7_ABM3         VCC 0 VALUE { IF(V(U7_N16735566)>3.15,3.15,V(U7_N16735566))  
+   }
V_U7_V7         U7_N16735086 0 1.9
X_U7_U623         U7_N16735212 U7_EN_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0.7m
X_U7_U618         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V6         U7_N16735008 0 0.55
V_U7_V11         U7_N16735502 0 0.1
V_U7_V10         U7_N16735430 0 3.2
X_U7_U613         VIN U7_N16734846 U7_N16734802 U7_VIN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V9         U7_N16735320 0 2.81
X_U7_U621         VIN VIN U7_BIAS_OK U7_N16735566 MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U7_U620         VIN U7_N16735430 U7_N16735502 U7_BIAS_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V4         U7_N16734846 0 3.6
X_U7_U615         VCC U7_N16735320 U7_N16735276 U7_VCC_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V5         U7_N16734802 0 0.3
X_U7_U614         EN_INT U7_N16735086 U7_N16735008 U7_N16735212
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U624         VINOK_B U7_ENOK_B U7_VCCOK_B SDWN OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U617         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R5         SW N16800806  390m  
L_L3         N16800806 VOUT  10uH  
C_C12         VIN 0  0.01u  
R_R4         N16784867 COMP  600k  
C_CBOOT1         BOOT SW  0.1u IC={{MODE}*6} 
C_U6_C146         0 U6_N16734279  1n  
E_U6_ABM154         U6_N16759707 0 VALUE {
+  IF(V(VREF)>(V(FB_INT)-(V(U6_N16759643)*1m)),1,0)    }
X_U6_D12         U6_N16734279 U6_N16734915 d_d1 PARAMS: 
E_U6_ABM151         U6_N16734915 0 VALUE { {IF(V(HDRV) > 0.5, 1,0)}    }
R_U6_R279         U6_N16759707 U6_N16759643  1 TC=0,0 
X_U6_U827         U6_N16734677 U6_PH1_1 U6_N16734139 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM153         U6_ICMD 0 VALUE { LIMIT ( ((
+  V(COMP)-V(U6_COMP_LL))*(2/(1.35-V(U6_COMP_LL)))), 2, V(U6_COMP_LL))  
+     }
C_U6_C180         0 U6_N16759643  1n  
E_U6_ABM2         U6_N16734331 0 VALUE { (V(U6_ISWF)+V(ISLOPE))    }
X_U6_U630         U6_N16734145 H_BLNCK U6_N16734815 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U828         PH1 U6_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U826         U6_PH1_1 U6_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
R_U6_R276         U6_N16734139 U6_N16734133  93.6  
E_U6_ABM3         U6_COMP_LL 0 VALUE { IF(V(FPWM) > 0.5,0.18,0.4)    }
X_U6_D10         U6_N16734139 U6_N16734133 d_d1 PARAMS: 
X_U6_U5         U6_N16734331 U6_ICMD U6_N16734145 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U6_R278         U6_N16734271 U6_ISWF  1 TC=0,0 
C_U6_C177         0 U6_N16734133  1n  
R_U6_R4         U6_N16759745 0  1Meg TC=0,0 
X_U6_U629         CLK U6_N16734815 U6_PH1_1 U6_N16734471 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_C179         0 U6_ISWF  1n  
X_U6_U825         U6_N16734139 U6_N16734133 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM152         U6_N16734271 0 VALUE { {IF(V(U6_N16734279) > 0.5,  
+ V(ISWH),0)}   }
X_U6_U834         SDWN U6_N16759643 U6_N16759745 U6_PREBIAS
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U829         U6_PH2_1 U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R3         0 U6_N16734471  1Meg TC=0,0 
R_U6_R1         U6_N16734915 U6_N16734279  1 TC=0,0 
.PARAM  ss_time=4
.IC         V(COMP )={MODE*1.02}
.ENDS LMZM23601_TRANS
*$
.subckt Driver_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e9 Ron=100m Voff=0.2 Von=0.8
.ends Driver_U4_S5
*$
.subckt Driver_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e9 Ron=100m Voff=0.2 Von=0.8
.ends Driver_U4_S4
*$
.subckt Driver_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron=200m Voff=0.2 Von=0.8
.ends Driver_U4_S2
*$
.subckt Driver_U4_H2 1 2 3 4  
H_U4_H2         3 4 VH_U4_H2 -1
VH_U4_H2         1 2 0V
.ends Driver_U4_H2
*$
.subckt Driver_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends Driver_U4_H1
*$
.subckt Driver_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron=220m Voff=0.2 Von=0.8
.ends Driver_U4_S1
*$
.subckt Driver_U4_S35 1 2 3 4  
S_U4_S35         3 4 1 2 _U4_S35
RS_U4_S35         1 2 1G
.MODEL         _U4_S35 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U4_S35
*$
.subckt SOFT_START_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 1.2
VF_U2_F1         1 2 0V
.ends SOFT_START_U2_F1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=1 Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.subckt ERROR_AMPLIFIER_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_U1_H1
*$
.subckt ERROR_AMPLIFIER_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_U1_S1
*$
.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=80 Voff=0.2 Von=0.8
.ends PGOOD_U10_S19
*$
.subckt PGOOD_U10_S20 1 2 3 4  
S_U10_S20         3 4 1 2 _U10_S20
RS_U10_S20         1 2 1G
.MODEL         _U10_S20 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S20
*$
.subckt PGOOD_U10_S21 1 2 3 4  
S_U10_S21         3 4 1 2 _U10_S21
RS_U10_S21         1 2 1G
.MODEL         _U10_S21 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S21
*$
.subckt Oscillator_U3_S28 1 2 3 4  
S_U3_S28         3 4 1 2 _U3_S28
RS_U3_S28         1 2 1G
.MODEL         _U3_S28 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_U3_S28
*$
.subckt Oscillator_U3_S27 1 2 3 4  
S_U3_S27         3 4 1 2 _U3_S27
RS_U3_S27         1 2 1G
.MODEL         _U3_S27 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_U3_S27
*$
.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$
.subckt HICCUP_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP_U5_S3
*$
.subckt HICCUP_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP_U5_S4
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen
*$
.model D_D d
+ is=1e-015
+ n=0.001
+ tt=1e-011
+ rs=0.05
*$
.model D_D3 d
+ is=1e-015
+ tt=1e-011
+ n=0.1
*$
.model D_D2 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=1
*$
.model D_Shottky d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.001 
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_NOR1 R QB Q1 NOR2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_8242 Q1 Q 1
C_8242 Q 0 1n IC=0
X_NOR2 S1 Q QB1 NOR2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_6252 QB1 QB 1
C_6252 QB 0 1n
E_RHP S1 0 VALUE = {IF((V(S)>{VTHRESH} & V(R)>{VTHRESH}),{VSS},V(S))}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMS:  C=100u ESR=0.01 X=2 IC=0
C	IN 1 {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$