Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jun 17 13:43:05 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (185)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: start_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (185)
--------------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.634        0.000                      0                  334        0.178        0.000                      0                  334        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.634        0.000                      0                  334        0.178        0.000                      0                  334        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 U1/trig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/trig_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.364%)  route 3.048ns (78.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X1Y15          FDRE                                         r  U1/trig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  U1/trig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.450    U1/trig_cnt_reg[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.574 f  U1/trig_signal_i_4/O
                         net (fo=2, routed)           0.513     7.087    U1/trig_signal_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  U1/trig_signal_i_6/O
                         net (fo=2, routed)           0.484     7.695    U1/trig_signal_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.819 r  U1/trig_cnt[0]_i_1/O
                         net (fo=23, routed)          1.242     9.060    U1/trig_cnt[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  U1/trig_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.514    14.886    U1/CLK
    SLICE_X1Y17          FDRE                                         r  U1/trig_cnt_reg[20]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.694    U1/trig_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 U1/trig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/trig_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.364%)  route 3.048ns (78.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X1Y15          FDRE                                         r  U1/trig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  U1/trig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.450    U1/trig_cnt_reg[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.574 f  U1/trig_signal_i_4/O
                         net (fo=2, routed)           0.513     7.087    U1/trig_signal_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  U1/trig_signal_i_6/O
                         net (fo=2, routed)           0.484     7.695    U1/trig_signal_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.819 r  U1/trig_cnt[0]_i_1/O
                         net (fo=23, routed)          1.242     9.060    U1/trig_cnt[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  U1/trig_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.514    14.886    U1/CLK
    SLICE_X1Y17          FDRE                                         r  U1/trig_cnt_reg[21]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.694    U1/trig_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 U1/trig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/trig_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.364%)  route 3.048ns (78.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X1Y15          FDRE                                         r  U1/trig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  U1/trig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.450    U1/trig_cnt_reg[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.574 f  U1/trig_signal_i_4/O
                         net (fo=2, routed)           0.513     7.087    U1/trig_signal_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  U1/trig_signal_i_6/O
                         net (fo=2, routed)           0.484     7.695    U1/trig_signal_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.819 r  U1/trig_cnt[0]_i_1/O
                         net (fo=23, routed)          1.242     9.060    U1/trig_cnt[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  U1/trig_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.514    14.886    U1/CLK
    SLICE_X1Y17          FDRE                                         r  U1/trig_cnt_reg[22]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.694    U1/trig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.952ns (24.881%)  route 2.874ns (75.119%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.566     5.118    U2/CLK
    SLICE_X35Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.871     6.445    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.569 f  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.165     6.734    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.858 f  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.307     7.165    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.582     7.871    U2/lcd_clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.995 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.949     8.944    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.447    14.819    U2/CLK
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.628    U2/lcd_clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.952ns (24.881%)  route 2.874ns (75.119%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.566     5.118    U2/CLK
    SLICE_X35Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.871     6.445    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.569 f  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.165     6.734    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.858 f  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.307     7.165    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.582     7.871    U2/lcd_clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.995 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.949     8.944    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.447    14.819    U2/CLK
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.628    U2/lcd_clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.952ns (24.881%)  route 2.874ns (75.119%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.566     5.118    U2/CLK
    SLICE_X35Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.871     6.445    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.569 f  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.165     6.734    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.858 f  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.307     7.165    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.582     7.871    U2/lcd_clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.995 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.949     8.944    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.447    14.819    U2/CLK
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.628    U2/lcd_clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.952ns (24.881%)  route 2.874ns (75.119%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.566     5.118    U2/CLK
    SLICE_X35Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.871     6.445    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.569 f  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.165     6.734    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.858 f  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.307     7.165    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.582     7.871    U2/lcd_clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.995 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.949     8.944    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.447    14.819    U2/CLK
    SLICE_X35Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.628    U2/lcd_clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 U1/trig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/trig_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X1Y15          FDRE                                         r  U1/trig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  U1/trig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.450    U1/trig_cnt_reg[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.574 f  U1/trig_signal_i_4/O
                         net (fo=2, routed)           0.513     7.087    U1/trig_signal_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  U1/trig_signal_i_6/O
                         net (fo=2, routed)           0.484     7.695    U1/trig_signal_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.819 r  U1/trig_cnt[0]_i_1/O
                         net (fo=23, routed)          1.103     8.922    U1/trig_cnt[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  U1/trig_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.515    14.887    U1/CLK
    SLICE_X1Y16          FDRE                                         r  U1/trig_cnt_reg[16]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.695    U1/trig_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 U1/trig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/trig_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X1Y15          FDRE                                         r  U1/trig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  U1/trig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.450    U1/trig_cnt_reg[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.574 f  U1/trig_signal_i_4/O
                         net (fo=2, routed)           0.513     7.087    U1/trig_signal_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  U1/trig_signal_i_6/O
                         net (fo=2, routed)           0.484     7.695    U1/trig_signal_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.819 r  U1/trig_cnt[0]_i_1/O
                         net (fo=23, routed)          1.103     8.922    U1/trig_cnt[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  U1/trig_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.515    14.887    U1/CLK
    SLICE_X1Y16          FDRE                                         r  U1/trig_cnt_reg[17]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.695    U1/trig_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 U1/trig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/trig_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X1Y15          FDRE                                         r  U1/trig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  U1/trig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.450    U1/trig_cnt_reg[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124     6.574 f  U1/trig_signal_i_4/O
                         net (fo=2, routed)           0.513     7.087    U1/trig_signal_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  U1/trig_signal_i_6/O
                         net (fo=2, routed)           0.484     7.695    U1/trig_signal_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.819 r  U1/trig_cnt[0]_i_1/O
                         net (fo=23, routed)          1.103     8.922    U1/trig_cnt[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  U1/trig_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.515    14.887    U1/CLK
    SLICE_X1Y16          FDRE                                         r  U1/trig_cnt_reg[18]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.695    U1/trig_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.476    U1/CLK
    SLICE_X40Y38         FDRE                                         r  U1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U1/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.733    U1/counter_reg[9]
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.991    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[9]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.063     1.555    U1/DIST_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 unit_selector/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_selector/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.564     1.477    unit_selector/CLK
    SLICE_X32Y41         FDRE                                         r  unit_selector/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  unit_selector/next_state_reg[0]/Q
                         net (fo=4, routed)           0.097     1.715    unit_selector/next_state[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.760 r  unit_selector/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     1.760    unit_selector/pulse_out0
    SLICE_X33Y41         FDRE                                         r  unit_selector/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.991    unit_selector/CLK
    SLICE_X33Y41         FDRE                                         r  unit_selector/pulse_out_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.091     1.581    unit_selector/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 us_trigger/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_trigger/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.967%)  route 0.141ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.476    us_trigger/CLK
    SLICE_X37Y38         FDRE                                         r  us_trigger/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  us_trigger/next_state_reg[0]/Q
                         net (fo=4, routed)           0.141     1.759    us_trigger/next_state[0]
    SLICE_X37Y39         FDRE                                         r  us_trigger/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     1.990    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/state_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075     1.567    us_trigger/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 unit_selector/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.998%)  route 0.140ns (43.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.564     1.477    unit_selector/CLK
    SLICE_X33Y41         FDRE                                         r  unit_selector/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  unit_selector/pulse_out_reg/Q
                         net (fo=1, routed)           0.140     1.759    unit_selector/pulse_out
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  unit_selector/cm_i_1/O
                         net (fo=1, routed)           0.000     1.804    unit_selector_n_0
    SLICE_X35Y42         FDRE                                         r  cm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     1.990    Clock100MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cm_reg/C
                         clock pessimism             -0.479     1.511    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.091     1.602    cm_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 unit_selector/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_selector/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.113%)  route 0.152ns (51.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.564     1.477    unit_selector/CLK
    SLICE_X32Y41         FDRE                                         r  unit_selector/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  unit_selector/next_state_reg[1]/Q
                         net (fo=4, routed)           0.152     1.770    unit_selector/next_state[1]
    SLICE_X33Y41         FDRE                                         r  unit_selector/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.991    unit_selector/CLK
    SLICE_X33Y41         FDRE                                         r  unit_selector/state_reg[1]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.066     1.556    unit_selector/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 us_trigger/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_trigger/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.476    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  us_trigger/state_reg[0]/Q
                         net (fo=5, routed)           0.098     1.702    us_trigger/state_reg_n_0_[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.099     1.801 r  us_trigger/pulse_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    us_trigger/pulse_out0
    SLICE_X37Y39         FDRE                                         r  us_trigger/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     1.990    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/pulse_out_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092     1.568    us_trigger/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 us_trigger/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.232%)  route 0.184ns (49.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.476    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  us_trigger/pulse_out_reg/Q
                         net (fo=1, routed)           0.184     1.802    us_trigger/pulse_out_reg_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  us_trigger/start_i_1/O
                         net (fo=1, routed)           0.000     1.847    us_trigger_n_0
    SLICE_X38Y41         FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  start_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.120     1.613    start_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 us_trigger/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_trigger/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.476    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  us_trigger/state_reg[0]/Q
                         net (fo=5, routed)           0.099     1.703    us_trigger/state_reg_n_0_[0]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.099     1.802 r  us_trigger/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    us_trigger/next_state[1]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  us_trigger/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     1.990    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/next_state_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091     1.567    us_trigger/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.242%)  route 0.201ns (58.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.476    U1/CLK
    SLICE_X40Y38         FDRE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.201     1.818    U1/counter_reg[8]
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.991    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.086     1.578    U1/DIST_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.562     1.475    U1/CLK
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U1/counter_reg[5]/Q
                         net (fo=2, routed)           0.181     1.797    U1/counter_reg[5]
    SLICE_X41Y37         FDRE                                         r  U1/DIST_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.831     1.989    U1/CLK
    SLICE_X41Y37         FDRE                                         r  U1/DIST_OUT_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.066     1.554    U1/DIST_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42    cm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39    lcd_clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41    lcd_clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41    lcd_clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42    lcd_clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42    lcd_clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42    lcd_clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42    lcd_clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43    lcd_clk_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42    cm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42    cm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    lcd_clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    lcd_clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42    lcd_clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42    lcd_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42    cm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42    cm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    lcd_clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    lcd_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41    lcd_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42    lcd_clk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42    lcd_clk_cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 3.993ns (52.018%)  route 3.684ns (47.982%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X39Y48         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           3.684     4.140    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     7.677 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     7.677    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.003ns (53.575%)  route 3.469ns (46.425%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           3.469     3.925    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     7.472 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.472    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.002ns (53.624%)  route 3.461ns (46.376%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           3.461     3.917    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     7.464 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.464    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 3.992ns (53.599%)  route 3.456ns (46.401%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  U2/DEBUG_reg[3]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[3]/Q
                         net (fo=1, routed)           3.456     3.912    DEBUG_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.536     7.448 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.448    DEBUG[3]
    T15                                                               r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 4.127ns (55.564%)  route 3.301ns (44.436%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           3.301     3.720    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.708     7.428 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.428    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 3.980ns (53.655%)  route 3.437ns (46.345%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  U2/DEBUG_reg[4]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[4]/Q
                         net (fo=1, routed)           3.437     3.893    DEBUG_OBUF[4]
    R15                  OBUF (Prop_obuf_I_O)         3.524     7.417 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.417    DEBUG[4]
    R15                                                               r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 4.129ns (58.022%)  route 2.987ns (41.978%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.987     3.406    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.710     7.116 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.116    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 3.998ns (57.307%)  route 2.978ns (42.693%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  U2/DEBUG_reg[0]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[0]/Q
                         net (fo=1, routed)           2.978     3.434    DEBUG_OBUF[0]
    F1                   OBUF (Prop_obuf_I_O)         3.542     6.977 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.977    DEBUG[0]
    F1                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.996ns (57.469%)  route 2.957ns (42.531%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  U2/DEBUG_reg[2]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[2]/Q
                         net (fo=1, routed)           2.957     3.413    DEBUG_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.540     6.953 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.953    DEBUG[2]
    G1                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.021ns (58.535%)  route 2.848ns (41.465%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  U2/DEBUG_reg[1]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[1]/Q
                         net (fo=1, routed)           2.848     3.304    DEBUG_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         3.565     6.869 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.869    DEBUG[1]
    C1                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/val_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/last_val_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE                         0.000     0.000 r  U2/val_int_reg[0]/C
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/val_int_reg[0]/Q
                         net (fo=3, routed)           0.126     0.267    U2/val_int[0]
    SLICE_X45Y44         FDRE                                         r  U2/last_val_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 distance_cm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U2/val_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         LDCE                         0.000     0.000 r  distance_cm_reg[1]/G
    SLICE_X46Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  distance_cm_reg[1]/Q
                         net (fo=1, routed)           0.112     0.290    U2/Q[1]
    SLICE_X46Y42         FDRE                                         r  U2/val_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  U2/ready_reg/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/ready_reg/Q
                         net (fo=6, routed)           0.132     0.273    U2/ready
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.318 r  U2/LCD_RS_i_2/O
                         net (fo=1, routed)           0.000     0.318    U2/LCD_RS_i_2_n_0
    SLICE_X40Y47         FDCE                                         r  U2/LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 distance_cm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            U2/val_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.178ns (55.079%)  route 0.145ns (44.921%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         LDCE                         0.000     0.000 r  distance_cm_reg[6]/G
    SLICE_X46Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  distance_cm_reg[6]/Q
                         net (fo=1, routed)           0.145     0.323    U2/Q[6]
    SLICE_X46Y42         FDRE                                         r  U2/val_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[0]/Q
                         net (fo=32, routed)          0.145     0.286    U2/state_reg_n_0_[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    U2/state[0]
    SLICE_X41Y49         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.155%)  route 0.145ns (43.845%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[4]/C
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[4]/Q
                         net (fo=1, routed)           0.145     0.286    U2/data0[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  U2/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    U2/LCD_DATA[0]
    SLICE_X39Y46         FDRE                                         r  U2/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/val_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/jednosci_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.468%)  route 0.191ns (57.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE                         0.000     0.000 r  U2/val_int_reg[0]/C
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/val_int_reg[0]/Q
                         net (fo=3, routed)           0.191     0.332    U2/val_int[0]
    SLICE_X42Y46         FDRE                                         r  U2/jednosci_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/val_int_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/last_val_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.164ns (48.687%)  route 0.173ns (51.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE                         0.000     0.000 r  U2/val_int_reg[7]/C
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U2/val_int_reg[7]/Q
                         net (fo=17, routed)          0.173     0.337    U2/val_int[7]
    SLICE_X46Y44         FDRE                                         r  U2/last_val_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 distance_cm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            U2/val_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.178ns (52.620%)  route 0.160ns (47.380%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         LDCE                         0.000     0.000 r  distance_cm_reg[5]/G
    SLICE_X46Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  distance_cm_reg[5]/Q
                         net (fo=1, routed)           0.160     0.338    U2/Q[5]
    SLICE_X45Y41         FDRE                                         r  U2/val_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.189ns (54.529%)  route 0.158ns (45.471%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  U2/state_reg[2]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[2]/Q
                         net (fo=25, routed)          0.158     0.299    U2/state_reg_n_0_[2]
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.048     0.347 r  U2/next_command[3]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U2/next_command[3]
    SLICE_X40Y48         FDCE                                         r  U2/next_command_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.700ns  (logic 6.326ns (37.880%)  route 10.374ns (62.120%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 f  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           1.121    19.973    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.329    20.302 r  U1/distance_cm_reg[7]_i_3/O
                         net (fo=3, routed)           0.841    21.143    U1/distance_cm_reg[7]_i_3_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.124    21.267 r  U1/distance_cm_reg[7]_i_1/O
                         net (fo=1, routed)           0.550    21.817    U1_n_1
    SLICE_X46Y43         LDCE                                         r  distance_cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.634ns  (logic 6.352ns (38.187%)  route 10.282ns (61.813%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 f  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           1.121    19.973    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.329    20.302 r  U1/distance_cm_reg[7]_i_3/O
                         net (fo=3, routed)           0.671    20.973    U1/distance_cm_reg[7]_i_3_n_0
    SLICE_X46Y41         LUT5 (Prop_lut5_I4_O)        0.150    21.123 r  U1/distance_cm_reg[6]_i_1/O
                         net (fo=1, routed)           0.628    21.751    U1_n_2
    SLICE_X46Y41         LDCE                                         r  distance_cm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.499ns  (logic 6.326ns (38.341%)  route 10.173ns (61.659%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 f  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           1.121    19.973    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.329    20.302 r  U1/distance_cm_reg[7]_i_3/O
                         net (fo=3, routed)           0.671    20.973    U1/distance_cm_reg[7]_i_3_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124    21.097 r  U1/distance_cm_reg[5]_i_1/O
                         net (fo=1, routed)           0.519    21.616    U1_n_3
    SLICE_X46Y41         LDCE                                         r  distance_cm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.198ns  (logic 6.326ns (39.055%)  route 9.872ns (60.945%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 f  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           1.004    19.856    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    20.185 r  U1/distance_cm_reg[4]_i_2/O
                         net (fo=1, routed)           0.627    20.812    U1/distance_cm_reg[4]_i_2_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.936 r  U1/distance_cm_reg[4]_i_1/O
                         net (fo=1, routed)           0.379    21.315    U1_n_4
    SLICE_X46Y41         LDCE                                         r  distance_cm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.720ns  (logic 6.202ns (39.452%)  route 9.518ns (60.548%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 r  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           1.093    19.945    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.329    20.274 r  U1/distance_cm_reg[3]_i_1/O
                         net (fo=1, routed)           0.563    20.837    U1_n_5
    SLICE_X48Y41         LDCE                                         r  distance_cm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.512ns  (logic 6.194ns (39.929%)  route 9.318ns (60.071%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 r  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.726    19.578    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.321    19.899 r  U1/distance_cm_reg[0]_i_1/O
                         net (fo=1, routed)           0.730    20.629    U1_n_8
    SLICE_X44Y44         LDCE                                         r  distance_cm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.433ns  (logic 6.202ns (40.186%)  route 9.231ns (59.814%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 r  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.944    19.796    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.329    20.125 r  U1/distance_cm_reg[2]_i_1/O
                         net (fo=1, routed)           0.425    20.550    U1_n_6
    SLICE_X48Y41         LDCE                                         r  distance_cm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_cm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.790ns  (logic 6.202ns (41.933%)  route 8.588ns (58.067%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    U1/CLK
    SLICE_X42Y38         FDRE                                         r  U1/DIST_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  U1/DIST_OUT_reg[8]/Q
                         net (fo=14, routed)          0.995     6.630    U1/DIST_OUT[8]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.152     6.782 r  U1/distance_cm_reg[7]_i_59/O
                         net (fo=2, routed)           1.086     7.868    U1/distance_cm_reg[7]_i_59_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.348     8.216 r  U1/distance_cm_reg[7]_i_38/O
                         net (fo=2, routed)           0.810     9.025    U1/distance_cm_reg[7]_i_38_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  U1/distance_cm_reg[7]_i_42/O
                         net (fo=1, routed)           0.000     9.149    U1/distance_cm_reg[7]_i_42_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.699 r  U1/distance_cm_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.699    U1/distance_cm_reg[7]_i_21_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.813 r  U1/distance_cm_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.813    U1/distance_cm_reg[7]_i_12_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  U1/distance_cm_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.927    U1/distance_cm_reg[7]_i_4_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.261 r  U1/distance_cm_reg[7]_i_2/O[1]
                         net (fo=22, routed)          1.222    11.483    U1/distance_cm_reg[7]_i_2_n_6
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.328    11.811 r  U1/distance_cm_reg[3]_i_73/O
                         net (fo=6, routed)           0.997    12.808    U1/distance_cm_reg[3]_i_73_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.332    13.140 r  U1/distance_cm_reg[3]_i_107/O
                         net (fo=1, routed)           0.000    13.140    U1/distance_cm_reg[3]_i_107_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.541 r  U1/distance_cm_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    13.541    U1/distance_cm_reg[3]_i_58_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  U1/distance_cm_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.655    U1/distance_cm_reg[3]_i_38_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.877 r  U1/distance_cm_reg[3]_i_36/O[0]
                         net (fo=4, routed)           0.843    14.721    U1/distance_cm_reg[3]_i_36_n_7
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.327    15.048 r  U1/distance_cm_reg[3]_i_59/O
                         net (fo=1, routed)           0.968    16.015    U1/distance_cm_reg[3]_i_59_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.332    16.347 r  U1/distance_cm_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    16.347    U1/distance_cm_reg[3]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.723 r  U1/distance_cm_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.723    U1/distance_cm_reg[3]_i_10_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.046 r  U1/distance_cm_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.942    17.988    U1/distance_cm_reg[3]_i_4_n_6
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.306    18.294 r  U1/distance_cm_reg[3]_i_23/O
                         net (fo=1, routed)           0.000    18.294    U1/distance_cm_reg[3]_i_23_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.695 r  U1/distance_cm_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.695    U1/distance_cm_reg[3]_i_5_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.852 r  U1/distance_cm_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.726    19.578    U1/distance_cm_reg[3]_i_3_n_2
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.329    19.907 r  U1/distance_cm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    19.907    U1_n_7
    SLICE_X46Y41         LDCE                                         r  distance_cm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/trig_signal_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRIG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.526ns  (logic 3.992ns (72.254%)  route 1.533ns (27.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.185    U1/CLK
    SLICE_X0Y15          FDSE                                         r  U1/trig_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDSE (Prop_fdse_C_Q)         0.456     5.641 r  U1/trig_signal_reg/Q
                         net (fo=1, routed)           1.533     7.174    TRIG_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    10.710 r  TRIG_OBUF_inst/O
                         net (fo=0)                   0.000    10.710    TRIG
    U18                                                               r  TRIG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 0.828ns (21.838%)  route 2.964ns (78.162%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.565     5.117    Clock100MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cm_reg/Q
                         net (fo=9, routed)           1.357     6.930    U2/cm
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.054 f  U2/znak[3]_i_4/O
                         net (fo=1, routed)           0.811     7.865    U2/znak[3]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.989 r  U2/znak[3]_i_2/O
                         net (fo=1, routed)           0.795     8.784    U2/znak[3]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.908 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000     8.908    U2/znak[3]_i_1_n_0
    SLICE_X41Y45         FDPE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.237%)  route 0.209ns (59.763%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.209     1.829    U2/reset
    SLICE_X41Y44         FDCE                                         f  U2/znak_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.743%)  route 0.214ns (60.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.214     1.833    U2/reset
    SLICE_X40Y44         FDCE                                         f  U2/char_no_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.743%)  route 0.214ns (60.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.214     1.833    U2/reset
    SLICE_X40Y44         FDCE                                         f  U2/char_no_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.743%)  route 0.214ns (60.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.214     1.833    U2/reset
    SLICE_X40Y44         FDCE                                         f  U2/char_no_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.373%)  route 0.295ns (67.627%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.295     1.914    U2/reset
    SLICE_X38Y45         FDCE                                         f  U2/char_no_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.373%)  route 0.295ns (67.627%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.295     1.914    U2/reset
    SLICE_X39Y45         FDCE                                         f  U2/znak_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.141ns (31.480%)  route 0.307ns (68.520%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.307     1.926    U2/reset
    SLICE_X42Y44         FDCE                                         f  U2/char_no_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.141ns (28.981%)  route 0.346ns (71.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.346     1.965    U2/reset
    SLICE_X41Y45         FDCE                                         f  U2/znak_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.141ns (28.981%)  route 0.346ns (71.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.346     1.965    U2/reset
    SLICE_X41Y45         FDPE                                         f  U2/znak_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.141ns (28.981%)  route 0.346ns (71.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.346     1.965    U2/reset
    SLICE_X41Y45         FDCE                                         f  U2/znak_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[2]
                            (input port)
  Destination:            us_trigger/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.654ns (24.484%)  route 5.102ns (75.516%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BUTTON[2] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  BUTTON_IBUF[2]_inst/O
                         net (fo=2, routed)           5.102     6.632    us_trigger/BUTTON_IBUF[0]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.756 r  us_trigger/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.756    us_trigger/next_state[1]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  us_trigger/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.446     4.818    us_trigger/CLK
    SLICE_X37Y39         FDRE                                         r  us_trigger/next_state_reg[1]/C

Slack:                    inf
  Source:                 BUTTON[2]
                            (input port)
  Destination:            us_trigger/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.654ns (25.123%)  route 4.930ns (74.877%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BUTTON[2] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  BUTTON_IBUF[2]_inst/O
                         net (fo=2, routed)           4.930     6.460    us_trigger/BUTTON_IBUF[0]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  us_trigger/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.584    us_trigger/next_state[0]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  us_trigger/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.445     4.817    us_trigger/CLK
    SLICE_X37Y38         FDRE                                         r  us_trigger/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[1]
                            (input port)
  Destination:            unit_selector/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.495ns  (logic 1.651ns (25.419%)  route 4.844ns (74.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BUTTON[1] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  BUTTON_IBUF[1]_inst/O
                         net (fo=2, routed)           4.844     6.371    unit_selector/BUTTON_IBUF[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.495 r  unit_selector/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.495    unit_selector/next_state[0]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  unit_selector/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.447     4.819    unit_selector/CLK
    SLICE_X32Y41         FDRE                                         r  unit_selector/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[1]
                            (input port)
  Destination:            unit_selector/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.651ns (25.450%)  route 4.836ns (74.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  BUTTON[1] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  BUTTON_IBUF[1]_inst/O
                         net (fo=2, routed)           4.836     6.363    unit_selector/BUTTON_IBUF[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.487 r  unit_selector/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.487    unit_selector/next_state[1]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  unit_selector/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.447     4.819    unit_selector/CLK
    SLICE_X32Y41         FDRE                                         r  unit_selector/next_state_reg[1]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.615ns (35.086%)  route 2.988ns (64.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.889     3.381    U1/ECHO_IBUF
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.505 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.099     4.603    U1/counter
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.820    U1/CLK
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[16]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.615ns (35.086%)  route 2.988ns (64.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.889     3.381    U1/ECHO_IBUF
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.505 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.099     4.603    U1/counter
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.820    U1/CLK
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[17]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.615ns (35.086%)  route 2.988ns (64.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.889     3.381    U1/ECHO_IBUF
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.505 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.099     4.603    U1/counter
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.820    U1/CLK
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[18]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.615ns (35.086%)  route 2.988ns (64.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.889     3.381    U1/ECHO_IBUF
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.505 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.099     4.603    U1/counter
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.820    U1/CLK
    SLICE_X40Y40         FDRE                                         r  U1/counter_reg[19]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.615ns (36.174%)  route 2.850ns (63.826%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.889     3.381    U1/ECHO_IBUF
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.505 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          0.960     4.465    U1/counter
    SLICE_X40Y39         FDRE                                         r  U1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.820    U1/CLK
    SLICE_X40Y39         FDRE                                         r  U1/counter_reg[12]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.615ns (36.174%)  route 2.850ns (63.826%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.889     3.381    U1/ECHO_IBUF
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.505 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          0.960     4.465    U1/counter
    SLICE_X40Y39         FDRE                                         r  U1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.448     4.820    U1/CLK
    SLICE_X40Y39         FDRE                                         r  U1/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/measure_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.259ns (23.546%)  route 0.840ns (76.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.840     1.099    U1/ECHO_IBUF
    SLICE_X37Y36         FDRE                                         r  U1/measure_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.829     1.987    U1/CLK
    SLICE_X37Y36         FDRE                                         r  U1/measure_start_reg/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.259ns (21.218%)  route 0.961ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.961     1.220    U1/ECHO_IBUF
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.830     1.988    U1/CLK
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[0]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.259ns (21.218%)  route 0.961ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.961     1.220    U1/ECHO_IBUF
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.830     1.988    U1/CLK
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[1]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.259ns (21.218%)  route 0.961ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.961     1.220    U1/ECHO_IBUF
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.830     1.988    U1/CLK
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[2]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.259ns (21.218%)  route 0.961ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.961     1.220    U1/ECHO_IBUF
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.830     1.988    U1/CLK
    SLICE_X40Y36         FDRE                                         r  U1/counter_reg[3]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.259ns (20.651%)  route 0.995ns (79.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.995     1.253    U1/ECHO_IBUF
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.831     1.989    U1/CLK
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[4]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.259ns (20.651%)  route 0.995ns (79.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.995     1.253    U1/ECHO_IBUF
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.831     1.989    U1/CLK
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[5]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.259ns (20.651%)  route 0.995ns (79.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.995     1.253    U1/ECHO_IBUF
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.831     1.989    U1/CLK
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[6]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.259ns (20.651%)  route 0.995ns (79.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.995     1.253    U1/ECHO_IBUF
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.831     1.989    U1/CLK
    SLICE_X40Y37         FDRE                                         r  U1/counter_reg[7]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.259ns (20.079%)  route 1.030ns (79.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.030     1.289    U1/ECHO_IBUF
    SLICE_X40Y38         FDRE                                         r  U1/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.991    U1/CLK
    SLICE_X40Y38         FDRE                                         r  U1/counter_reg[10]/C





