{

   "details": [
       {
			"Experiment": "Verify the truth table of RS, JK, T and D flip-flops using NAND & NOR gates.",     
			"Lab": "Digital Electronics",               
			"Discipline": "Electronics and Communications",				 
			"Technology": "HTML, JavaScript, CSS"         
       }
   ],

   "developer": [
       {       
      "Developer": "Prof. RS Anand",         
      "Institute": "Indian Institute of Technology Roorkee, Roorkee",         
      "InstituteAcronym": "IITR"   
       }
   ],

   "contributer": [
       {       
			"Contributer": "Jasbir Singh",             
      "Institute": "Indian Institute of Technology Roorkee, Roorkee",               
			"InstituteAcronym": "IITR"         
       },

       {       
			"Contributer": "Rajeev Kumar",              
      "Institute": "Indian Institute of Technology Roorkee, Roorkee",               
			"InstituteAcronym": "IITR"         
       },

       {       
			"Contributer": "Priyanshi Agarwal",             
      "Institute": "Indian Institute of Technology Roorkee, Roorkee",               
			"InstituteAcronym": "IITR"         
       }
   ]

}