Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 10:00:15 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sensor_timing_summary_routed.rpt -pb top_sensor_timing_summary_routed.pb -rpx top_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fnd/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ubtn/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.952      -47.302                      4                  472        0.088        0.000                      0                  472        3.750        0.000                       0                   231  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.952      -47.302                      4                  472        0.088        0.000                      0                  472        3.750        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack      -11.952ns,  Total Violation      -47.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.952ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.930ns  (logic 9.232ns (42.098%)  route 12.698ns (57.902%))
  Logic Levels:           31  (CARRY4=15 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[9]/Q
                         net (fo=19, routed)          0.815     6.423    usensor/data_reg[9]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.547 r  usensor/digit_10000_carry_i_107/O
                         net (fo=1, routed)           0.630     7.177    usensor/digit_10000_carry_i_107_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.562 r  usensor/digit_10000_carry_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.562    usensor/digit_10000_carry_i_72_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.784 r  usensor/digit_10000_carry_i_46/O[0]
                         net (fo=3, routed)           0.471     8.255    usensor/digit_10000_carry_i_46_n_7
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.299     8.554 r  usensor/digit_10000_carry_i_38/O
                         net (fo=1, routed)           0.647     9.201    usensor/digit_10000_carry_i_38_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.599 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.599    usensor/digit_10000_carry_i_15_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.912 r  usensor/digit_10000_carry_i_10/O[3]
                         net (fo=48, routed)          0.828    10.740    usensor_n_6
    SLICE_X60Y34         LUT3 (Prop_lut3_I2_O)        0.306    11.046 r  digit_10000_carry_i_51/O
                         net (fo=1, routed)           0.766    11.812    digit_10000_carry_i_51_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    12.454 r  digit_10000_carry_i_27/O[3]
                         net (fo=3, routed)           0.843    13.297    usensor/digit_10000_carry_i_14_0[3]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.337    13.634 r  usensor/digit_10000_carry_i_30/O
                         net (fo=1, routed)           0.000    13.634    usensor/digit_10000_carry_i_30_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    13.952 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=36, routed)          0.541    14.493    usensor/digit_10000_carry_i_14_n_1
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.313    14.806 r  usensor/digit_10000_carry_i_11/O
                         net (fo=49, routed)          0.682    15.488    usensor/digit_10000_carry_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.612 r  usensor/o_data1002_carry__0_i_6_comp/O
                         net (fo=1, routed)           0.000    15.612    uuart/u_bit/o_data1002__37_carry_i_3[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.125 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.125    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.364 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.500    16.864    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X54Y40         LUT4 (Prop_lut4_I3_O)        0.301    17.165 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=1, routed)           0.962    18.127    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.251 r  usensor/o_data1002__37_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.251    uuart/u_bit/o_data1002__37_carry__2_1[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.783 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.783    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.897    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.119 f  uuart/u_bit/o_data1002__37_carry__3/O[0]
                         net (fo=17, routed)          0.672    19.791    uuart/u_bit/o_data1002__37_carry__3_i_8[0]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.299    20.090 r  uuart/u_bit/o_data1002__90_carry_i_1/O
                         net (fo=1, routed)           0.749    20.839    uuart/u_bit/o_data1002__90_carry_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.224 r  uuart/u_bit/o_data1002__90_carry/CO[3]
                         net (fo=1, routed)           0.000    21.224    uuart/u_bit/o_data1002__90_carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  uuart/u_bit/o_data1002__90_carry__0/O[1]
                         net (fo=3, routed)           0.320    21.879    usensor/o_data1002__121_carry__1[1]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.303    22.182 r  usensor/o_data1002__121_carry__1_i_1/O
                         net (fo=1, routed)           0.349    22.531    uuart/u_bit/o_data1002__121_carry__2_0[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.051 r  uuart/u_bit/o_data1002__121_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.051    uuart/u_bit/o_data1002__121_carry__1_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.208 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=8, routed)           0.374    23.582    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.332    23.914 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.402    24.315    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.439 r  uuart/u_bit/data_reg[2]_i_17/O
                         net (fo=2, routed)           0.720    25.159    uuart/u_bit/o_data1002__252[5]
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.283 r  uuart/u_bit/data_reg[2]_i_8/O
                         net (fo=7, routed)           0.326    25.609    uuart/u_bit/data_reg[2]_i_8_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    25.733 r  uuart/u_bit/data_reg[3]_i_5/O
                         net (fo=1, routed)           0.951    26.684    uuart/u_bit/data_reg[3]_i_5_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.808 r  uuart/u_bit/data_reg[3]_i_2/O
                         net (fo=1, routed)           0.149    26.957    uuart/uclock_Tx/data_reg_reg[3]_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I0_O)        0.124    27.081 r  uuart/uclock_Tx/data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    27.081    uuart/uclock_Tx/data_reg[3]_i_1__0_n_0
    SLICE_X61Y45         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.518    14.859    uuart/uclock_Tx/clk
    SLICE_X61Y45         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDCE (Setup_fdce_C_D)        0.031    15.129    uuart/uclock_Tx/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -27.081    
  -------------------------------------------------------------------
                         slack                                -11.952    

Slack (VIOLATED) :        -11.850ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.876ns  (logic 9.108ns (41.636%)  route 12.768ns (58.364%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[9]/Q
                         net (fo=19, routed)          0.815     6.423    usensor/data_reg[9]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.547 r  usensor/digit_10000_carry_i_107/O
                         net (fo=1, routed)           0.630     7.177    usensor/digit_10000_carry_i_107_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.562 r  usensor/digit_10000_carry_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.562    usensor/digit_10000_carry_i_72_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.784 r  usensor/digit_10000_carry_i_46/O[0]
                         net (fo=3, routed)           0.471     8.255    usensor/digit_10000_carry_i_46_n_7
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.299     8.554 r  usensor/digit_10000_carry_i_38/O
                         net (fo=1, routed)           0.647     9.201    usensor/digit_10000_carry_i_38_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.599 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.599    usensor/digit_10000_carry_i_15_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.912 r  usensor/digit_10000_carry_i_10/O[3]
                         net (fo=48, routed)          0.828    10.740    usensor_n_6
    SLICE_X60Y34         LUT3 (Prop_lut3_I2_O)        0.306    11.046 r  digit_10000_carry_i_51/O
                         net (fo=1, routed)           0.766    11.812    digit_10000_carry_i_51_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    12.454 r  digit_10000_carry_i_27/O[3]
                         net (fo=3, routed)           0.843    13.297    usensor/digit_10000_carry_i_14_0[3]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.337    13.634 r  usensor/digit_10000_carry_i_30/O
                         net (fo=1, routed)           0.000    13.634    usensor/digit_10000_carry_i_30_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    13.952 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=36, routed)          0.541    14.493    usensor/digit_10000_carry_i_14_n_1
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.313    14.806 r  usensor/digit_10000_carry_i_11/O
                         net (fo=49, routed)          0.682    15.488    usensor/digit_10000_carry_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.612 r  usensor/o_data1002_carry__0_i_6_comp/O
                         net (fo=1, routed)           0.000    15.612    uuart/u_bit/o_data1002__37_carry_i_3[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.125 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.125    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.364 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.500    16.864    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X54Y40         LUT4 (Prop_lut4_I3_O)        0.301    17.165 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=1, routed)           0.962    18.127    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.251 r  usensor/o_data1002__37_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.251    uuart/u_bit/o_data1002__37_carry__2_1[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.783 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.783    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.897    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.119 f  uuart/u_bit/o_data1002__37_carry__3/O[0]
                         net (fo=17, routed)          0.672    19.791    uuart/u_bit/o_data1002__37_carry__3_i_8[0]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.299    20.090 r  uuart/u_bit/o_data1002__90_carry_i_1/O
                         net (fo=1, routed)           0.749    20.839    uuart/u_bit/o_data1002__90_carry_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.224 r  uuart/u_bit/o_data1002__90_carry/CO[3]
                         net (fo=1, routed)           0.000    21.224    uuart/u_bit/o_data1002__90_carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  uuart/u_bit/o_data1002__90_carry__0/O[1]
                         net (fo=3, routed)           0.320    21.879    usensor/o_data1002__121_carry__1[1]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.303    22.182 r  usensor/o_data1002__121_carry__1_i_1/O
                         net (fo=1, routed)           0.349    22.531    uuart/u_bit/o_data1002__121_carry__2_0[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.051 r  uuart/u_bit/o_data1002__121_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.051    uuart/u_bit/o_data1002__121_carry__1_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.208 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=8, routed)           0.374    23.582    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.332    23.914 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.402    24.315    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.439 r  uuart/u_bit/data_reg[2]_i_17/O
                         net (fo=2, routed)           0.720    25.159    uuart/u_bit/o_data1002__252[5]
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.283 r  uuart/u_bit/data_reg[2]_i_8/O
                         net (fo=7, routed)           1.070    26.353    uuart/u_bit/data_reg[2]_i_8_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.124    26.477 r  uuart/u_bit/data_reg[2]_i_2/O
                         net (fo=1, routed)           0.426    26.903    uuart/u_bit/data_reg[2]_i_2_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I1_O)        0.124    27.027 r  uuart/u_bit/data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    27.027    uuart/uclock_Tx/D[1]
    SLICE_X60Y45         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.518    14.859    uuart/uclock_Tx/clk
    SLICE_X60Y45         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y45         FDCE (Setup_fdce_C_D)        0.079    15.177    uuart/uclock_Tx/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -27.027    
  -------------------------------------------------------------------
                         slack                                -11.850    

Slack (VIOLATED) :        -11.806ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.707ns  (logic 9.108ns (41.959%)  route 12.599ns (58.041%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[9]/Q
                         net (fo=19, routed)          0.815     6.423    usensor/data_reg[9]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.547 r  usensor/digit_10000_carry_i_107/O
                         net (fo=1, routed)           0.630     7.177    usensor/digit_10000_carry_i_107_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.562 r  usensor/digit_10000_carry_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.562    usensor/digit_10000_carry_i_72_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.784 r  usensor/digit_10000_carry_i_46/O[0]
                         net (fo=3, routed)           0.471     8.255    usensor/digit_10000_carry_i_46_n_7
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.299     8.554 r  usensor/digit_10000_carry_i_38/O
                         net (fo=1, routed)           0.647     9.201    usensor/digit_10000_carry_i_38_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.599 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.599    usensor/digit_10000_carry_i_15_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.912 r  usensor/digit_10000_carry_i_10/O[3]
                         net (fo=48, routed)          0.828    10.740    usensor_n_6
    SLICE_X60Y34         LUT3 (Prop_lut3_I2_O)        0.306    11.046 r  digit_10000_carry_i_51/O
                         net (fo=1, routed)           0.766    11.812    digit_10000_carry_i_51_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    12.454 r  digit_10000_carry_i_27/O[3]
                         net (fo=3, routed)           0.843    13.297    usensor/digit_10000_carry_i_14_0[3]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.337    13.634 r  usensor/digit_10000_carry_i_30/O
                         net (fo=1, routed)           0.000    13.634    usensor/digit_10000_carry_i_30_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    13.952 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=36, routed)          0.541    14.493    usensor/digit_10000_carry_i_14_n_1
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.313    14.806 r  usensor/digit_10000_carry_i_11/O
                         net (fo=49, routed)          0.682    15.488    usensor/digit_10000_carry_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.612 r  usensor/o_data1002_carry__0_i_6_comp/O
                         net (fo=1, routed)           0.000    15.612    uuart/u_bit/o_data1002__37_carry_i_3[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.125 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.125    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.364 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.500    16.864    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X54Y40         LUT4 (Prop_lut4_I3_O)        0.301    17.165 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=1, routed)           0.962    18.127    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.251 r  usensor/o_data1002__37_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.251    uuart/u_bit/o_data1002__37_carry__2_1[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.783 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.783    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.897    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.119 f  uuart/u_bit/o_data1002__37_carry__3/O[0]
                         net (fo=17, routed)          0.672    19.791    uuart/u_bit/o_data1002__37_carry__3_i_8[0]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.299    20.090 r  uuart/u_bit/o_data1002__90_carry_i_1/O
                         net (fo=1, routed)           0.749    20.839    uuart/u_bit/o_data1002__90_carry_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.224 r  uuart/u_bit/o_data1002__90_carry/CO[3]
                         net (fo=1, routed)           0.000    21.224    uuart/u_bit/o_data1002__90_carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  uuart/u_bit/o_data1002__90_carry__0/O[1]
                         net (fo=3, routed)           0.320    21.879    usensor/o_data1002__121_carry__1[1]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.303    22.182 r  usensor/o_data1002__121_carry__1_i_1/O
                         net (fo=1, routed)           0.349    22.531    uuart/u_bit/o_data1002__121_carry__2_0[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.051 r  uuart/u_bit/o_data1002__121_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.051    uuart/u_bit/o_data1002__121_carry__1_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.208 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=8, routed)           0.374    23.582    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.332    23.914 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.218    24.131    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  uuart/u_bit/data_reg[2]_i_16/O
                         net (fo=4, routed)           1.009    25.264    uuart/u_bit/data_reg[2]_i_16_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    25.388 r  uuart/u_bit/data_reg[2]_i_9/O
                         net (fo=4, routed)           0.630    26.019    uuart/u_bit/data_reg[2]_i_9_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.143 r  uuart/u_bit/data_reg[0]_i_5/O
                         net (fo=1, routed)           0.591    26.734    uuart/u_bit/data_reg[0]_i_5_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.858 r  uuart/u_bit/data_reg[0]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    26.858    uuart/uclock_Tx/D[0]
    SLICE_X57Y47         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.454    14.795    uuart/uclock_Tx/clk
    SLICE_X57Y47         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[0]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y47         FDCE (Setup_fdce_C_D)        0.032    15.052    uuart/uclock_Tx/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -26.858    
  -------------------------------------------------------------------
                         slack                                -11.806    

Slack (VIOLATED) :        -11.694ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.592ns  (logic 9.108ns (42.182%)  route 12.484ns (57.818%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[9]/Q
                         net (fo=19, routed)          0.815     6.423    usensor/data_reg[9]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.547 r  usensor/digit_10000_carry_i_107/O
                         net (fo=1, routed)           0.630     7.177    usensor/digit_10000_carry_i_107_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.562 r  usensor/digit_10000_carry_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.562    usensor/digit_10000_carry_i_72_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.784 r  usensor/digit_10000_carry_i_46/O[0]
                         net (fo=3, routed)           0.471     8.255    usensor/digit_10000_carry_i_46_n_7
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.299     8.554 r  usensor/digit_10000_carry_i_38/O
                         net (fo=1, routed)           0.647     9.201    usensor/digit_10000_carry_i_38_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.599 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.599    usensor/digit_10000_carry_i_15_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.912 r  usensor/digit_10000_carry_i_10/O[3]
                         net (fo=48, routed)          0.828    10.740    usensor_n_6
    SLICE_X60Y34         LUT3 (Prop_lut3_I2_O)        0.306    11.046 r  digit_10000_carry_i_51/O
                         net (fo=1, routed)           0.766    11.812    digit_10000_carry_i_51_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    12.454 r  digit_10000_carry_i_27/O[3]
                         net (fo=3, routed)           0.843    13.297    usensor/digit_10000_carry_i_14_0[3]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.337    13.634 r  usensor/digit_10000_carry_i_30/O
                         net (fo=1, routed)           0.000    13.634    usensor/digit_10000_carry_i_30_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    13.952 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=36, routed)          0.541    14.493    usensor/digit_10000_carry_i_14_n_1
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.313    14.806 r  usensor/digit_10000_carry_i_11/O
                         net (fo=49, routed)          0.682    15.488    usensor/digit_10000_carry_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.612 r  usensor/o_data1002_carry__0_i_6_comp/O
                         net (fo=1, routed)           0.000    15.612    uuart/u_bit/o_data1002__37_carry_i_3[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.125 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.125    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.364 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.500    16.864    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X54Y40         LUT4 (Prop_lut4_I3_O)        0.301    17.165 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=1, routed)           0.962    18.127    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.251 r  usensor/o_data1002__37_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.251    uuart/u_bit/o_data1002__37_carry__2_1[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.783 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.783    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.897    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.119 f  uuart/u_bit/o_data1002__37_carry__3/O[0]
                         net (fo=17, routed)          0.672    19.791    uuart/u_bit/o_data1002__37_carry__3_i_8[0]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.299    20.090 r  uuart/u_bit/o_data1002__90_carry_i_1/O
                         net (fo=1, routed)           0.749    20.839    uuart/u_bit/o_data1002__90_carry_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.224 r  uuart/u_bit/o_data1002__90_carry/CO[3]
                         net (fo=1, routed)           0.000    21.224    uuart/u_bit/o_data1002__90_carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  uuart/u_bit/o_data1002__90_carry__0/O[1]
                         net (fo=3, routed)           0.320    21.879    usensor/o_data1002__121_carry__1[1]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.303    22.182 r  usensor/o_data1002__121_carry__1_i_1/O
                         net (fo=1, routed)           0.349    22.531    uuart/u_bit/o_data1002__121_carry__2_0[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.051 r  uuart/u_bit/o_data1002__121_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.051    uuart/u_bit/o_data1002__121_carry__1_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.208 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=8, routed)           0.374    23.582    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.332    23.914 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.218    24.131    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  uuart/u_bit/data_reg[2]_i_16/O
                         net (fo=4, routed)           1.009    25.264    uuart/u_bit/data_reg[2]_i_16_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    25.388 r  uuart/u_bit/data_reg[2]_i_9/O
                         net (fo=4, routed)           0.601    25.990    uuart/u_bit/data_reg[2]_i_9_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.114 f  uuart/u_bit/data_reg[2]_i_3/O
                         net (fo=2, routed)           0.506    26.619    uuart/uclock_Tx/data_reg_reg[1]_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.743 r  uuart/uclock_Tx/data_reg[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    26.743    uuart/uclock_Tx/data_reg[1]_i_1__0_n_0
    SLICE_X57Y47         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.454    14.795    uuart/uclock_Tx/clk
    SLICE_X57Y47         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[1]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y47         FDCE (Setup_fdce_C_D)        0.029    15.049    uuart/uclock_Tx/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -26.743    
  -------------------------------------------------------------------
                         slack                                -11.694    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 2.343ns (33.845%)  route 4.580ns (66.155%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[2]/Q
                         net (fo=15, routed)          1.218     6.825    usensor/data_reg[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.482 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.797 f  usensor/data_reg_reg[8]_i_2/O[3]
                         net (fo=2, routed)           1.497     9.295    usensor/in6[8]
    SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.335     9.630 f  usensor/finish_tick_reg_i_3/O
                         net (fo=1, routed)           0.944    10.574    usensor/finish_tick_reg_i_3_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.332    10.906 f  usensor/finish_tick_reg_i_2/O
                         net (fo=2, routed)           0.487    11.393    usensor/finish_tick_reg_i_2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  usensor/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.433    11.950    usensor/FSM_sequential_state[1]_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.124    12.074 r  usensor/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.074    usensor/FSM_sequential_state[0]_i_1_n_0
    SLICE_X57Y32         FDCE                                         r  usensor/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.445    14.786    usensor/clk
    SLICE_X57Y32         FDCE                                         r  usensor/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y32         FDCE (Setup_fdce_C_D)        0.029    15.040    usensor/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 2.369ns (34.092%)  route 4.580ns (65.908%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[2]/Q
                         net (fo=15, routed)          1.218     6.825    usensor/data_reg[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.482 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.797 f  usensor/data_reg_reg[8]_i_2/O[3]
                         net (fo=2, routed)           1.497     9.295    usensor/in6[8]
    SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.335     9.630 f  usensor/finish_tick_reg_i_3/O
                         net (fo=1, routed)           0.944    10.574    usensor/finish_tick_reg_i_3_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.332    10.906 f  usensor/finish_tick_reg_i_2/O
                         net (fo=2, routed)           0.487    11.393    usensor/finish_tick_reg_i_2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  usensor/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.433    11.950    usensor/FSM_sequential_state[1]_i_2_n_0
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.150    12.100 r  usensor/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.100    usensor/FSM_sequential_state[1]_i_1_n_0
    SLICE_X57Y32         FDCE                                         r  usensor/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.445    14.786    usensor/clk
    SLICE_X57Y32         FDCE                                         r  usensor/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y32         FDCE (Setup_fdce_C_D)        0.075    15.086    usensor/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/finish_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.219ns (33.520%)  route 4.401ns (66.480%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[2]/Q
                         net (fo=15, routed)          1.218     6.825    usensor/data_reg[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.482 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.797 f  usensor/data_reg_reg[8]_i_2/O[3]
                         net (fo=2, routed)           1.497     9.295    usensor/in6[8]
    SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.335     9.630 f  usensor/finish_tick_reg_i_3/O
                         net (fo=1, routed)           0.944    10.574    usensor/finish_tick_reg_i_3_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.332    10.906 f  usensor/finish_tick_reg_i_2/O
                         net (fo=2, routed)           0.741    11.647    usensor/finish_tick_reg_i_2_n_0
    SLICE_X56Y32         LUT2 (Prop_lut2_I1_O)        0.124    11.771 r  usensor/finish_tick_reg_i_1/O
                         net (fo=1, routed)           0.000    11.771    usensor/finish_tick_next
    SLICE_X56Y32         FDCE                                         r  usensor/finish_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.445    14.786    usensor/clk
    SLICE_X56Y32         FDCE                                         r  usensor/finish_tick_reg_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y32         FDCE (Setup_fdce_C_D)        0.081    15.092    usensor/finish_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.653ns (31.792%)  route 3.546ns (68.208%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[2]/Q
                         net (fo=15, routed)          1.218     6.825    usensor/data_reg[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.482 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.701 r  usensor/data_reg_reg[8]_i_2/O[0]
                         net (fo=2, routed)           1.380     9.081    usensor/data_reg_reg[12]_0[0]
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.321     9.402 r  usensor/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.949    10.351    usensor/data_reg[5]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  usensor/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.512    14.853    usensor/clk
    SLICE_X59Y34         FDCE                                         r  usensor/data_reg_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_D)       -0.271    14.821    usensor/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.488ns (31.384%)  route 3.253ns (68.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[2]/Q
                         net (fo=15, routed)          1.218     6.825    usensor/data_reg[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.527 r  usensor/data_reg_reg[4]_i_2/O[2]
                         net (fo=2, routed)           1.239     8.767    usensor/in6[3]
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.330     9.097 r  usensor/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.796     9.893    usensor/data_reg[3]_i_1_n_0
    SLICE_X58Y34         FDCE                                         r  usensor/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.512    14.853    usensor/clk
    SLICE_X58Y34         FDCE                                         r  usensor/data_reg_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDCE (Setup_fdce_C_D)       -0.264    14.828    usensor/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.976ns (40.170%)  route 2.943ns (59.830%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.630     5.151    usensor/clk
    SLICE_X61Y34         FDCE                                         r  usensor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  usensor/data_reg_reg[2]/Q
                         net (fo=15, routed)          1.218     6.825    usensor/data_reg[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.482 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.599    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  usensor/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.716    usensor/data_reg_reg[12]_i_2_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.039 r  usensor/data_reg_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.946     8.985    usensor/in6[14]
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.306     9.291 r  usensor/data_reg[14]_i_1/O
                         net (fo=1, routed)           0.779    10.070    usensor/data_reg[14]_i_1_n_0
    SLICE_X59Y36         FDCE                                         r  usensor/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.513    14.854    usensor/clk
    SLICE_X59Y36         FDCE                                         r  usensor/data_reg_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)       -0.061    15.032    usensor/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uuart/uclock_Tx/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.566     1.449    uuart/uclock_Tx/clk
    SLICE_X55Y45         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  uuart/uclock_Tx/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     1.700    utx2/uregister/ram_reg_0_15_6_7/DIA0
    SLICE_X54Y46         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X54Y46         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.465    
    SLICE_X54Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.612    utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMD32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMS32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMS32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.445    uuart_fsm/urxa/ufifo_cu/clk
    SLICE_X51Y34         FDCE                                         r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart_fsm/urxa/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.227     1.814    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y34         RAMS32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.831     1.958    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y34         RAMS32                                       r  uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.713    uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uuart/uclock_Tx/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.566     1.449    uuart/uclock_Tx/clk
    SLICE_X55Y45         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  uuart/uclock_Tx/data_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.700    utx2/uregister/ram_reg_0_15_6_7/DIA1
    SLICE_X54Y46         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X54Y46         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.465    
    SLICE_X54Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.585    utx2/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y28   u1us/count_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y28   u1us/count_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y28   u1us/count_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y28   u1us/count_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y28   u1us/count_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y28   u1us/count_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y28   u1us/count_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y28   u1us/tick_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y32   usensor/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   uuart_fsm/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y46   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y46   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y46   utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK



