#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 14 19:45:32 2019
# Process ID: 26360
# Current directory: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex
# Command line: vivado.exe -notrace -source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/vivado.log
# Journal file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.3/data/boards/board_files/k410tFM2/1.0/board.xml:
 Pin Map file does not provide LOC constraints for PHY_TXD0COMP : xilinx.com:k410tfm2:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.3/data/boards/board_files/k410tFM2/1.0/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 759.363 ; gain = 155.309
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0_create_bitstreams.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
[Thu Feb 14 19:52:53 2019] Launched synth_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k410tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_7x_0_support_i/pcie_7x_0_i'
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst'
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x8g1.xdc]
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x8g1.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1829.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1911.184 ; gain = 1073.227
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2006.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2012.609 ; gain = 6.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2012.609 ; gain = 0.000
[Thu Feb 14 19:54:55 2019] Launched impl_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 2051.230 ; gain = 2.563
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.972 . Memory (MB): peak = 2051.230 ; gain = 2.563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2051.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.523 ; gain = 97.914
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
[Thu Feb 14 19:58:55 2019] Launched impl_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 16 -interface SPIx1 -loadbit {up 0x00000000 "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit" } -checksum -file "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/tendom-prom-fm2.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx1 -loadbit {up 0x00000000 "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit" } -checksum -file D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/tendom-prom-fm2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit
ERROR: [Writecfgmem 68-20] SPI_BUSWIDTH property is set to "4" on bitfile D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit. This property has to be set to "1" to generate a configuration memory file for the SPIX1 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
[Thu Feb 14 20:05:16 2019] Launched synth_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k410tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_7x_0_support_i/pcie_7x_0_i'
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst'
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x8g1.xdc]
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x8g1.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3357.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3357.816 ; gain = 0.000
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3357.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3357.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3357.816 ; gain = 0.000
[Thu Feb 14 20:06:23 2019] Launched impl_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.762 . Memory (MB): peak = 3357.816 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.762 . Memory (MB): peak = 3357.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3357.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3371.836 ; gain = 14.020
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
[Thu Feb 14 20:11:21 2019] Launched impl_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb 14 20:13:42 2019] Launched synth_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/synth_1/runme.log
[Thu Feb 14 20:13:42 2019] Launched impl_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit" } -checksum -file "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/fm2-pcie-tendomprom1.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit" } -checksum -file D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/fm2-pcie-tendomprom1.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit
Writing file D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/fm2-pcie-tendomprom1.mcs
Writing log file D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/fm2-pcie-tendomprom1.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF
Checksum           0xE5723495
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                                      Checksum
0x00000000    0x001B0D8F    Feb 14 20:17:39 2019    D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit    0x0164B705
File Checksum Total                                                                                                                                                              0x0164B705
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
refresh_design
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 3554.723 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 3554.723 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3554.723 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 20:29:53 2019...
