#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028cd70f4320 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v0000028cd7181f90_0 .var "CLK", 0 0;
v0000028cd7181a90_0 .net "INSTRUCTION", 31 0, L_0000028cd7182cb0;  1 drivers
v0000028cd7182c10_0 .net "PC", 31 0, v0000028cd7180490_0;  1 drivers
v0000028cd71827b0_0 .var "RESET", 0 0;
v0000028cd7182490_0 .net *"_ivl_0", 7 0, L_0000028cd7183110;  1 drivers
v0000028cd7181e50_0 .net *"_ivl_10", 7 0, L_0000028cd71820d0;  1 drivers
v0000028cd7181bd0_0 .net *"_ivl_12", 32 0, L_0000028cd7182990;  1 drivers
L_0000028cd71b0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028cd7182df0_0 .net *"_ivl_15", 0 0, L_0000028cd71b0118;  1 drivers
L_0000028cd71b0160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028cd7181ef0_0 .net/2u *"_ivl_16", 32 0, L_0000028cd71b0160;  1 drivers
v0000028cd7182530_0 .net *"_ivl_18", 32 0, L_0000028cd7182d50;  1 drivers
v0000028cd7182850_0 .net *"_ivl_2", 32 0, L_0000028cd7182b70;  1 drivers
v0000028cd7182030_0 .net *"_ivl_20", 7 0, L_0000028cd71834d0;  1 drivers
v0000028cd7183610_0 .net *"_ivl_22", 32 0, L_0000028cd7182fd0;  1 drivers
L_0000028cd71b01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028cd7181d10_0 .net *"_ivl_25", 0 0, L_0000028cd71b01a8;  1 drivers
L_0000028cd71b01f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028cd71819f0_0 .net/2u *"_ivl_26", 32 0, L_0000028cd71b01f0;  1 drivers
v0000028cd71832f0_0 .net *"_ivl_28", 32 0, L_0000028cd7182a30;  1 drivers
v0000028cd71828f0_0 .net *"_ivl_30", 7 0, L_0000028cd7181db0;  1 drivers
L_0000028cd71b0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028cd7182e90_0 .net *"_ivl_5", 0 0, L_0000028cd71b0088;  1 drivers
L_0000028cd71b00d0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000028cd71823f0_0 .net/2u *"_ivl_6", 32 0, L_0000028cd71b00d0;  1 drivers
v0000028cd7183430_0 .net *"_ivl_8", 32 0, L_0000028cd7182f30;  1 drivers
v0000028cd7182710 .array "instr_mem", 0 1023, 7 0;
L_0000028cd7183110 .array/port v0000028cd7182710, L_0000028cd7182f30;
L_0000028cd7182b70 .concat [ 32 1 0 0], v0000028cd7180490_0, L_0000028cd71b0088;
L_0000028cd7182f30 .arith/sum 33, L_0000028cd7182b70, L_0000028cd71b00d0;
L_0000028cd71820d0 .array/port v0000028cd7182710, L_0000028cd7182d50;
L_0000028cd7182990 .concat [ 32 1 0 0], v0000028cd7180490_0, L_0000028cd71b0118;
L_0000028cd7182d50 .arith/sum 33, L_0000028cd7182990, L_0000028cd71b0160;
L_0000028cd71834d0 .array/port v0000028cd7182710, L_0000028cd7182a30;
L_0000028cd7182fd0 .concat [ 32 1 0 0], v0000028cd7180490_0, L_0000028cd71b01a8;
L_0000028cd7182a30 .arith/sum 33, L_0000028cd7182fd0, L_0000028cd71b01f0;
L_0000028cd7181db0 .array/port v0000028cd7182710, v0000028cd7180490_0;
L_0000028cd7182cb0 .delay 32 (2,2,2) L_0000028cd7182cb0/d;
L_0000028cd7182cb0/d .concat [ 8 8 8 8], L_0000028cd7181db0, L_0000028cd71834d0, L_0000028cd71820d0, L_0000028cd7183110;
S_0000028cd7127ba0 .scope module, "mycpu" "cpu" 2 43, 3 4 0, S_0000028cd70f4320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000028cd717fb30_0 .var "ALUOP", 2 0;
v0000028cd71802b0_0 .net "ALURESULT", 7 0, v0000028cd7122460_0;  1 drivers
v0000028cd7180b70_0 .net "CLK", 0 0, v0000028cd7181f90_0;  1 drivers
v0000028cd7180e90_0 .net "IMMEDIATE", 7 0, L_0000028cd71818b0;  1 drivers
v0000028cd717f130_0 .net "INSTRUCTION", 31 0, L_0000028cd7182cb0;  alias, 1 drivers
v0000028cd717f590_0 .var "OPCODE", 7 0;
v0000028cd71803f0_0 .net "OPERAND2", 7 0, v0000028cd7180670_0;  1 drivers
v0000028cd7180490_0 .var "PC", 31 0;
v0000028cd7180f30_0 .var "PCreg", 31 0;
v0000028cd717f090_0 .net "READREG1", 2 0, L_0000028cd7183750;  1 drivers
v0000028cd717f1d0_0 .net "READREG2", 2 0, L_0000028cd71822b0;  1 drivers
v0000028cd717f270_0 .net "REGOUT1", 7 0, L_0000028cd711a8b0;  1 drivers
v0000028cd717f770_0 .net "REGOUT2", 7 0, L_0000028cd711aa70;  1 drivers
v0000028cd717f310_0 .net "RESET", 0 0, v0000028cd71827b0_0;  1 drivers
v0000028cd717f3b0_0 .var "WRITEENABLE", 0 0;
v0000028cd717f450_0 .net "WRITEREG", 2 0, L_0000028cd7182670;  1 drivers
v0000028cd717fa90_0 .net *"_ivl_1", 7 0, L_0000028cd71831b0;  1 drivers
v0000028cd717fbd0_0 .net *"_ivl_11", 7 0, L_0000028cd7181950;  1 drivers
v0000028cd7183570_0 .net *"_ivl_7", 7 0, L_0000028cd7182ad0;  1 drivers
v0000028cd7182350_0 .var "immSelect", 0 0;
v0000028cd7181c70_0 .net "negatedOp", 7 0, L_0000028cd7183070;  1 drivers
v0000028cd7183250_0 .net "registerOp", 7 0, v0000028cd7180210_0;  1 drivers
v0000028cd7183390_0 .var "signSelect", 0 0;
E_0000028cd70f34e0 .event anyedge, v0000028cd717f130_0;
E_0000028cd70f3560 .event anyedge, v0000028cd7180490_0;
L_0000028cd71831b0 .part L_0000028cd7182cb0, 8, 8;
L_0000028cd7183750 .part L_0000028cd71831b0, 0, 3;
L_0000028cd71818b0 .part L_0000028cd7182cb0, 0, 8;
L_0000028cd7182ad0 .part L_0000028cd7182cb0, 0, 8;
L_0000028cd71822b0 .part L_0000028cd7182ad0, 0, 3;
L_0000028cd7181950 .part L_0000028cd7182cb0, 16, 8;
L_0000028cd7182670 .part L_0000028cd7181950, 0, 3;
S_0000028cd7127d30 .scope module, "alu1" "alu" 3 39, 4 1 0, S_0000028cd7127ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0000028cd7122140_0 .net "C0", 7 0, L_0000028cd711b090;  1 drivers
v0000028cd7122000_0 .net "C1", 7 0, L_0000028cd7181b30;  1 drivers
v0000028cd71220a0_0 .net "C2", 7 0, L_0000028cd711ac30;  1 drivers
v0000028cd71221e0_0 .net "C3", 7 0, L_0000028cd711aed0;  1 drivers
v0000028cd7122280_0 .net "DATA1", 7 0, L_0000028cd711a8b0;  alias, 1 drivers
v0000028cd7122320_0 .net "DATA2", 7 0, v0000028cd7180670_0;  alias, 1 drivers
v0000028cd7122460_0 .var "RESULT", 7 0;
v0000028cd717fef0_0 .net "SELECT", 2 0, v0000028cd717fb30_0;  1 drivers
E_0000028cd70f3c60/0 .event anyedge, v0000028cd717fef0_0, v0000028cd71226e0_0, v0000028cd71219c0_0, v0000028cd7121f60_0;
E_0000028cd70f3c60/1 .event anyedge, v0000028cd71225a0_0, v0000028cd7121e20_0;
E_0000028cd70f3c60 .event/or E_0000028cd70f3c60/0, E_0000028cd70f3c60/1;
S_0000028cd7112990 .scope module, "case0" "FORWARD" 4 12, 4 63 0, S_0000028cd7127d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000028cd711b090/d .functor BUFZ 8, v0000028cd7180670_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028cd711b090 .delay 8 (1,1,1) L_0000028cd711b090/d;
v0000028cd71223c0_0 .net "DATA1", 7 0, L_0000028cd711a8b0;  alias, 1 drivers
v0000028cd7121e20_0 .net "DATA2", 7 0, v0000028cd7180670_0;  alias, 1 drivers
v0000028cd71226e0_0 .net "RESULT", 7 0, L_0000028cd711b090;  alias, 1 drivers
S_0000028cd7112b20 .scope module, "case1" "ADD" 4 15, 4 70 0, S_0000028cd7127d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000028cd7121920_0 .net "DATA1", 7 0, L_0000028cd711a8b0;  alias, 1 drivers
v0000028cd7121c40_0 .net "DATA2", 7 0, v0000028cd7180670_0;  alias, 1 drivers
v0000028cd71219c0_0 .net "RESULT", 7 0, L_0000028cd7181b30;  alias, 1 drivers
L_0000028cd7181b30 .delay 8 (2,2,2) L_0000028cd7181b30/d;
L_0000028cd7181b30/d .arith/sum 8, L_0000028cd711a8b0, v0000028cd7180670_0;
S_0000028cd7112cb0 .scope module, "case2" "AND" 4 18, 4 77 0, S_0000028cd7127d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000028cd711ac30/d .functor AND 8, L_0000028cd711a8b0, v0000028cd7180670_0, C4<11111111>, C4<11111111>;
L_0000028cd711ac30 .delay 8 (1,1,1) L_0000028cd711ac30/d;
v0000028cd7121ba0_0 .net "DATA1", 7 0, L_0000028cd711a8b0;  alias, 1 drivers
v0000028cd7121ec0_0 .net "DATA2", 7 0, v0000028cd7180670_0;  alias, 1 drivers
v0000028cd7121f60_0 .net "RESULT", 7 0, L_0000028cd711ac30;  alias, 1 drivers
S_0000028cd7113f10 .scope module, "case3" "OR" 4 21, 4 84 0, S_0000028cd7127d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000028cd711aed0/d .functor OR 8, L_0000028cd711a8b0, v0000028cd7180670_0, C4<00000000>, C4<00000000>;
L_0000028cd711aed0 .delay 8 (1,1,1) L_0000028cd711aed0/d;
v0000028cd7122500_0 .net "DATA1", 7 0, L_0000028cd711a8b0;  alias, 1 drivers
v0000028cd7121a60_0 .net "DATA2", 7 0, v0000028cd7180670_0;  alias, 1 drivers
v0000028cd71225a0_0 .net "RESULT", 7 0, L_0000028cd711aed0;  alias, 1 drivers
S_0000028cd71140a0 .scope module, "mux1" "mux" 3 43, 3 149 0, S_0000028cd7127ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000028cd717fc70_0 .net "IN1", 7 0, L_0000028cd711aa70;  alias, 1 drivers
v0000028cd7180c10_0 .net "IN2", 7 0, L_0000028cd7183070;  alias, 1 drivers
v0000028cd7180210_0 .var "OUT", 7 0;
v0000028cd717f810_0 .net "SELECT", 0 0, v0000028cd7183390_0;  1 drivers
E_0000028cd70f3920 .event anyedge, v0000028cd717f810_0, v0000028cd7180c10_0, v0000028cd717fc70_0;
S_0000028cd7114230 .scope module, "mux2" "mux" 3 44, 3 149 0, S_0000028cd7127ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000028cd7180530_0 .net "IN1", 7 0, v0000028cd7180210_0;  alias, 1 drivers
v0000028cd717fd10_0 .net "IN2", 7 0, L_0000028cd71818b0;  alias, 1 drivers
v0000028cd7180670_0 .var "OUT", 7 0;
v0000028cd717f8b0_0 .net "SELECT", 0 0, v0000028cd7182350_0;  1 drivers
E_0000028cd70f1ee0 .event anyedge, v0000028cd717f8b0_0, v0000028cd717fd10_0, v0000028cd7180210_0;
S_0000028cd7119c90 .scope module, "reg_file1" "reg_file" 3 37, 5 1 0, S_0000028cd7127ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000028cd711a8b0/d .functor BUFZ 8, L_0000028cd7182170, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028cd711a8b0 .delay 8 (2,2,2) L_0000028cd711a8b0/d;
L_0000028cd711aa70/d .functor BUFZ 8, L_0000028cd7182210, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028cd711aa70 .delay 8 (2,2,2) L_0000028cd711aa70/d;
v0000028cd71805d0_0 .net "CLK", 0 0, v0000028cd7181f90_0;  alias, 1 drivers
v0000028cd7180df0_0 .net "IN", 7 0, v0000028cd7122460_0;  alias, 1 drivers
v0000028cd717ff90_0 .net "INADDRESS", 2 0, L_0000028cd7182670;  alias, 1 drivers
v0000028cd717f950_0 .net "OUT1", 7 0, L_0000028cd711a8b0;  alias, 1 drivers
v0000028cd7180850_0 .net "OUT1ADDRESS", 2 0, L_0000028cd7183750;  alias, 1 drivers
v0000028cd7180d50_0 .net "OUT2", 7 0, L_0000028cd711aa70;  alias, 1 drivers
v0000028cd717fdb0_0 .net "OUT2ADDRESS", 2 0, L_0000028cd71822b0;  alias, 1 drivers
v0000028cd7180990_0 .net "RESET", 0 0, v0000028cd71827b0_0;  alias, 1 drivers
v0000028cd7180a30_0 .net "WRITE", 0 0, v0000028cd717f3b0_0;  1 drivers
v0000028cd717f630_0 .net *"_ivl_0", 7 0, L_0000028cd7182170;  1 drivers
v0000028cd7180350_0 .net *"_ivl_10", 4 0, L_0000028cd71825d0;  1 drivers
L_0000028cd71b0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028cd717f6d0_0 .net *"_ivl_13", 1 0, L_0000028cd71b0280;  1 drivers
v0000028cd7180030_0 .net *"_ivl_2", 4 0, L_0000028cd71836b0;  1 drivers
L_0000028cd71b0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028cd7180ad0_0 .net *"_ivl_5", 1 0, L_0000028cd71b0238;  1 drivers
v0000028cd71808f0_0 .net *"_ivl_8", 7 0, L_0000028cd7182210;  1 drivers
v0000028cd717f4f0 .array "registers", 0 7, 7 0;
E_0000028cd70f2ae0 .event posedge, v0000028cd71805d0_0;
L_0000028cd7182170 .array/port v0000028cd717f4f0, L_0000028cd71836b0;
L_0000028cd71836b0 .concat [ 3 2 0 0], L_0000028cd7183750, L_0000028cd71b0238;
L_0000028cd7182210 .array/port v0000028cd717f4f0, L_0000028cd71825d0;
L_0000028cd71825d0 .concat [ 3 2 0 0], L_0000028cd71822b0, L_0000028cd71b0280;
S_0000028cd7119e20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 34, 5 34 0, S_0000028cd7119c90;
 .timescale 0 0;
v0000028cd7180710_0 .var/i "i", 31 0;
S_0000028cd7119fb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 54, 5 54 0, S_0000028cd7119c90;
 .timescale 0 0;
v0000028cd71807b0_0 .var/i "i", 31 0;
S_0000028cd7103860 .scope module, "twocomp1" "twocomp" 3 41, 3 136 0, S_0000028cd7127ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_0000028cd711aca0 .functor NOT 8, L_0000028cd711aa70, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028cd71800d0_0 .net "IN", 7 0, L_0000028cd711aa70;  alias, 1 drivers
v0000028cd717fe50_0 .net "OUT", 7 0, L_0000028cd7183070;  alias, 1 drivers
v0000028cd717f9f0_0 .net *"_ivl_0", 7 0, L_0000028cd711aca0;  1 drivers
L_0000028cd71b02c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000028cd7180170_0 .net/2u *"_ivl_2", 7 0, L_0000028cd71b02c8;  1 drivers
L_0000028cd7183070 .delay 8 (1,1,1) L_0000028cd7183070/d;
L_0000028cd7183070/d .arith/sum 8, L_0000028cd711aca0, L_0000028cd71b02c8;
    .scope S_0000028cd7119c90;
T_0 ;
    %wait E_0000028cd70f2ae0;
    %load/vec4 v0000028cd7180990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %fork t_1, S_0000028cd7119e20;
    %jmp t_0;
    .scope S_0000028cd7119e20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cd7180710_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000028cd7180710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000028cd7180710_0;
    %store/vec4a v0000028cd717f4f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028cd7180710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000028cd7180710_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0000028cd7119c90;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028cd7180a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %delay 1, 0;
    %load/vec4 v0000028cd7180df0_0;
    %load/vec4 v0000028cd717ff90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000028cd717f4f0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028cd7119c90;
T_1 ;
    %vpi_call 5 53 "$dumpfile", "Write.vcd" {0 0 0};
    %fork t_3, S_0000028cd7119fb0;
    %jmp t_2;
    .scope S_0000028cd7119fb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cd71807b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028cd71807b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call 5 56 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000028cd717f4f0, v0000028cd71807b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028cd71807b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000028cd71807b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0000028cd7119c90;
t_2 %join;
    %end;
    .thread T_1;
    .scope S_0000028cd7127d30;
T_2 ;
    %wait E_0000028cd70f3c60;
    %load/vec4 v0000028cd717fef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 3, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0000028cd7122320_0;
    %store/vec4 v0000028cd7122460_0, 0, 8;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000028cd7122140_0;
    %store/vec4 v0000028cd7122460_0, 0, 8;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000028cd7122000_0;
    %store/vec4 v0000028cd7122460_0, 0, 8;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000028cd71220a0_0;
    %store/vec4 v0000028cd7122460_0, 0, 8;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000028cd71221e0_0;
    %store/vec4 v0000028cd7122460_0, 0, 8;
    %jmp T_2.6;
T_2.4 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028cd71140a0;
T_3 ;
    %wait E_0000028cd70f3920;
    %load/vec4 v0000028cd717f810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000028cd7180c10_0;
    %store/vec4 v0000028cd7180210_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028cd717fc70_0;
    %store/vec4 v0000028cd7180210_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028cd7114230;
T_4 ;
    %wait E_0000028cd70f1ee0;
    %load/vec4 v0000028cd717f8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000028cd717fd10_0;
    %store/vec4 v0000028cd7180670_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028cd7180530_0;
    %store/vec4 v0000028cd7180670_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028cd7127ba0;
T_5 ;
    %wait E_0000028cd70f2ae0;
    %load/vec4 v0000028cd717f310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cd7180490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cd7180f30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v0000028cd7180f30_0;
    %store/vec4 v0000028cd7180490_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028cd7127ba0;
T_6 ;
    %wait E_0000028cd70f3560;
    %delay 1, 0;
    %load/vec4 v0000028cd7180f30_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028cd7180f30_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028cd7127ba0;
T_7 ;
    %wait E_0000028cd70f34e0;
    %load/vec4 v0000028cd717f130_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000028cd717f590_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0000028cd717f590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028cd717fb30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd7182350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7183390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd717f3b0_0, 0, 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028cd717fb30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7182350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7183390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd717f3b0_0, 0, 1;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028cd717fb30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7182350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7183390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd717f3b0_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028cd717fb30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7182350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd7183390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd717f3b0_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028cd717fb30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7182350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7183390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd717f3b0_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028cd717fb30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7182350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7183390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd717f3b0_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028cd70f4320;
T_8 ;
    %vpi_call 2 35 "$readmemb", "instr_mem.mem", v0000028cd7182710 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028cd70f4320;
T_9 ;
    %vpi_call 2 49 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028cd70f4320 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd7181f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd71827b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cd71827b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cd71827b0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000028cd70f4320;
T_10 ;
    %delay 4, 0;
    %load/vec4 v0000028cd7181f90_0;
    %inv;
    %store/vec4 v0000028cd7181f90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./REGFILE.v";
