/*
*	Description: Register of n bits with clear signal. Default n = 8 bits. 
*	Author: Aar√≥n Escoboza Villegas
*/

module register#(parameter = 8)
(
	input clk;
	input reset;
	input inReg; 
	output reg [n-1:0] outReg
);

always@(posedge clk,negedge reset) 
begin 
	if (reset == 0)
		outReg <= 0;
	else 
		outReg <= inReg;
end
endmodule