$date
	Tue Jun 15 18:29:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 8 ! data_bus_w [7:0] $end
$var wire 16 " addr_bus_w [15:0] $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$scope module PROG_ROM $end
$var wire 15 % addr [14:0] $end
$var wire 1 & nCE $end
$var reg 8 ' word_out [7:0] $end
$upscope $end
$scope module uut $end
$var event 1 ( _s29 $end
$var event 1 ) _s28 $end
$var event 1 * _s27 $end
$var wire 8 + D_BUS [7:0] $end
$var wire 1 , IRQ $end
$var wire 1 - NMI $end
$var wire 1 . PHI_1_OUT $end
$var wire 1 / PHI_2_OUT $end
$var wire 1 0 RDY $end
$var wire 1 $ RST $end
$var wire 1 1 RW $end
$var wire 1 2 SO $end
$var wire 1 3 SYNC $end
$var wire 1 # clk $end
$var wire 8 4 inc_dec_in_H [7:0] $end
$var wire 8 5 inc_dec_in_L [7:0] $end
$var wire 16 6 microcode_out_w [15:0] $end
$var wire 10 7 microcode_addr_w [9:0] $end
$var wire 8 8 inc_dec_out_L [7:0] $end
$var wire 8 9 inc_dec_out_H [7:0] $end
$var wire 16 : inc_dec_in [15:0] $end
$var wire 8 ; SR_OUT [7:0] $end
$var wire 16 < A_BUS [15:0] $end
$var reg 8 = ADH [7:0] $end
$var reg 8 > ADL [7:0] $end
$var reg 9 ? IR [8:0] $end
$var reg 2 @ MCPC [1:0] $end
$var reg 9 A PCH [8:0] $end
$var reg 9 B PCL [8:0] $end
$var reg 8 C SRWH [7:0] $end
$var reg 8 D SRWL [7:0] $end
$var reg 1 E sr_C $end
$var reg 1 F sr_D $end
$var reg 1 G sr_I $end
$var reg 1 H sr_N $end
$var reg 1 I sr_V $end
$var reg 1 J sr_Z $end
$scope module inc_dec1 $end
$var wire 16 K in [15:0] $end
$var wire 1 L op $end
$var reg 16 M out [15:0] $end
$upscope $end
$scope module microcode $end
$var wire 10 N addr [9:0] $end
$var wire 1 # clk $end
$var reg 16 O word_out [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx O
bx N
b1111111111111111 M
xL
b0 K
xJ
xI
xH
xG
xF
xE
bx D
bx C
bx B
bx A
bx @
bx ?
b0 >
b0 =
b0 <
bx11xxxx ;
b0 :
b11111111 9
b11111111 8
bx 7
bx 6
b0 5
b0 4
z3
z2
z1
z0
1/
0.
z-
z,
b0 +
1*
1)
1(
b0 '
0&
b0 %
0$
0#
b0 "
b0 !
$end
#2000
b0 7
b0 N
b0 ?
b0 @
b0 A
b0 B
0/
1.
1#
#4000
1/
0.
0#
#6000
b1 8
b0 9
b1 M
b1 D
b0 C
1L
b111110 6
b111110 O
0/
1.
1#
#7000
1$
#8000
1/
0.
0#
#10000
b10 D
b10 8
b1 !
b1 '
b1 +
b10 M
b1 %
b1 "
b1 <
b1 :
b1 K
b1 5
b1 >
b1 7
b1 N
b1 @
b1 B
0/
1.
1#
#12000
1/
0.
0#
#14000
b0 8
b0 M
b110 7
b110 N
0L
b10 B
b1 ?
b10 @
b0 6
b0 O
0/
1.
1#
#16000
1/
0.
0#
#18000
b111 7
b111 N
b11 @
0/
1.
1#
#20000
1/
0.
0#
#22000
b100 7
b100 N
b0 @
0/
1.
1#
#24000
1/
0.
0#
#26000
b0 !
b0 '
b0 +
b11 8
b10 %
b11 M
b10 "
b10 <
b10 :
b10 K
b10 5
b10 >
b11 D
1L
b101 7
b101 N
b111110 6
b111110 O
b1 @
0/
1.
1#
#28000
1/
0.
0#
#30000
b1 8
b1 M
b10 7
b10 N
0L
b11 B
b0 ?
b10 @
b1 6
b1 O
0/
1.
1#
#32000
1/
0.
0#
#34000
b0 7
b0 N
b0 @
0/
1.
1#
#36000
1/
0.
0#
#38000
b1 !
b1 '
b1 +
b100 8
b11 %
b100 M
b11 "
b11 <
b11 :
b11 K
b11 5
b11 >
b100 D
1L
b111110 6
b111110 O
0/
1.
1#
#40000
1/
0.
0#
#42000
b101 D
b101 8
b101 M
b100 %
b100 "
b100 <
b100 :
b100 K
b100 5
b100 >
b101 7
b101 N
b1 ?
b1 @
b100 B
0/
1.
1#
#44000
1/
0.
0#
#46000
b11 8
b11 M
b110 7
b110 N
0L
b101 B
b10 @
b1 6
b1 O
0/
1.
1#
#48000
1/
0.
0#
#50000
b100 7
b100 N
b0 6
b0 O
b0 @
0/
1.
1#
#52000
1/
0.
0#
#54000
b110 8
b101 %
b110 M
b101 "
b101 <
b101 :
b101 K
b101 5
b101 >
b110 D
b101 7
b101 N
1L
b1 @
b111110 6
b111110 O
0/
1.
1#
#56000
1/
0.
0#
#58000
b100 8
b100 M
0L
b110 7
b110 N
b1 6
b1 O
b10 @
b110 B
0/
1.
1#
#60000
1/
0.
0#
#62000
b100 7
b100 N
b0 @
b0 6
b0 O
0/
1.
1#
#64000
1/
0.
0#
#66000
b111 8
b110 %
b111 M
b110 "
b110 <
b110 :
b110 K
b110 5
b110 >
b111 D
1L
b101 7
b101 N
b111110 6
b111110 O
b1 @
0/
1.
1#
#68000
1/
0.
0#
#70000
b101 8
b101 M
b110 7
b110 N
0L
b111 B
b10 @
b1 6
b1 O
0/
1.
1#
#72000
1/
0.
0#
#74000
b100 7
b100 N
b0 6
b0 O
b0 @
0/
1.
1#
#76000
1/
0.
0#
#78000
b1000 8
b111 %
b1000 M
b111 "
b111 <
b111 :
b111 K
b111 5
b111 >
b1000 D
b101 7
b101 N
1L
b1 @
b111110 6
b111110 O
0/
1.
1#
#80000
1/
0.
0#
#82000
b110 8
b110 M
0L
b110 7
b110 N
b1 6
b1 O
b10 @
b1000 B
0/
1.
1#
#84000
1/
0.
0#
#86000
b100 7
b100 N
b0 @
b0 6
b0 O
0/
1.
1#
#88000
1/
0.
0#
#90000
b0 !
b0 '
b0 +
b1001 8
b1000 %
b1001 M
b1000 "
b1000 <
b1000 :
b1000 K
b1000 5
b1000 >
b1001 D
1L
b101 7
b101 N
b111110 6
b111110 O
b1 @
0/
1.
1#
#92000
1/
0.
0#
#94000
b111 8
b111 M
b10 7
b10 N
0L
b1001 B
b0 ?
b10 @
b1 6
b1 O
0/
1.
1#
#96000
1/
0.
0#
#98000
b0 7
b0 N
b0 @
0/
1.
1#
#100000
1/
0.
0#
