"(rc) x%d gen-%d link up\n"	,	L_13
ENOMEM	,	V_111
"clock enable failed\n"	,	L_2
xgene_pcie_clear_config	,	F_42
pci_assign_unassigned_bus_resources	,	F_52
PIM2_1L	,	V_87
EN_COHERENCY	,	V_68
pci_bus	,	V_4
"clock not available\n"	,	L_1
IORESOURCE_IO	,	V_62
io_base	,	V_57
dev_info	,	F_44
upper_32_bits	,	F_13
xgene_pcie_probe_bridge	,	F_45
number	,	V_9
dev	,	V_35
pci_bus_add_devices	,	F_53
cfg_addr	,	V_42
"0x%08x 0x%016llx..0x%016llx -&gt; 0x%016llx\n"	,	L_11
lanes	,	V_28
pci_scan_child_bus	,	F_51
BRIDGE_STATUS_0	,	V_32
PCI_FUNC	,	F_5
val	,	V_27
xgene_pcie_set_rtdid_reg	,	F_3
PCI_BASE_ADDRESS_MEM_PREFETCH	,	V_82
AXI_EP_CFG_ACCESS	,	V_12
pna	,	V_98
clk	,	V_34
IORESOURCE_BUS	,	V_65
BRIDGE_CFG_0	,	V_106
devfn	,	V_13
OMR3BARL	,	V_63
rc	,	V_33
node	,	V_94
SZ_16M	,	V_70
size	,	V_24
bar_low	,	V_79
IR3MSKL	,	V_89
cfg_base	,	V_11
XGENE_PCIE_VENDORID	,	V_105
of_node	,	V_108
GFP_KERNEL	,	V_110
device	,	V_60
resource_entry	,	V_58
LIST_HEAD	,	F_46
primary	,	V_10
xgene_pcie_setup_pims	,	F_34
ENODEV	,	V_36
CFGBARL	,	V_53
xgene_pcie_setup_ob_reg	,	F_25
of_n_addr_cells	,	F_38
flag	,	V_49
"%pR\n"	,	L_6
xgene_pcie_setup_ib_reg	,	F_36
SZ_128M	,	V_51
CFGBARH	,	V_54
of_pci_range	,	V_74
PCI_BASE_ADDRESS_MEM_MASK	,	V_3
__be32	,	V_102
flags	,	V_2
resource_size_t	,	T_5
range	,	V_75
of_get_property	,	F_39
IBAR2	,	V_85
device_node	,	V_93
IBAR3L	,	V_88
rlen	,	V_97
BRIDGE_CFG_4	,	V_83
clk_prepare_enable	,	F_20
"res size 0x%llx less than minimum 0x%x\n"	,	L_5
resource_list_for_each_entry	,	F_31
b	,	V_14
devm_ioremap_resource	,	F_23
u8	,	T_6
d	,	V_15
PCI_BASE_ADDRESS_MEM_TYPE_64	,	V_78
f	,	V_16
CFGCTL	,	V_55
i	,	V_103
pci_create_root_bus	,	F_50
ENOENT	,	V_100
uint	,	T_3
"cfg"	,	L_4
xgene_pcie_setup_cfg_reg	,	F_29
EINVAL	,	V_66
pcie_bar_low_val	,	F_1
PCI_SLOT	,	F_4
xgene_pcie_set_ib_mask	,	F_11
RTDID	,	V_19
PCI_BASE_ADDRESS_1	,	V_22
PCI_BASE_ADDRESS_0	,	V_21
platform_device	,	V_37
iobase	,	V_109
bus	,	V_5
ib_reg_mask	,	V_69
__iomem	,	T_2
"missing dma-ranges property\n"	,	L_10
of_pci_range_parser	,	V_91
dn	,	V_107
dev_dbg	,	F_32
pci_remap_iospace	,	F_33
xgene_pcie_linkup	,	F_14
link_up	,	V_23
LINK_UP_MASK	,	V_31
"csr"	,	L_3
"invalid resource %pR\n"	,	L_7
lower_32_bits	,	F_12
pdev	,	V_38
IORESOURCE_PREFETCH	,	V_81
"invalid pcie dma-range config\n"	,	L_8
rtdid_val	,	V_17
u32	,	T_1
PIPE_PHY_RATE_RD	,	F_15
pim	,	V_67
xgene_pcie_select_ib_reg	,	F_35
pci_dma_range_parser_init	,	F_37
pci_addr	,	V_45
csr_base	,	V_18
xgene_pcie_parse_map_dma_ranges	,	F_40
sysdata	,	V_8
pci_is_root_bus	,	F_6
ret	,	V_61
SZ_1T	,	V_72
res	,	V_40
offset	,	V_20
PIM1_1L	,	V_84
resource	,	V_39
resource_type	,	F_27
SZ_1K	,	V_71
xgene_pcie_setup	,	F_43
PTR_ERR	,	F_24
SZ_1M	,	V_73
restype	,	V_47
IR2MSK	,	V_86
na	,	V_95
parser	,	V_92
port	,	V_7
min_size	,	V_48
region	,	V_80
OB_LO_IO	,	V_52
platform_set_drvdata	,	F_54
devm_kzalloc	,	F_47
XGENE_PCIE_DEVICEID	,	V_104
np	,	V_99
ns	,	V_96
of_node_get	,	F_48
OMR1BARL	,	V_64
speed	,	V_29
xgene_pcie_init_port	,	F_16
dev_err	,	F_19
"(rc) link down\n"	,	L_12
xgene_pcie_get_cfg_base	,	F_2
"dma-ranges"	,	L_9
xgene_pcie_map_reg	,	F_21
xgene_pcie_map_ranges	,	F_30
end	,	V_101
addr	,	V_1
IORESOURCE_MEM	,	V_41
for_each_of_pci_range	,	F_41
clk_get	,	F_17
mask	,	V_25
PIM3_1L	,	V_90
readl	,	F_8
writel	,	F_7
platform_get_resource_byname	,	F_22
list_head	,	V_56
pim_addr	,	V_77
start	,	V_43
dev_warn	,	F_28
xgene_pcie_ops	,	V_112
of_pci_get_host_bridge_resources	,	F_49
xgene_pcie_port	,	V_6
EN_REG	,	V_50
val32	,	V_26
PCIECORE_CTLANDSTATUS	,	V_30
resource_size	,	F_26
u64	,	T_4
xgene_pcie_hide_rc_bars	,	F_9
xgene_pcie_map_bus	,	F_10
cpu_addr	,	V_44
window	,	V_59
bar_addr	,	V_76
IS_ERR	,	F_18
base	,	V_46
