Library IEEE;
use IEEE.STD_Logic_1164;

entity bin_dec_7_3 is

	port(input: in STD_Logic_vector(3 downto 0);
			output: out STD_Logic_vector(6 downto 0));
	
end bin_dec_7_3;	

architecture assign of bin_dec_7_3 is

begin

output<= "1111001" when (input="0001") else
			"0100100" when (input="0010") else
			"0110000" when (input="0011") else
			"0011001" when (input="0100") else
			"0010010" when (input="0101") else
			"0000010" when (input="0110") else
			"1111000" when (input="0111") else
			"0000000" when (input="1000") else
			"0010000" when (input="1001") else
			"0001000" when (input="1010") else
			"0000011" when (input="1011") else
			"1000110" when (input="1100") else
			"0100001" when (input="1101") else
			"0000110" when (input="1110") else
			"0001110" when (input="1111") else
			"1000000";
			
			
end assign;			