INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sources_1/imports/Design/mux_4a1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_mux4a1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sim_1/imports/Simulations/tb_mux_4a1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_mux4a1
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sim_1/imports/Simulations/tb_mux_4a1.sv:72]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sim_1/imports/Simulations/tb_mux_4a1.sv:72]
ERROR: [VRFC 10-4982] syntax error near '$finish' [C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sim_1/imports/Simulations/tb_mux_4a1.sv:74]
ERROR: [VRFC 10-2865] module 'tb_module_mux4a1' ignored due to previous errors [C:/TDD/lab1-g03/vivado_project/vivado_project.srcs/sim_1/imports/Simulations/tb_mux_4a1.sv:26]
