<HTML>
<HEAD>
<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="TEXT/HTML; CHARSET=UTF-8">
<TITLE>Descriptor Formats</TITLE>
</HEAD>
<BODY>
<H1>Descriptor Formats</H1><!-- entering slot 419 -->
<P>
The Kernel Debugger and Dump Formatter format descriptor table entries in
either of two forms depending on whether the descriptor describes a segment
of memory or a <A HREF="3271_L0_.html">gate</A>:
<PRE>
dddd  type Bas=bbbbbbb Lim=llllllll DPL=p flags

dddd  type Sel:Off=ssss:oooooooo DPL=p flags

</PRE>

<P>
Each of these fields has the following meaning:<!-- lm: 0x2 1 -->
<UL>
<P>
<B><I>dddd</B></I><!-- lm: 0x11 11 -->
<UL> Descriptor number<!-- lm: 0x2 1 -->
</UL><B><I> type
</B></I><!-- lm: 0x11 11 -->
<UL>Descriptor type. The following are defined:

<PRE>┌─────────┬─────────────┬─────────────────────────┐
│<I>Type</I>     │<I>Type Numbers</I> │<I>Description</I>              │
├─────────┼─────────────┼─────────────────────────┤
│Code     │-            │Code segment             │
├─────────┼─────────────┼─────────────────────────┤
│Data     │-            │Data segment             │
├─────────┼─────────────┼─────────────────────────┤
│Invalid  │0 or 8       │Invalid descriptor       │
├─────────┼─────────────┼─────────────────────────┤
│TSS      │1 or 3       │Available or Busy 80286  │
│         │             │TSS                      │
├─────────┼─────────────┼─────────────────────────┤
│LDT      │2            │system descriptor for an │
│         │             │LDT                      │
├─────────┼─────────────┼─────────────────────────┤
│CallG    │4            │Call Gate                │
├─────────┼─────────────┼─────────────────────────┤
│TaskG    │5            │Task Gate                │
├─────────┼─────────────┼─────────────────────────┤
│IntG     │6            │80286 Interrupt Gate     │
├─────────┼─────────────┼─────────────────────────┤
│TrapG    │7            │80286 Trap Gate          │
├─────────┼─────────────┼─────────────────────────┤
│Reserve  │10 or 13     │Reserved descriptor types│
├─────────┼─────────────┼─────────────────────────┤
│TSS32    │9 or 11      │Available or Busy        │
│         │             │Intel486 CPU TSS         │
├─────────┼─────────────┼─────────────────────────┤
│CallG32  │12           │Inter486 CPU Call Gate   │
├─────────┼─────────────┼─────────────────────────┤
│IntG32   │14           │Intel486 CPU Interrupt   │
│         │             │Gate                     │
├─────────┼─────────────┼─────────────────────────┤
│TrapG32  │15           │Intel486 CPU Trap Gate   │
└─────────┴─────────────┴─────────────────────────┘
</PRE>
<!-- lm: 0x2 1 -->
</UL><B>Bas=</B><B><I>bbbbbbbb</B></I><!-- lm: 0x11 11 -->
<UL> Segment
base address.<!-- lm: 0x2 1 -->
</UL><B> Lim=</B><B><I>llllllll</B></I><!-- lm: 0x11 11 -->
<UL> Segment
limit address.<!-- lm: 0x2 1 -->
</UL><B> DPL=</B><B><I>p</B></I><!-- lm: 0x11 11 -->
<UL> Descriptor
priority level. Only 0, 2 and 3 are used in OS/2.<!-- lm: 0x2 1 -->
</UL><B> Sel=</B><B><I>ssss</B></I><B>:Off=</B><B><I>oooooooo
</B></I><!-- lm: 0x11 11 -->
<UL><B><I>selector:offset</B></I> transfer
address for a task, interrupt, trap or call gate descriptor.<!-- lm: 0x2 1 -->
</UL><B><I> flags
</B></I><!-- lm: 0x11 11 -->
<UL>Interpretation of the various descriptor
flags. The following abbreviations are used:
<PRE>┌─────┬─────┬─────────────────────────┐
│<I>Flag</I> │<I>Bits</I> │<I>Description</I>              │
├─────┼─────┼─────────────────────────┤
│NP   │¬15  │Not present              │
├─────┼─────┼─────────────────────────┤
│P    │15   │Present                  │
├─────┼─────┼─────────────────────────┤
│RW   │9    │Read/Write data segment  │
├─────┼─────┼─────────────────────────┤
│RO   │¬9   │Read-only data segment   │
├─────┼─────┼─────────────────────────┤
│ED   │10   │Expand-down data segment │
├─────┼─────┼─────────────────────────┤
│C    │10   │Conforming code segment  │
├─────┼─────┼─────────────────────────┤
│G4k  │23   │4K granularity segment   │
│     │     │limit                    │
├─────┼─────┼─────────────────────────┤
│BIG  │22   │32-bit Stack offsets     │
│     │     │(ESP) used as a stack    │
│     │     │segment. (No meaning when│
│     │     │used as a data segment). │
├─────┼─────┼─────────────────────────┤
│C32  │22   │32-bit operands and data │
│     │     │sizes used by default    │
│     │     │with this code segment   │
├─────┼─────┼─────────────────────────┤
│RES  │21   │reserved                 │
├─────┼─────┼─────────────────────────┤
│UV   │20   │Available bit. Used in   │
│     │     │OS/2 to indicate a <A HREF="3328_L0_.html">UVIRT</A> │
│     │     │mapping.                 │
├─────┼─────┼─────────────────────────┤
│WC=w │0    │Word count of a 16-bit   │
│     │     │call gate                │
├─────┼─────┼─────────────────────────┤
│DWC=w│0    │Double-word count of a   │
│     │     │32-bit call gate         │
├─────┼─────┼─────────────────────────┤
│RE   │9    │Read/Execute code segment│
├─────┼─────┼─────────────────────────┤
│EO   │¬9   │Read-only code segment   │
├─────┼─────┼─────────────────────────┤
│A    │8    │Code or Data segment     │
│     │     │accessed                 │
├─────┼─────┼─────────────────────────┤
│NB   │-    │TSS/TSS32 not busy       │
│     │     │(available)              │
├─────┼─────┼─────────────────────────┤
│B    │-    │TSS/TSS32 busy           │
└─────┴─────┴─────────────────────────┘
</PRE>

<P>
<B>Notes </B>
<P>
The bit offsets given above are relative to the second double-word of the
descriptor viewed as 2 double-words.<B> The INTEL programmer's Reference
</B>shows the descriptor format as a quad-word, but uses the same offsets
specified above.
<P>
See the<B> INTEL Pentium User's Reference</B> or the<B> INTEL x86 Programmer's
References</B> for further<!-- entering slot 420 --> information.<!-- lm: 0x2 11 --><!-- lm: 0x2 1 -->
</UL>

<P><HR>

<A HREF="290_L3_DGDisplayGlobalDescr.html">[Back: DG - Display Global Descriptor Table]</A> <BR>
<A HREF="292_L3_DIDisplayInterruptDe.html">[Next: DI - Display Interrupt Descriptor Table]</A> 
</BODY>
</HTML>
