{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681082997701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681082997711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 18:29:57 2023 " "Processing started: Sun Apr 09 18:29:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681082997711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082997711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681082997711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681082998824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681082998825 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FinalProject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083008671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FinalProject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/synthesizer_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/synthesizer_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc " "Found entity 1: synthesizer_soc" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_irq_mapper " "Found entity 1: synthesizer_soc_irq_mapper" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_rsp_mux " "Found entity 1: synthesizer_soc_mm_interconnect_0_rsp_mux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008749 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_rsp_demux " "Found entity 1: synthesizer_soc_mm_interconnect_0_rsp_demux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_cmd_mux " "Found entity 1: synthesizer_soc_mm_interconnect_0_cmd_mux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_cmd_demux " "Found entity 1: synthesizer_soc_mm_interconnect_0_cmd_demux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008775 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008775 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008775 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008775 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_016_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_016_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008801 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router_016 " "Found entity 2: synthesizer_soc_mm_interconnect_0_router_016" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_002_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008805 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router_002 " "Found entity 2: synthesizer_soc_mm_interconnect_0_router_002" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008810 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router " "Found entity 2: synthesizer_soc_mm_interconnect_0_router" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_usb_rst " "Found entity 1: synthesizer_soc_usb_rst" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_usb_gpx " "Found entity 1: synthesizer_soc_usb_gpx" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_timer_0 " "Found entity 1: synthesizer_soc_timer_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sysid_qsys_0 " "Found entity 1: synthesizer_soc_sysid_qsys_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_spi_0 " "Found entity 1: synthesizer_soc_spi_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sdrampll_dffpipe_l2c " "Found entity 1: synthesizer_soc_sdrampll_dffpipe_l2c" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008864 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_sdrampll_stdsync_sv6 " "Found entity 2: synthesizer_soc_sdrampll_stdsync_sv6" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008864 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_sdrampll_altpll_vg92 " "Found entity 3: synthesizer_soc_sdrampll_altpll_vg92" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008864 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_sdrampll " "Found entity 4: synthesizer_soc_sdrampll" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sdram_input_efifo_module " "Found entity 1: synthesizer_soc_sdram_input_efifo_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008871 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_sdram " "Found entity 2: synthesizer_soc_sdram" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_onchip_memory2_0 " "Found entity 1: synthesizer_soc_onchip_memory2_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0 " "Found entity 1: synthesizer_soc_nios2_gen2_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "5 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "6 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "7 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "8 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "9 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "10 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "11 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "12 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "13 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "14 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "15 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "16 synthesizer_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: synthesizer_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "17 synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "18 synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "19 synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "20 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""} { "Info" "ISGN_ENTITY_NAME" "21 synthesizer_soc_nios2_gen2_0_cpu " "Found entity 21: synthesizer_soc_nios2_gen2_0_cpu" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_test_bench" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_leds_pio " "Found entity 1: synthesizer_soc_leds_pio" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_keycode " "Found entity 1: synthesizer_soc_keycode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_key " "Found entity 1: synthesizer_soc_key" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: synthesizer_soc_jtag_uart_0_sim_scfifo_w" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008970 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_jtag_uart_0_scfifo_w " "Found entity 2: synthesizer_soc_jtag_uart_0_scfifo_w" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008970 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: synthesizer_soc_jtag_uart_0_sim_scfifo_r" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008970 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_jtag_uart_0_scfifo_r " "Found entity 4: synthesizer_soc_jtag_uart_0_scfifo_r" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008970 ""} { "Info" "ISGN_ENTITY_NAME" "5 synthesizer_soc_jtag_uart_0 " "Found entity 5: synthesizer_soc_jtag_uart_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083008987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083008993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083008994 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083008994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681083008994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083008996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083008996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009005 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083009008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009010 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681083009012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_hex_digits_pio " "Found entity 1: synthesizer_soc_hex_digits_pio" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_generator " "Found entity 1: square_wave_generator" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer " "Found entity 1: synthesizer" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_interface " "Found entity 1: I2S_interface" {  } { { "I2S_Interface.sv" "" { Text "C:/ECE_385/FinalProject/I2S_Interface.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009049 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(318) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681083009070 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(328) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681083009070 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(338) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681083009070 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(682) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681083009071 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at synthesizer_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681083009072 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synthesizer.sv(193) " "Verilog HDL Instantiation warning at synthesizer.sv(193): instance has no name" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 193 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1681083009107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthesizer " "Elaborating entity \"synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681083009273 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Red synthesizer.sv(72) " "Verilog HDL warning at synthesizer.sv(72): object Red used but never assigned" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681083009274 "|synthesizer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Blue synthesizer.sv(72) " "Verilog HDL warning at synthesizer.sv(72): object Blue used but never assigned" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681083009274 "|synthesizer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Green synthesizer.sv(72) " "Verilog HDL warning at synthesizer.sv(72): object Green used but never assigned" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681083009274 "|synthesizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 synthesizer.sv(128) " "Verilog HDL assignment warning at synthesizer.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009274 "|synthesizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Red\[7..4\] 0 synthesizer.sv(72) " "Net \"Red\[7..4\]\" at synthesizer.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blue\[7..4\] 0 synthesizer.sv(72) " "Net \"Blue\[7..4\]\" at synthesizer.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Green\[7..4\] 0 synthesizer.sv(72) " "Net \"Green\[7..4\]\" at synthesizer.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 synthesizer.sv(24) " "Output port \"HEX0\" at synthesizer.sv(24) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 synthesizer.sv(25) " "Output port \"HEX1\" at synthesizer.sv(25) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 synthesizer.sv(26) " "Output port \"HEX2\" at synthesizer.sv(26) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 synthesizer.sv(27) " "Output port \"HEX3\" at synthesizer.sv(27) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 synthesizer.sv(28) " "Output port \"HEX4\" at synthesizer.sv(28) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 synthesizer.sv(29) " "Output port \"HEX5\" at synthesizer.sv(29) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS synthesizer.sv(45) " "Output port \"VGA_HS\" at synthesizer.sv(45) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009275 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS synthesizer.sv(46) " "Output port \"VGA_VS\" at synthesizer.sv(46) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681083009276 "|synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_generator square_wave_generator:sq_wv " "Elaborating entity \"square_wave_generator\" for hierarchy \"square_wave_generator:sq_wv\"" {  } { { "synthesizer.sv" "sq_wv" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(17) " "Verilog HDL assignment warning at square_wave_generator.sv(17): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009288 "|synthesizer|square_wave_generator:sq_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(24) " "Verilog HDL assignment warning at square_wave_generator.sv(24): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009289 "|synthesizer|square_wave_generator:sq_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(32) " "Verilog HDL assignment warning at square_wave_generator.sv(32): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FinalProject/square_wave_generator.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009289 "|synthesizer|square_wave_generator:sq_wv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_interface I2S_interface:i2s " "Elaborating entity \"I2S_interface\" for hierarchy \"I2S_interface:i2s\"" {  } { { "synthesizer.sv" "i2s" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc synthesizer_soc:comb_55 " "Elaborating entity \"synthesizer_soc\" for hierarchy \"synthesizer_soc:comb_55\"" {  } { { "synthesizer.sv" "comb_55" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_hex_digits_pio synthesizer_soc:comb_55\|synthesizer_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"synthesizer_soc_hex_digits_pio\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "hex_digits_pio" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "i2c_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009395 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009395 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009395 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009395 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009395 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681083009396 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009556 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681083009557 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009671 ""}  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083009671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009770 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681083009771 "|synthesizer|synthesizer_soc:comb_55|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083009810 ""}  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083009810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083009878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083009878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"synthesizer_soc:comb_55\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"synthesizer_soc_jtag_uart_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "jtag_uart_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0_scfifo_w synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"synthesizer_soc_jtag_uart_0_scfifo_w\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "the_synthesizer_soc_jtag_uart_0_scfifo_w" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083009928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "wfifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010174 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083010174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/ECE_385/FinalProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083010234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083010234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083010269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083010269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/ECE_385/FinalProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECE_385/FinalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083010298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083010298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/ECE_385/FinalProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083010357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083010357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECE_385/FinalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083010426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083010426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/ECE_385/FinalProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083010497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083010497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0_scfifo_r synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_r:the_synthesizer_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"synthesizer_soc_jtag_uart_0_scfifo_r\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_r:the_synthesizer_soc_jtag_uart_0_scfifo_r\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "the_synthesizer_soc_jtag_uart_0_scfifo_r" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "synthesizer_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083010909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083010909 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083010909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_key synthesizer_soc:comb_55\|synthesizer_soc_key:key " "Elaborating entity \"synthesizer_soc_key\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_key:key\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "key" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_keycode synthesizer_soc:comb_55\|synthesizer_soc_keycode:keycode " "Elaborating entity \"synthesizer_soc_keycode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_keycode:keycode\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "keycode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_leds_pio synthesizer_soc:comb_55\|synthesizer_soc_leds_pio:leds_pio " "Elaborating entity \"synthesizer_soc_leds_pio\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_leds_pio:leds_pio\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "leds_pio" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0 synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"synthesizer_soc_nios2_gen2_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "nios2_gen2_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" "cpu" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_test_bench synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_test_bench:the_synthesizer_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_test_bench:the_synthesizer_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083011922 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083011922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083011990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083011990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083011994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012150 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083012150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012520 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083012520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083012583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083012583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012780 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083012780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_onchip_memory2_0 synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"synthesizer_soc_onchip_memory2_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "onchip_memory2_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file synthesizer_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"synthesizer_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681083012884 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681083012884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0h1 " "Found entity 1: altsyncram_j0h1" {  } { { "db/altsyncram_j0h1.tdf" "" { Text "C:/ECE_385/FinalProject/db/altsyncram_j0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083012957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083012957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0h1 synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j0h1:auto_generated " "Elaborating entity \"altsyncram_j0h1\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083012961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdram synthesizer_soc:comb_55\|synthesizer_soc_sdram:sdram " "Elaborating entity \"synthesizer_soc_sdram\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sdram:sdram\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "sdram" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdram_input_efifo_module synthesizer_soc:comb_55\|synthesizer_soc_sdram:sdram\|synthesizer_soc_sdram_input_efifo_module:the_synthesizer_soc_sdram_input_efifo_module " "Elaborating entity \"synthesizer_soc_sdram_input_efifo_module\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sdram:sdram\|synthesizer_soc_sdram_input_efifo_module:the_synthesizer_soc_sdram_input_efifo_module\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "the_synthesizer_soc_sdram_input_efifo_module" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll " "Elaborating entity \"synthesizer_soc_sdrampll\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "sdrampll" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll_stdsync_sv6 synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2 " "Elaborating entity \"synthesizer_soc_sdrampll_stdsync_sv6\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "stdsync2" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll_dffpipe_l2c synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2\|synthesizer_soc_sdrampll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"synthesizer_soc_sdrampll_dffpipe_l2c\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2\|synthesizer_soc_sdrampll_dffpipe_l2c:dffpipe3\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "dffpipe3" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll_altpll_vg92 synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_altpll_vg92:sd1 " "Elaborating entity \"synthesizer_soc_sdrampll_altpll_vg92\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_altpll_vg92:sd1\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "sd1" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_spi_0 synthesizer_soc:comb_55\|synthesizer_soc_spi_0:spi_0 " "Elaborating entity \"synthesizer_soc_spi_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_spi_0:spi_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "spi_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sysid_qsys_0 synthesizer_soc:comb_55\|synthesizer_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"synthesizer_soc_sysid_qsys_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "sysid_qsys_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_timer_0 synthesizer_soc:comb_55\|synthesizer_soc_timer_0:timer_0 " "Elaborating entity \"synthesizer_soc_timer_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_timer_0:timer_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "timer_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_usb_gpx synthesizer_soc:comb_55\|synthesizer_soc_usb_gpx:usb_gpx " "Elaborating entity \"synthesizer_soc_usb_gpx\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_usb_gpx:usb_gpx\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "usb_gpx" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_usb_rst synthesizer_soc:comb_55\|synthesizer_soc_usb_rst:usb_rst " "Elaborating entity \"synthesizer_soc_usb_rst\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_usb_rst:usb_rst\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "usb_rst" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0 synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "mm_interconnect_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083013465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdrampll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdrampll_pll_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdrampll_pll_slave_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "router" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_default_decode synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router\|synthesizer_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router\|synthesizer_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_002 synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_002\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "router_002" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_002_default_decode synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002\|synthesizer_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002\|synthesizer_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_016 synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_016\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "router_016" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_016_default_decode synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016\|synthesizer_soc_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_016_default_decode\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016\|synthesizer_soc_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 4998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_cmd_demux synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 5105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083014987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_cmd_mux synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_rsp_demux synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 5603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_rsp_mux synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681083015442 "|synthesizer|synthesizer_soc:comb_55|synthesizer_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681083015443 "|synthesizer|synthesizer_soc:comb_55|synthesizer_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681083015443 "|synthesizer|synthesizer_soc:comb_55|synthesizer_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "crosser" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014 synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "avalon_st_adapter_014" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" "error_adapter_0" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_irq_mapper synthesizer_soc:comb_55\|synthesizer_soc_irq_mapper:irq_mapper " "Elaborating entity \"synthesizer_soc_irq_mapper\" for hierarchy \"synthesizer_soc:comb_55\|synthesizer_soc_irq_mapper:irq_mapper\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "irq_mapper" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller synthesizer_soc:comb_55\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"synthesizer_soc:comb_55\|altera_reset_controller:rst_controller\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "rst_controller" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer synthesizer_soc:comb_55\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"synthesizer_soc:comb_55\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer synthesizer_soc:comb_55\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"synthesizer_soc:comb_55\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller synthesizer_soc:comb_55\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"synthesizer_soc:comb_55\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "rst_controller_001" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller synthesizer_soc:comb_55\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"synthesizer_soc:comb_55\|altera_reset_controller:rst_controller_002\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "rst_controller_002" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/synthesizer_soc.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083015860 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681083018215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.09.18:30:22 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl " "2023.04.09.18:30:22 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083022205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083024695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083024896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083026765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083026913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083027040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083027197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083027205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083027208 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681083027943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7c6b933/alt_sld_fab.v" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083028242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083028370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083028385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083028471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028591 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083028591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE_385/FinalProject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681083028680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083028680 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"synthesizer_soc:comb_55\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1681083032845 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681083032845 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681083038170 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681083038713 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681083038713 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681083038713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681083038713 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681083038713 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1681083038714 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1681083038714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 356 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 352 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 243 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 132 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 398 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 253 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" 181 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FinalProject/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681083038850 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681083038853 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083045083 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681083045083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681083045086 "|synthesizer|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681083045086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083046125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "331 " "331 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681083052521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681083052737 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1681083052737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE_385/FinalProject/output_files/synthesizer.map.smsg " "Generated suppressed messages file C:/ECE_385/FinalProject/output_files/synthesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083053672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681083057034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681083057034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FinalProject/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681083057635 "|synthesizer|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681083057635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5557 " "Implemented 5557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681083057637 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681083057637 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681083057637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5248 " "Implemented 5248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681083057637 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681083057637 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681083057637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681083057637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681083057755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 18:30:57 2023 " "Processing ended: Sun Apr 09 18:30:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681083057755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681083057755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681083057755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681083057755 ""}
