{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728089657959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728089657959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 17:54:17 2024 " "Processing started: Fri Oct 04 17:54:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728089657959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728089657959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logic_gates -c logic_gates " "Command: quartus_map --read_settings_files=on --write_settings_files=off logic_gates -c logic_gates" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728089657959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728089658396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728089658396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_gates.v 9 9 " "Found 9 design units, including 9 entities, in source file logic_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_gates " "Found entity 1: logic_gates" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand_gate " "Found entity 3: nand_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate " "Found entity 4: or_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "5 nor_gate " "Found entity 5: nor_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "6 xor_gate " "Found entity 6: xor_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "7 xnor_gate " "Found entity 7: xnor_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "8 not_gate " "Found entity 8: not_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""} { "Info" "ISGN_ENTITY_NAME" "9 logic_gates_tb " "Found entity 9: logic_gates_tb" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728089670443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728089670443 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "logic_gates_tb logic_gates_tb.v(1) " "Verilog HDL error at logic_gates_tb.v(1): module \"logic_gates_tb\" cannot be declared more than once" {  } { { "logic_gates_tb.v" "" { Text "D:/quartus projects/gates/logic_gates_tb.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1728089670459 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "logic_gates_tb logic_gates.v(56) " "HDL info at logic_gates.v(56): see declaration for object \"logic_gates_tb\"" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 56 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728089670459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_gates_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file logic_gates_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728089670459 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728089670521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 17:54:30 2024 " "Processing ended: Fri Oct 04 17:54:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728089670521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728089670521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728089670521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728089670521 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728089671209 ""}
