INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/Sim_Sources/tb_SDF_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SDF_Top'
