

================================================================
== Vitis HLS Report for 'uniform_ap_fixed_16_6_5_3_0_ap_ufixed_16_0_5_3_0_config2_s'
================================================================
* Date:           Tue Feb 18 18:36:40 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.785 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     2300|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|     2300|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln91_10_fu_662_p2   |         +|   0|  0|  23|          16|          15|
    |add_ln91_11_fu_686_p2   |         +|   0|  0|  23|          16|          15|
    |add_ln91_12_fu_704_p2   |         +|   0|  0|  23|          16|          13|
    |add_ln91_13_fu_728_p2   |         +|   0|  0|  23|          16|          12|
    |add_ln91_14_fu_752_p2   |         +|   0|  0|  23|          16|          11|
    |add_ln91_15_fu_776_p2   |         +|   0|  0|  23|          16|          15|
    |add_ln91_16_fu_794_p2   |         +|   0|  0|  23|          16|          13|
    |add_ln91_17_fu_818_p2   |         +|   0|  0|  23|          16|          12|
    |add_ln91_18_fu_842_p2   |         +|   0|  0|  23|          16|          11|
    |add_ln91_19_fu_866_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln91_1_fu_458_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln91_20_fu_884_p2   |         +|   0|  0|  23|          16|          15|
    |add_ln91_21_fu_908_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln91_22_fu_932_p2   |         +|   0|  0|  23|          16|          15|
    |add_ln91_23_fu_956_p2   |         +|   0|  0|  23|          16|          14|
    |add_ln91_24_fu_974_p2   |         +|   0|  0|  23|          16|          13|
    |add_ln91_25_fu_998_p2   |         +|   0|  0|  23|          16|          15|
    |add_ln91_26_fu_1022_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_27_fu_1046_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_28_fu_1064_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_29_fu_1088_p2  |         +|   0|  0|  23|          16|          13|
    |add_ln91_2_fu_482_p2    |         +|   0|  0|  23|          16|          15|
    |add_ln91_30_fu_1112_p2  |         +|   0|  0|  23|          16|          12|
    |add_ln91_31_fu_1136_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_32_fu_1154_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_33_fu_1178_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_34_fu_1202_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_35_fu_1226_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_36_fu_1244_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_37_fu_1268_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_38_fu_1292_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_39_fu_1316_p2  |         +|   0|  0|  23|          16|          13|
    |add_ln91_3_fu_506_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln91_40_fu_1334_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_41_fu_1358_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_42_fu_1382_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_43_fu_1406_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_44_fu_1424_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_45_fu_1448_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_46_fu_1472_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_47_fu_1496_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_48_fu_1514_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_49_fu_1538_p2  |         +|   0|  0|  23|          16|          12|
    |add_ln91_4_fu_524_p2    |         +|   0|  0|  23|          16|          15|
    |add_ln91_50_fu_1562_p2  |         +|   0|  0|  23|          16|          11|
    |add_ln91_51_fu_1586_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_52_fu_1604_p2  |         +|   0|  0|  23|          16|          13|
    |add_ln91_53_fu_1628_p2  |         +|   0|  0|  23|          16|          12|
    |add_ln91_54_fu_1652_p2  |         +|   0|  0|  23|          16|          11|
    |add_ln91_55_fu_1676_p2  |         +|   0|  0|  23|          16|          11|
    |add_ln91_56_fu_1694_p2  |         +|   0|  0|  23|          16|          10|
    |add_ln91_57_fu_1718_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_58_fu_1742_p2  |         +|   0|  0|  23|          16|          13|
    |add_ln91_59_fu_1766_p2  |         +|   0|  0|  23|          16|          12|
    |add_ln91_5_fu_548_p2    |         +|   0|  0|  23|          16|          14|
    |add_ln91_60_fu_1784_p2  |         +|   0|  0|  23|          16|          11|
    |add_ln91_61_fu_1808_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_62_fu_1832_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_63_fu_1856_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_64_fu_1874_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_65_fu_1898_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_66_fu_1922_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_67_fu_1946_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_68_fu_1964_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_69_fu_1988_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_6_fu_572_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln91_70_fu_2012_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_71_fu_2036_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_72_fu_2054_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_73_fu_2078_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_74_fu_2102_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_75_fu_2126_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_76_fu_2144_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_77_fu_2168_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_78_fu_2192_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_79_fu_2216_p2  |         +|   0|  0|  23|          16|          11|
    |add_ln91_7_fu_596_p2    |         +|   0|  0|  23|          16|          15|
    |add_ln91_80_fu_2234_p2  |         +|   0|  0|  23|          16|          10|
    |add_ln91_81_fu_2258_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_82_fu_2282_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_83_fu_2306_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_84_fu_2324_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_85_fu_2348_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_86_fu_2372_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_87_fu_2396_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_88_fu_2414_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_89_fu_2438_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_8_fu_614_p2    |         +|   0|  0|  23|          16|          13|
    |add_ln91_90_fu_2462_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_91_fu_2486_p2  |         +|   0|  0|  23|          16|          13|
    |add_ln91_92_fu_2504_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_93_fu_2528_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_94_fu_2552_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_95_fu_2576_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_96_fu_2594_p2  |         +|   0|  0|  23|          16|          13|
    |add_ln91_97_fu_2618_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln91_98_fu_2642_p2  |         +|   0|  0|  23|          16|          15|
    |add_ln91_99_fu_2666_p2  |         +|   0|  0|  23|          16|          14|
    |add_ln91_9_fu_638_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln91_fu_434_p2      |         +|   0|  0|  23|          16|          14|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2300|        1600|        1431|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_ready      |  out|    1|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_0   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_1   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_2   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_3   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_4   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_5   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_6   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_7   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_8   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_9   |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_10  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_11  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_12  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_13  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_14  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_15  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_16  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_17  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_18  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_19  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_20  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_21  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_22  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_23  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_24  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_25  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_26  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_27  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_28  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_29  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_30  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_31  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_32  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_33  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_34  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_35  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_36  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_37  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_38  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_39  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_40  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_41  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_42  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_43  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_44  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_45  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_46  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_47  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_48  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_49  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_50  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_51  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_52  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_53  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_54  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_55  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_56  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_57  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_58  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_59  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_60  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_61  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_62  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_63  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_64  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_65  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_66  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_67  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_68  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_69  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_70  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_71  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_72  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_73  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_74  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_75  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_76  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_77  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_78  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_79  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_80  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_81  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_82  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_83  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_84  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_85  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_86  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_87  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_88  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_89  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_90  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_91  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_92  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_93  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_94  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_95  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_96  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_97  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_98  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|ap_return_99  |  out|   16|  ap_ctrl_hs|  uniform<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<16, 0, 5, 3, 0>, config2>|  return value|
|input_0_val   |   in|   58|     ap_none|                                                            input_0_val|        scalar|
|input_1_val   |   in|   58|     ap_none|                                                            input_1_val|        scalar|
|input_2_val   |   in|   58|     ap_none|                                                            input_2_val|        scalar|
|input_3_val   |   in|   58|     ap_none|                                                            input_3_val|        scalar|
|input_4_val   |   in|   58|     ap_none|                                                            input_4_val|        scalar|
|input_5_val   |   in|   58|     ap_none|                                                            input_5_val|        scalar|
|input_6_val   |   in|   58|     ap_none|                                                            input_6_val|        scalar|
|input_7_val   |   in|   58|     ap_none|                                                            input_7_val|        scalar|
|input_8_val   |   in|   58|     ap_none|                                                            input_8_val|        scalar|
|input_9_val   |   in|   58|     ap_none|                                                            input_9_val|        scalar|
|input_10_val  |   in|   58|     ap_none|                                                           input_10_val|        scalar|
|input_11_val  |   in|   58|     ap_none|                                                           input_11_val|        scalar|
|input_12_val  |   in|   58|     ap_none|                                                           input_12_val|        scalar|
|input_13_val  |   in|   58|     ap_none|                                                           input_13_val|        scalar|
|input_14_val  |   in|   58|     ap_none|                                                           input_14_val|        scalar|
|input_15_val  |   in|   58|     ap_none|                                                           input_15_val|        scalar|
|input_16_val  |   in|   58|     ap_none|                                                           input_16_val|        scalar|
|input_17_val  |   in|   58|     ap_none|                                                           input_17_val|        scalar|
|input_18_val  |   in|   58|     ap_none|                                                           input_18_val|        scalar|
|input_19_val  |   in|   58|     ap_none|                                                           input_19_val|        scalar|
|input_20_val  |   in|   58|     ap_none|                                                           input_20_val|        scalar|
|input_21_val  |   in|   58|     ap_none|                                                           input_21_val|        scalar|
|input_22_val  |   in|   58|     ap_none|                                                           input_22_val|        scalar|
|input_23_val  |   in|   58|     ap_none|                                                           input_23_val|        scalar|
|input_24_val  |   in|   58|     ap_none|                                                           input_24_val|        scalar|
+--------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

