# Read the SystemVerilog design files
read_verilog -sv half_adder.sv

# Elaborate the design and specify the top module
hierarchy -top HALF_ADDER

# Perform generic synthesis optimizations
synth -top HALF_ADDER

# Clean up and optimize further
clean

# Write the synthesized Verilog netlist
write_verilog half_adder_synth.sv
