<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Sat, 14 Sep 2024 19:02:20 GMT</pubDate>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,053</stars>
      <forks>748</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>967</stars>
      <forks>653</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,190</stars>
      <forks>675</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>jotego/jtcores</title>
      <link>https://github.com/jotego/jtcores</link>
      <description>FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket</description>
      <guid>https://github.com/jotego/jtcores</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>223</stars>
      <forks>39</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1863036?s=40&amp;v=4</avatar>
          <name>jotego</name>
          <url>https://github.com/jotego</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8644936?s=40&amp;v=4</avatar>
          <name>gyurco</name>
          <url>https://github.com/gyurco</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/80739822?s=40&amp;v=4</avatar>
          <name>skutis</name>
          <url>https://github.com/skutis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/168713859?s=40&amp;v=4</avatar>
          <name>rp-jt</name>
          <url>https://github.com/rp-jt</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174308192?s=40&amp;v=4</avatar>
          <name>Leo-Tejada</name>
          <url>https://github.com/Leo-Tejada</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>HDL libraries and projects</description>
      <guid>https://github.com/analogdevicesinc/hdl</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,485</stars>
      <forks>1,503</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2684236?s=40&amp;v=4</avatar>
          <name>rkutty</name>
          <url>https://github.com/rkutty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5145146?s=40&amp;v=4</avatar>
          <name>acostina</name>
          <url>https://github.com/acostina</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6555884?s=40&amp;v=4</avatar>
          <name>ronagyl</name>
          <url>https://github.com/ronagyl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32593?s=40&amp;v=4</avatar>
          <name>larsclausen</name>
          <url>https://github.com/larsclausen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13637582?s=40&amp;v=4</avatar>
          <name>AndreiGrozav</name>
          <url>https://github.com/AndreiGrozav</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,503</stars>
      <forks>527</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>313</stars>
      <forks>274</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-pcie</title>
      <link>https://github.com/alexforencich/verilog-pcie</link>
      <description>Verilog PCI express components</description>
      <guid>https://github.com/alexforencich/verilog-pcie</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,078</stars>
      <forks>286</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56433206?s=40&amp;v=4</avatar>
          <name>andreasbraun90</name>
          <url>https://github.com/andreasbraun90</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>olofk/serv</title>
      <link>https://github.com/olofk/serv</link>
      <description>SERV - The SErial RISC-V CPU</description>
      <guid>https://github.com/olofk/serv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,370</stars>
      <forks>178</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6585129?s=40&amp;v=4</avatar>
          <name>trabucayre</name>
          <url>https://github.com/trabucayre</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82087831?s=40&amp;v=4</avatar>
          <name>Abdulwadoodd</name>
          <url>https://github.com/Abdulwadoodd</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/299017?s=40&amp;v=4</avatar>
          <name>wallento</name>
          <url>https://github.com/wallento</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/789580?s=40&amp;v=4</avatar>
          <name>Martoni</name>
          <url>https://github.com/Martoni</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>ucb-bar/nvdla-wrapper</title>
      <link>https://github.com/ucb-bar/nvdla-wrapper</link>
      <description>Wraps the NVDLA project for Chipyard integration</description>
      <guid>https://github.com/ucb-bar/nvdla-wrapper</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>20</stars>
      <forks>9</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8823803?s=40&amp;v=4</avatar>
          <name>abejgonzalez</name>
          <url>https://github.com/abejgonzalez</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/14086183?s=40&amp;v=4</avatar>
          <name>jerryz123</name>
          <url>https://github.com/jerryz123</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1101706?s=40&amp;v=4</avatar>
          <name>terpstra</name>
          <url>https://github.com/terpstra</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8872058?s=40&amp;v=4</avatar>
          <name>farzadfch</name>
          <url>https://github.com/farzadfch</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16469394?s=40&amp;v=4</avatar>
          <name>tymcauley</name>
          <url>https://github.com/tymcauley</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/synlig</title>
      <link>https://github.com/chipsalliance/synlig</link>
      <description>SystemVerilog support for Yosys</description>
      <guid>https://github.com/chipsalliance/synlig</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>156</stars>
      <forks>20</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11210823?s=40&amp;v=4</avatar>
          <name>kamilrakoczy</name>
          <url>https://github.com/kamilrakoczy</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/4888536?s=40&amp;v=4</avatar>
          <name>mglb</name>
          <url>https://github.com/mglb</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/54976862?s=40&amp;v=4</avatar>
          <name>rkapuscik</name>
          <url>https://github.com/rkapuscik</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8438531?s=40&amp;v=4</avatar>
          <name>tgorochowik</name>
          <url>https://github.com/tgorochowik</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>813</stars>
      <forks>161</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>darklife/darkriscv</title>
      <link>https://github.com/darklife/darkriscv</link>
      <description>opensouce RISC-V cpu core implemented in Verilog from scratch in one night!</description>
      <guid>https://github.com/darklife/darkriscv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,074</stars>
      <forks>281</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42520878?s=40&amp;v=4</avatar>
          <name>samsoniuk</name>
          <url>https://github.com/samsoniuk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/35629915?s=40&amp;v=4</avatar>
          <name>zmeiresearch</name>
          <url>https://github.com/zmeiresearch</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/836879?s=40&amp;v=4</avatar>
          <name>splinedrive</name>
          <url>https://github.com/splinedrive</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7491155?s=40&amp;v=4</avatar>
          <name>gsilos</name>
          <url>https://github.com/gsilos</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/578310?s=40&amp;v=4</avatar>
          <name>racerxdl</name>
          <url>https://github.com/racerxdl</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>