% SPDX-FileCopyrightText: 2024 IObundle
%
% SPDX-License-Identifier: MIT

To checkout the source and setup the core:

\begin{verbatim}
$ git clone --recursive git@github.com:IObundle/iob-soc.git
$ cd iob-soc
$ nix-shell  # Optional step to install environment with necessary dependencies
$ py2hwsw iob_soc setup --no_verilog_lint --py_params 'init_mem=1:use_extmem=0'
\end{verbatim}

To do a clean setup:

\begin{verbatim}
$ py2hwsw iob_soc clean
$ py2hwsw iob_soc setup --no_verilog_lint --py_params 'init_mem=1:use_extmem=0'
\end{verbatim}

The setup process will generate a build directory containing the core's verilog sources and build files.
By default, the build directory is `../[core\_name]\_V[core\_version]`.

To build and run the core in simulation:
\begin{verbatim}
$ make -C ../iob_soc_V0.7 sim-run
\end{verbatim}
