// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition"

// DATE "05/28/2019 23:17:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;
input 	reg CLOCK_50 ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \r[0]~feeder_combout ;
wire \v1|rout[0]~feeder_combout ;
wire \v1|Add0~37_sumout ;
wire \v1|video|Add1~5_sumout ;
wire \v1|video|Add1~22 ;
wire \v1|video|Add1~17_sumout ;
wire \v1|video|Add1~18 ;
wire \v1|video|Add1~13_sumout ;
wire \v1|video|Add1~14 ;
wire \v1|video|Add1~29_sumout ;
wire \v1|video|Add1~30 ;
wire \v1|video|Add1~37_sumout ;
wire \v1|video|Add1~38 ;
wire \v1|video|Add1~33_sumout ;
wire \v1|video|Add1~34 ;
wire \v1|video|Add1~25_sumout ;
wire \v1|video|Add1~26 ;
wire \v1|video|Add1~1_sumout ;
wire \v1|video|Add1~2 ;
wire \v1|video|Add1~9_sumout ;
wire \v1|video|Equal0~0_combout ;
wire \v1|video|Equal0~1_combout ;
wire \v1|video|Add1~6 ;
wire \v1|video|Add1~21_sumout ;
wire \v1|video|Equal2~0_combout ;
wire \v1|video|pixel_counter[8]~DUPLICATE_q ;
wire \v1|video|Equal2~1_combout ;
wire \v1|video|hblanking_pulse~0_combout ;
wire \v1|video|hblanking_pulse~q ;
wire \v1|video|Add0~17_sumout ;
wire \v1|video|Add0~30 ;
wire \v1|video|Add0~37_sumout ;
wire \v1|video|Add0~38 ;
wire \v1|video|Add0~21_sumout ;
wire \v1|video|Add0~22 ;
wire \v1|video|Add0~25_sumout ;
wire \v1|video|Add0~26 ;
wire \v1|video|Add0~33_sumout ;
wire \v1|video|Add0~34 ;
wire \v1|video|Add0~1_sumout ;
wire \v1|video|Add0~2 ;
wire \v1|video|Add0~13_sumout ;
wire \v1|video|Add0~14 ;
wire \v1|video|Add0~9_sumout ;
wire \v1|video|Add0~10 ;
wire \v1|video|Add0~5_sumout ;
wire \v1|video|Equal3~1_combout ;
wire \v1|video|Equal3~0_combout ;
wire \v1|video|Add0~18 ;
wire \v1|video|Add0~29_sumout ;
wire \v1|video|Equal1~1_combout ;
wire \v1|video|Equal1~0_combout ;
wire \v1|video|vblanking_pulse~0_combout ;
wire \v1|video|vblanking_pulse~q ;
wire \v1|video|blanking_pulse~0_combout ;
wire \v1|video|blanking_pulse~q ;
wire \v1|Add0~38 ;
wire \v1|Add0~33_sumout ;
wire \v1|Add0~34 ;
wire \v1|Add0~29_sumout ;
wire \v1|Add0~30 ;
wire \v1|Add0~25_sumout ;
wire \v1|Add0~26 ;
wire \v1|Add0~21_sumout ;
wire \v1|Add0~22 ;
wire \v1|Add0~17_sumout ;
wire \v1|Add0~18 ;
wire \v1|Add0~13_sumout ;
wire \v1|Add0~14 ;
wire \v1|Add0~5_sumout ;
wire \v1|Add0~6 ;
wire \v1|Add0~9_sumout ;
wire \v1|Add0~10 ;
wire \v1|Add0~1_sumout ;
wire \v1|always1~0_combout ;
wire \v1|Add3~33_sumout ;
wire \v1|video|always2~0_combout ;
wire \v1|video|end_of_active_frame~q ;
wire \v1|read_enable_last~0_combout ;
wire \v1|read_enable_last~q ;
wire \v1|yt[1]~0_combout ;
wire \v1|Add3~34 ;
wire \v1|Add3~29_sumout ;
wire \v1|Add3~30 ;
wire \v1|Add3~25_sumout ;
wire \v1|Add3~26 ;
wire \v1|Add3~21_sumout ;
wire \v1|Add3~22 ;
wire \v1|Add3~17_sumout ;
wire \v1|Add3~18 ;
wire \v1|Add3~9_sumout ;
wire \v1|Add3~10 ;
wire \v1|Add3~13_sumout ;
wire \v1|Add3~14 ;
wire \v1|Add3~5_sumout ;
wire \v1|Add3~6 ;
wire \v1|Add3~1_sumout ;
wire \v1|LessThan3~0_combout ;
wire \v1|always1~1_combout ;
wire \SW[1]~input_o ;
wire \r[1]~feeder_combout ;
wire \v1|rout[1]~feeder_combout ;
wire \SW[2]~input_o ;
wire \v1|rout[2]~feeder_combout ;
wire \SW[3]~input_o ;
wire \v1|rout[3]~feeder_combout ;
wire \SW[4]~input_o ;
wire \r[4]~feeder_combout ;
wire \v1|rout[4]~feeder_combout ;
wire \SW[5]~input_o ;
wire \r[5]~feeder_combout ;
wire \v1|rout[5]~feeder_combout ;
wire \v1|Add1~1_sumout ;
wire \v1|x[0]~0_combout ;
wire \v1|Add2~25_sumout ;
wire \v1|Add2~26 ;
wire \v1|Add2~29_sumout ;
wire \v1|Add2~30 ;
wire \v1|Add2~33_sumout ;
wire \v1|Add2~34 ;
wire \v1|Add2~37_sumout ;
wire \v1|Add2~38 ;
wire \v1|Add2~5_sumout ;
wire \v1|Add2~6 ;
wire \v1|Add2~9_sumout ;
wire \v1|Add2~10 ;
wire \v1|Add2~13_sumout ;
wire \v1|Add2~14 ;
wire \v1|Add2~17_sumout ;
wire \v1|Add2~18 ;
wire \v1|Add2~21_sumout ;
wire \v1|Equal0~0_combout ;
wire \v1|Add2~22 ;
wire \v1|Add2~1_sumout ;
wire \v1|Equal0~1_combout ;
wire \v1|x[0]~1_combout ;
wire \g[0]~feeder_combout ;
wire \v1|gout[0]~feeder_combout ;
wire \v1|Add1~2 ;
wire \v1|Add1~5_sumout ;
wire \g[1]~feeder_combout ;
wire \v1|gout[1]~feeder_combout ;
wire \v1|Add1~6 ;
wire \v1|Add1~9_sumout ;
wire \v1|x[2]~feeder_combout ;
wire \v1|gout[2]~feeder_combout ;
wire \v1|Add1~10 ;
wire \v1|Add1~13_sumout ;
wire \v1|x[3]~feeder_combout ;
wire \v1|gout[3]~feeder_combout ;
wire \v1|Add1~14 ;
wire \v1|Add1~17_sumout ;
wire \v1|x[4]~feeder_combout ;
wire \v1|gout[4]~feeder_combout ;
wire \v1|Add1~18 ;
wire \v1|Add1~21_sumout ;
wire \v1|x[5]~feeder_combout ;
wire \g[5]~feeder_combout ;
wire \v1|gout[5]~feeder_combout ;
wire \v1|y[0]~0_combout ;
wire \v1|Add5~1_sumout ;
wire \v1|Equal1~0_combout ;
wire \v1|yd[0]~0_combout ;
wire \v1|Add5~2 ;
wire \v1|Add5~5_sumout ;
wire \v1|Add5~6 ;
wire \v1|Add5~9_sumout ;
wire \v1|Add5~10 ;
wire \v1|Add5~13_sumout ;
wire \v1|Add5~14 ;
wire \v1|Add5~17_sumout ;
wire \v1|Add5~18 ;
wire \v1|Add5~21_sumout ;
wire \v1|Add5~22 ;
wire \v1|Add5~25_sumout ;
wire \v1|Add5~26 ;
wire \v1|Add5~29_sumout ;
wire \v1|Add5~30 ;
wire \v1|Add5~33_sumout ;
wire \v1|Equal1~1_combout ;
wire \v1|y[0]~1_combout ;
wire \v1|y[0]~DUPLICATE_q ;
wire \v1|Add4~1_sumout ;
wire \v1|y[0]~feeder_combout ;
wire \b[0]~feeder_combout ;
wire \v1|bout[0]~feeder_combout ;
wire \v1|Add4~2 ;
wire \v1|Add4~5_sumout ;
wire \v1|y[1]~feeder_combout ;
wire \b[1]~feeder_combout ;
wire \v1|bout[1]~feeder_combout ;
wire \v1|Add4~6 ;
wire \v1|Add4~9_sumout ;
wire \b[2]~feeder_combout ;
wire \v1|bout[2]~feeder_combout ;
wire \v1|Add4~10 ;
wire \v1|Add4~13_sumout ;
wire \v1|y[3]~feeder_combout ;
wire \b[3]~feeder_combout ;
wire \v1|Add4~14 ;
wire \v1|Add4~17_sumout ;
wire \b[4]~feeder_combout ;
wire \v1|Add4~18 ;
wire \v1|Add4~21_sumout ;
wire \v1|y[5]~feeder_combout ;
wire \b[5]~feeder_combout ;
wire \v1|bout[5]~feeder_combout ;
wire \v1|video|vga_blank~q ;
wire \v1|video|Equal5~0_combout ;
wire \v1|video|early_hsync_pulse~0_combout ;
wire \v1|video|early_hsync_pulse~q ;
wire \v1|video|hsync_pulse~q ;
wire \v1|video|vga_h_sync~0_combout ;
wire \v1|video|vga_h_sync~q ;
wire \v1|video|early_vsync_pulse~0_combout ;
wire \v1|video|early_vsync_pulse~1_combout ;
wire \v1|video|early_vsync_pulse~q ;
wire \v1|video|vsync_pulse~q ;
wire \v1|video|vga_v_sync~0_combout ;
wire \v1|video|vga_v_sync~q ;
wire [9:0] \v1|video|vga_red ;
wire [9:0] \v1|video|vga_green ;
wire [9:0] \v1|xt ;
wire [9:0] \v1|video|vga_blue ;
wire [7:0] \v1|rout ;
wire [7:0] \v1|gout ;
wire [8:0] \v1|yt ;
wire [7:0] \v1|bout ;
wire [10:1] \v1|video|pixel_counter ;
wire [0:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire ;
wire [10:1] \v1|video|line_counter ;
wire [9:0] \v1|x ;
wire [8:0] \v1|y ;
wire [9:0] \v1|xd ;
wire [8:0] \v1|yd ;
wire [7:0] r;
wire [7:0] g;
wire [7:0] b;
wire [0:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|fboutclk_wire ;

wire [7:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\v1|video|vga_red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\v1|video|vga_red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\v1|video|vga_red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\v1|video|vga_red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\v1|video|vga_red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\v1|video|vga_red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\v1|video|vga_green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\v1|video|vga_green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\v1|video|vga_green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\v1|video|vga_green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\v1|video|vga_green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\v1|video|vga_green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\v1|video|vga_blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\v1|video|vga_blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\v1|video|vga_blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\v1|video|vga_blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\v1|video|vga_blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\v1|video|vga_blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\v1|video|vga_blank~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\v1|video|vga_h_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\v1|video|vga_v_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\v1|c25_gen|clock25_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N33
cyclonev_lcell_comb \r[0]~feeder (
// Equation(s):
// \r[0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r[0]~feeder .extended_lut = "off";
defparam \r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y1_N34
dffeas \r[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r[0] .is_wysiwyg = "true";
defparam \r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N30
cyclonev_lcell_comb \v1|rout[0]~feeder (
// Equation(s):
// \v1|rout[0]~feeder_combout  = r[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!r[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout[0]~feeder .extended_lut = "off";
defparam \v1|rout[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \v1|rout[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \v1|Add0~37 (
// Equation(s):
// \v1|Add0~37_sumout  = SUM(( \v1|xt [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add0~38  = CARRY(( \v1|xt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~37_sumout ),
	.cout(\v1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~37 .extended_lut = "off";
defparam \v1|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N30
cyclonev_lcell_comb \v1|video|Add1~5 (
// Equation(s):
// \v1|video|Add1~5_sumout  = SUM(( \v1|video|pixel_counter [1] ) + ( VCC ) + ( !VCC ))
// \v1|video|Add1~6  = CARRY(( \v1|video|pixel_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~5_sumout ),
	.cout(\v1|video|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~5 .extended_lut = "off";
defparam \v1|video|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \v1|video|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N33
cyclonev_lcell_comb \v1|video|Add1~21 (
// Equation(s):
// \v1|video|Add1~21_sumout  = SUM(( \v1|video|pixel_counter [2] ) + ( GND ) + ( \v1|video|Add1~6  ))
// \v1|video|Add1~22  = CARRY(( \v1|video|pixel_counter [2] ) + ( GND ) + ( \v1|video|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~21_sumout ),
	.cout(\v1|video|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~21 .extended_lut = "off";
defparam \v1|video|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N36
cyclonev_lcell_comb \v1|video|Add1~17 (
// Equation(s):
// \v1|video|Add1~17_sumout  = SUM(( \v1|video|pixel_counter [3] ) + ( GND ) + ( \v1|video|Add1~22  ))
// \v1|video|Add1~18  = CARRY(( \v1|video|pixel_counter [3] ) + ( GND ) + ( \v1|video|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~17_sumout ),
	.cout(\v1|video|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~17 .extended_lut = "off";
defparam \v1|video|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N37
dffeas \v1|video|pixel_counter[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[3] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N39
cyclonev_lcell_comb \v1|video|Add1~13 (
// Equation(s):
// \v1|video|Add1~13_sumout  = SUM(( \v1|video|pixel_counter [4] ) + ( GND ) + ( \v1|video|Add1~18  ))
// \v1|video|Add1~14  = CARRY(( \v1|video|pixel_counter [4] ) + ( GND ) + ( \v1|video|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~13_sumout ),
	.cout(\v1|video|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~13 .extended_lut = "off";
defparam \v1|video|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N41
dffeas \v1|video|pixel_counter[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[4] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N42
cyclonev_lcell_comb \v1|video|Add1~29 (
// Equation(s):
// \v1|video|Add1~29_sumout  = SUM(( \v1|video|pixel_counter [5] ) + ( GND ) + ( \v1|video|Add1~14  ))
// \v1|video|Add1~30  = CARRY(( \v1|video|pixel_counter [5] ) + ( GND ) + ( \v1|video|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~29_sumout ),
	.cout(\v1|video|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~29 .extended_lut = "off";
defparam \v1|video|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N43
dffeas \v1|video|pixel_counter[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[5] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N45
cyclonev_lcell_comb \v1|video|Add1~37 (
// Equation(s):
// \v1|video|Add1~37_sumout  = SUM(( \v1|video|pixel_counter [6] ) + ( GND ) + ( \v1|video|Add1~30  ))
// \v1|video|Add1~38  = CARRY(( \v1|video|pixel_counter [6] ) + ( GND ) + ( \v1|video|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~37_sumout ),
	.cout(\v1|video|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~37 .extended_lut = "off";
defparam \v1|video|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N47
dffeas \v1|video|pixel_counter[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[6] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N48
cyclonev_lcell_comb \v1|video|Add1~33 (
// Equation(s):
// \v1|video|Add1~33_sumout  = SUM(( \v1|video|pixel_counter [7] ) + ( GND ) + ( \v1|video|Add1~38  ))
// \v1|video|Add1~34  = CARRY(( \v1|video|pixel_counter [7] ) + ( GND ) + ( \v1|video|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~33_sumout ),
	.cout(\v1|video|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~33 .extended_lut = "off";
defparam \v1|video|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N50
dffeas \v1|video|pixel_counter[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[7] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N51
cyclonev_lcell_comb \v1|video|Add1~25 (
// Equation(s):
// \v1|video|Add1~25_sumout  = SUM(( \v1|video|pixel_counter [8] ) + ( GND ) + ( \v1|video|Add1~34  ))
// \v1|video|Add1~26  = CARRY(( \v1|video|pixel_counter [8] ) + ( GND ) + ( \v1|video|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~25_sumout ),
	.cout(\v1|video|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~25 .extended_lut = "off";
defparam \v1|video|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N53
dffeas \v1|video|pixel_counter[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[8] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N54
cyclonev_lcell_comb \v1|video|Add1~1 (
// Equation(s):
// \v1|video|Add1~1_sumout  = SUM(( \v1|video|pixel_counter [9] ) + ( GND ) + ( \v1|video|Add1~26  ))
// \v1|video|Add1~2  = CARRY(( \v1|video|pixel_counter [9] ) + ( GND ) + ( \v1|video|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~1_sumout ),
	.cout(\v1|video|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~1 .extended_lut = "off";
defparam \v1|video|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N55
dffeas \v1|video|pixel_counter[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[9] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N57
cyclonev_lcell_comb \v1|video|Add1~9 (
// Equation(s):
// \v1|video|Add1~9_sumout  = SUM(( \v1|video|pixel_counter [10] ) + ( GND ) + ( \v1|video|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~9 .extended_lut = "off";
defparam \v1|video|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N59
dffeas \v1|video|pixel_counter[10] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[10] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \v1|video|Equal0~0 (
// Equation(s):
// \v1|video|Equal0~0_combout  = ( \v1|video|pixel_counter [5] & ( (!\v1|video|pixel_counter [8] & (!\v1|video|pixel_counter [6] & (!\v1|video|pixel_counter [7] & \v1|video|pixel_counter [9]))) ) )

	.dataa(!\v1|video|pixel_counter [8]),
	.datab(!\v1|video|pixel_counter [6]),
	.datac(!\v1|video|pixel_counter [7]),
	.datad(!\v1|video|pixel_counter [9]),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal0~0 .extended_lut = "off";
defparam \v1|video|Equal0~0 .lut_mask = 64'h0000000000800080;
defparam \v1|video|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N6
cyclonev_lcell_comb \v1|video|Equal0~1 (
// Equation(s):
// \v1|video|Equal0~1_combout  = ( \v1|video|pixel_counter [3] & ( \v1|video|Equal0~0_combout  & ( (\v1|video|pixel_counter [1] & (\v1|video|pixel_counter [4] & (\v1|video|pixel_counter [2] & \v1|video|pixel_counter [10]))) ) ) )

	.dataa(!\v1|video|pixel_counter [1]),
	.datab(!\v1|video|pixel_counter [4]),
	.datac(!\v1|video|pixel_counter [2]),
	.datad(!\v1|video|pixel_counter [10]),
	.datae(!\v1|video|pixel_counter [3]),
	.dataf(!\v1|video|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal0~1 .extended_lut = "off";
defparam \v1|video|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \v1|video|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N31
dffeas \v1|video|pixel_counter[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[1] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y76_N35
dffeas \v1|video|pixel_counter[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[2] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N18
cyclonev_lcell_comb \v1|video|Equal2~0 (
// Equation(s):
// \v1|video|Equal2~0_combout  = ( \v1|video|pixel_counter [4] & ( (\v1|video|pixel_counter [2] & (\v1|video|pixel_counter [3] & (!\v1|video|pixel_counter [1] & \v1|video|pixel_counter [10]))) ) )

	.dataa(!\v1|video|pixel_counter [2]),
	.datab(!\v1|video|pixel_counter [3]),
	.datac(!\v1|video|pixel_counter [1]),
	.datad(!\v1|video|pixel_counter [10]),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal2~0 .extended_lut = "off";
defparam \v1|video|Equal2~0 .lut_mask = 64'h0000000000100010;
defparam \v1|video|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N52
dffeas \v1|video|pixel_counter[8]~DUPLICATE (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N27
cyclonev_lcell_comb \v1|video|Equal2~1 (
// Equation(s):
// \v1|video|Equal2~1_combout  = ( \v1|video|pixel_counter [7] & ( (\v1|video|pixel_counter [6] & (!\v1|video|pixel_counter[8]~DUPLICATE_q  & \v1|video|pixel_counter [5])) ) )

	.dataa(gnd),
	.datab(!\v1|video|pixel_counter [6]),
	.datac(!\v1|video|pixel_counter[8]~DUPLICATE_q ),
	.datad(!\v1|video|pixel_counter [5]),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal2~1 .extended_lut = "off";
defparam \v1|video|Equal2~1 .lut_mask = 64'h0000000000300030;
defparam \v1|video|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N33
cyclonev_lcell_comb \v1|video|hblanking_pulse~0 (
// Equation(s):
// \v1|video|hblanking_pulse~0_combout  = ( \v1|video|Equal0~0_combout  & ( (!\v1|video|Equal2~0_combout  & (((\v1|video|hblanking_pulse~q )))) # (\v1|video|Equal2~0_combout  & (\v1|video|Equal2~1_combout  & (!\v1|video|pixel_counter [9]))) ) ) # ( 
// !\v1|video|Equal0~0_combout  & ( ((\v1|video|Equal2~0_combout  & (\v1|video|Equal2~1_combout  & !\v1|video|pixel_counter [9]))) # (\v1|video|hblanking_pulse~q ) ) )

	.dataa(!\v1|video|Equal2~0_combout ),
	.datab(!\v1|video|Equal2~1_combout ),
	.datac(!\v1|video|pixel_counter [9]),
	.datad(!\v1|video|hblanking_pulse~q ),
	.datae(gnd),
	.dataf(!\v1|video|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|hblanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|hblanking_pulse~0 .extended_lut = "off";
defparam \v1|video|hblanking_pulse~0 .lut_mask = 64'h10FF10FF10BA10BA;
defparam \v1|video|hblanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N34
dffeas \v1|video|hblanking_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|hblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|hblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|hblanking_pulse .is_wysiwyg = "true";
defparam \v1|video|hblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N0
cyclonev_lcell_comb \v1|video|Add0~17 (
// Equation(s):
// \v1|video|Add0~17_sumout  = SUM(( \v1|video|line_counter [1] ) + ( VCC ) + ( !VCC ))
// \v1|video|Add0~18  = CARRY(( \v1|video|line_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~17_sumout ),
	.cout(\v1|video|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~17 .extended_lut = "off";
defparam \v1|video|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \v1|video|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N3
cyclonev_lcell_comb \v1|video|Add0~29 (
// Equation(s):
// \v1|video|Add0~29_sumout  = SUM(( \v1|video|line_counter [2] ) + ( GND ) + ( \v1|video|Add0~18  ))
// \v1|video|Add0~30  = CARRY(( \v1|video|line_counter [2] ) + ( GND ) + ( \v1|video|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~29_sumout ),
	.cout(\v1|video|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~29 .extended_lut = "off";
defparam \v1|video|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N6
cyclonev_lcell_comb \v1|video|Add0~37 (
// Equation(s):
// \v1|video|Add0~37_sumout  = SUM(( \v1|video|line_counter [3] ) + ( GND ) + ( \v1|video|Add0~30  ))
// \v1|video|Add0~38  = CARRY(( \v1|video|line_counter [3] ) + ( GND ) + ( \v1|video|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~37_sumout ),
	.cout(\v1|video|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~37 .extended_lut = "off";
defparam \v1|video|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N7
dffeas \v1|video|line_counter[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[3] .is_wysiwyg = "true";
defparam \v1|video|line_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N9
cyclonev_lcell_comb \v1|video|Add0~21 (
// Equation(s):
// \v1|video|Add0~21_sumout  = SUM(( \v1|video|line_counter [4] ) + ( GND ) + ( \v1|video|Add0~38  ))
// \v1|video|Add0~22  = CARRY(( \v1|video|line_counter [4] ) + ( GND ) + ( \v1|video|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~21_sumout ),
	.cout(\v1|video|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~21 .extended_lut = "off";
defparam \v1|video|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N11
dffeas \v1|video|line_counter[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[4] .is_wysiwyg = "true";
defparam \v1|video|line_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \v1|video|Add0~25 (
// Equation(s):
// \v1|video|Add0~25_sumout  = SUM(( \v1|video|line_counter [5] ) + ( GND ) + ( \v1|video|Add0~22  ))
// \v1|video|Add0~26  = CARRY(( \v1|video|line_counter [5] ) + ( GND ) + ( \v1|video|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~25_sumout ),
	.cout(\v1|video|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~25 .extended_lut = "off";
defparam \v1|video|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N14
dffeas \v1|video|line_counter[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[5] .is_wysiwyg = "true";
defparam \v1|video|line_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N15
cyclonev_lcell_comb \v1|video|Add0~33 (
// Equation(s):
// \v1|video|Add0~33_sumout  = SUM(( \v1|video|line_counter [6] ) + ( GND ) + ( \v1|video|Add0~26  ))
// \v1|video|Add0~34  = CARRY(( \v1|video|line_counter [6] ) + ( GND ) + ( \v1|video|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~33_sumout ),
	.cout(\v1|video|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~33 .extended_lut = "off";
defparam \v1|video|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N17
dffeas \v1|video|line_counter[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[6] .is_wysiwyg = "true";
defparam \v1|video|line_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N18
cyclonev_lcell_comb \v1|video|Add0~1 (
// Equation(s):
// \v1|video|Add0~1_sumout  = SUM(( \v1|video|line_counter [7] ) + ( GND ) + ( \v1|video|Add0~34  ))
// \v1|video|Add0~2  = CARRY(( \v1|video|line_counter [7] ) + ( GND ) + ( \v1|video|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~1_sumout ),
	.cout(\v1|video|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~1 .extended_lut = "off";
defparam \v1|video|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N20
dffeas \v1|video|line_counter[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[7] .is_wysiwyg = "true";
defparam \v1|video|line_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N21
cyclonev_lcell_comb \v1|video|Add0~13 (
// Equation(s):
// \v1|video|Add0~13_sumout  = SUM(( \v1|video|line_counter [8] ) + ( GND ) + ( \v1|video|Add0~2  ))
// \v1|video|Add0~14  = CARRY(( \v1|video|line_counter [8] ) + ( GND ) + ( \v1|video|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~13_sumout ),
	.cout(\v1|video|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~13 .extended_lut = "off";
defparam \v1|video|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N23
dffeas \v1|video|line_counter[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[8] .is_wysiwyg = "true";
defparam \v1|video|line_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N24
cyclonev_lcell_comb \v1|video|Add0~9 (
// Equation(s):
// \v1|video|Add0~9_sumout  = SUM(( \v1|video|line_counter [9] ) + ( GND ) + ( \v1|video|Add0~14  ))
// \v1|video|Add0~10  = CARRY(( \v1|video|line_counter [9] ) + ( GND ) + ( \v1|video|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~9_sumout ),
	.cout(\v1|video|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~9 .extended_lut = "off";
defparam \v1|video|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N25
dffeas \v1|video|line_counter[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[9] .is_wysiwyg = "true";
defparam \v1|video|line_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N27
cyclonev_lcell_comb \v1|video|Add0~5 (
// Equation(s):
// \v1|video|Add0~5_sumout  = SUM(( \v1|video|line_counter [10] ) + ( GND ) + ( \v1|video|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~5 .extended_lut = "off";
defparam \v1|video|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N29
dffeas \v1|video|line_counter[10] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[10] .is_wysiwyg = "true";
defparam \v1|video|line_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N42
cyclonev_lcell_comb \v1|video|Equal3~1 (
// Equation(s):
// \v1|video|Equal3~1_combout  = ( !\v1|video|line_counter [6] & ( (!\v1|video|line_counter [2] & (\v1|video|line_counter [4] & (!\v1|video|line_counter [8] & \v1|video|line_counter [3]))) ) )

	.dataa(!\v1|video|line_counter [2]),
	.datab(!\v1|video|line_counter [4]),
	.datac(!\v1|video|line_counter [8]),
	.datad(!\v1|video|line_counter [3]),
	.datae(gnd),
	.dataf(!\v1|video|line_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal3~1 .extended_lut = "off";
defparam \v1|video|Equal3~1 .lut_mask = 64'h0020002000000000;
defparam \v1|video|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \v1|video|Equal3~0 (
// Equation(s):
// \v1|video|Equal3~0_combout  = ( !\v1|video|line_counter [9] & ( !\v1|video|line_counter [7] & ( (\v1|video|line_counter [10] & (!\v1|video|line_counter [5] & (!\v1|video|line_counter [1] & \v1|video|Equal3~1_combout ))) ) ) )

	.dataa(!\v1|video|line_counter [10]),
	.datab(!\v1|video|line_counter [5]),
	.datac(!\v1|video|line_counter [1]),
	.datad(!\v1|video|Equal3~1_combout ),
	.datae(!\v1|video|line_counter [9]),
	.dataf(!\v1|video|line_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal3~0 .extended_lut = "off";
defparam \v1|video|Equal3~0 .lut_mask = 64'h0040000000000000;
defparam \v1|video|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N1
dffeas \v1|video|line_counter[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[1] .is_wysiwyg = "true";
defparam \v1|video|line_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N5
dffeas \v1|video|line_counter[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~0_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[2] .is_wysiwyg = "true";
defparam \v1|video|line_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N45
cyclonev_lcell_comb \v1|video|Equal1~1 (
// Equation(s):
// \v1|video|Equal1~1_combout  = ( !\v1|video|line_counter [6] & ( (\v1|video|line_counter [2] & (\v1|video|line_counter [5] & \v1|video|line_counter [3])) ) )

	.dataa(!\v1|video|line_counter [2]),
	.datab(gnd),
	.datac(!\v1|video|line_counter [5]),
	.datad(!\v1|video|line_counter [3]),
	.datae(gnd),
	.dataf(!\v1|video|line_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal1~1 .extended_lut = "off";
defparam \v1|video|Equal1~1 .lut_mask = 64'h0005000500000000;
defparam \v1|video|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \v1|video|Equal1~0 (
// Equation(s):
// \v1|video|Equal1~0_combout  = ( \v1|video|line_counter [9] & ( \v1|video|line_counter [7] & ( (\v1|video|line_counter [8] & (\v1|video|line_counter [4] & (!\v1|video|line_counter [10] & \v1|video|line_counter [1]))) ) ) )

	.dataa(!\v1|video|line_counter [8]),
	.datab(!\v1|video|line_counter [4]),
	.datac(!\v1|video|line_counter [10]),
	.datad(!\v1|video|line_counter [1]),
	.datae(!\v1|video|line_counter [9]),
	.dataf(!\v1|video|line_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal1~0 .extended_lut = "off";
defparam \v1|video|Equal1~0 .lut_mask = 64'h0000000000000010;
defparam \v1|video|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \v1|video|vblanking_pulse~0 (
// Equation(s):
// \v1|video|vblanking_pulse~0_combout  = ( \v1|video|vblanking_pulse~q  & ( \v1|video|Equal1~0_combout  & ( ((!\v1|video|Equal3~0_combout ) # ((!\v1|video|Equal2~0_combout ) # (!\v1|video|Equal0~0_combout ))) # (\v1|video|Equal1~1_combout ) ) ) ) # ( 
// !\v1|video|vblanking_pulse~q  & ( \v1|video|Equal1~0_combout  & ( (\v1|video|Equal1~1_combout  & (\v1|video|Equal2~0_combout  & \v1|video|Equal0~0_combout )) ) ) ) # ( \v1|video|vblanking_pulse~q  & ( !\v1|video|Equal1~0_combout  & ( 
// (!\v1|video|Equal3~0_combout ) # ((!\v1|video|Equal2~0_combout ) # (!\v1|video|Equal0~0_combout )) ) ) )

	.dataa(!\v1|video|Equal1~1_combout ),
	.datab(!\v1|video|Equal3~0_combout ),
	.datac(!\v1|video|Equal2~0_combout ),
	.datad(!\v1|video|Equal0~0_combout ),
	.datae(!\v1|video|vblanking_pulse~q ),
	.dataf(!\v1|video|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vblanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vblanking_pulse~0 .extended_lut = "off";
defparam \v1|video|vblanking_pulse~0 .lut_mask = 64'h0000FFFC0005FFFD;
defparam \v1|video|vblanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N43
dffeas \v1|video|vblanking_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vblanking_pulse .is_wysiwyg = "true";
defparam \v1|video|vblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \v1|video|blanking_pulse~0 (
// Equation(s):
// \v1|video|blanking_pulse~0_combout  = ( \v1|video|vblanking_pulse~q  ) # ( !\v1|video|vblanking_pulse~q  & ( \v1|video|hblanking_pulse~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|hblanking_pulse~q ),
	.datae(gnd),
	.dataf(!\v1|video|vblanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|blanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|blanking_pulse~0 .extended_lut = "off";
defparam \v1|video|blanking_pulse~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \v1|video|blanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N32
dffeas \v1|video|blanking_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|blanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|blanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|blanking_pulse .is_wysiwyg = "true";
defparam \v1|video|blanking_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N32
dffeas \v1|xt[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[0] .is_wysiwyg = "true";
defparam \v1|xt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \v1|Add0~33 (
// Equation(s):
// \v1|Add0~33_sumout  = SUM(( \v1|xt [1] ) + ( GND ) + ( \v1|Add0~38  ))
// \v1|Add0~34  = CARRY(( \v1|xt [1] ) + ( GND ) + ( \v1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~33_sumout ),
	.cout(\v1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~33 .extended_lut = "off";
defparam \v1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N35
dffeas \v1|xt[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[1] .is_wysiwyg = "true";
defparam \v1|xt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \v1|Add0~29 (
// Equation(s):
// \v1|Add0~29_sumout  = SUM(( \v1|xt [2] ) + ( GND ) + ( \v1|Add0~34  ))
// \v1|Add0~30  = CARRY(( \v1|xt [2] ) + ( GND ) + ( \v1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~29_sumout ),
	.cout(\v1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~29 .extended_lut = "off";
defparam \v1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N38
dffeas \v1|xt[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[2] .is_wysiwyg = "true";
defparam \v1|xt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \v1|Add0~25 (
// Equation(s):
// \v1|Add0~25_sumout  = SUM(( \v1|xt [3] ) + ( GND ) + ( \v1|Add0~30  ))
// \v1|Add0~26  = CARRY(( \v1|xt [3] ) + ( GND ) + ( \v1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~25_sumout ),
	.cout(\v1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~25 .extended_lut = "off";
defparam \v1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N41
dffeas \v1|xt[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[3] .is_wysiwyg = "true";
defparam \v1|xt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \v1|Add0~21 (
// Equation(s):
// \v1|Add0~21_sumout  = SUM(( \v1|xt [4] ) + ( GND ) + ( \v1|Add0~26  ))
// \v1|Add0~22  = CARRY(( \v1|xt [4] ) + ( GND ) + ( \v1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~21_sumout ),
	.cout(\v1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~21 .extended_lut = "off";
defparam \v1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N44
dffeas \v1|xt[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[4] .is_wysiwyg = "true";
defparam \v1|xt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N45
cyclonev_lcell_comb \v1|Add0~17 (
// Equation(s):
// \v1|Add0~17_sumout  = SUM(( \v1|xt [5] ) + ( GND ) + ( \v1|Add0~22  ))
// \v1|Add0~18  = CARRY(( \v1|xt [5] ) + ( GND ) + ( \v1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~17_sumout ),
	.cout(\v1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~17 .extended_lut = "off";
defparam \v1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N47
dffeas \v1|xt[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[5] .is_wysiwyg = "true";
defparam \v1|xt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N48
cyclonev_lcell_comb \v1|Add0~13 (
// Equation(s):
// \v1|Add0~13_sumout  = SUM(( \v1|xt [6] ) + ( GND ) + ( \v1|Add0~18  ))
// \v1|Add0~14  = CARRY(( \v1|xt [6] ) + ( GND ) + ( \v1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~13_sumout ),
	.cout(\v1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~13 .extended_lut = "off";
defparam \v1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N50
dffeas \v1|xt[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[6] .is_wysiwyg = "true";
defparam \v1|xt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N51
cyclonev_lcell_comb \v1|Add0~5 (
// Equation(s):
// \v1|Add0~5_sumout  = SUM(( \v1|xt [7] ) + ( GND ) + ( \v1|Add0~14  ))
// \v1|Add0~6  = CARRY(( \v1|xt [7] ) + ( GND ) + ( \v1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~5_sumout ),
	.cout(\v1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~5 .extended_lut = "off";
defparam \v1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N53
dffeas \v1|xt[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[7] .is_wysiwyg = "true";
defparam \v1|xt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \v1|Add0~9 (
// Equation(s):
// \v1|Add0~9_sumout  = SUM(( \v1|xt [8] ) + ( GND ) + ( \v1|Add0~6  ))
// \v1|Add0~10  = CARRY(( \v1|xt [8] ) + ( GND ) + ( \v1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~9_sumout ),
	.cout(\v1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~9 .extended_lut = "off";
defparam \v1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N56
dffeas \v1|xt[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[8] .is_wysiwyg = "true";
defparam \v1|xt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N57
cyclonev_lcell_comb \v1|Add0~1 (
// Equation(s):
// \v1|Add0~1_sumout  = SUM(( \v1|xt [9] ) + ( GND ) + ( \v1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~1 .extended_lut = "off";
defparam \v1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N59
dffeas \v1|xt[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[9] .is_wysiwyg = "true";
defparam \v1|xt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N3
cyclonev_lcell_comb \v1|always1~0 (
// Equation(s):
// \v1|always1~0_combout  = ( \v1|xt [7] & ( \v1|xt [9] ) ) # ( !\v1|xt [7] & ( (\v1|xt [8] & \v1|xt [9]) ) )

	.dataa(!\v1|xt [8]),
	.datab(gnd),
	.datac(!\v1|xt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|xt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|always1~0 .extended_lut = "off";
defparam \v1|always1~0 .lut_mask = 64'h050505050F0F0F0F;
defparam \v1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N0
cyclonev_lcell_comb \v1|Add3~33 (
// Equation(s):
// \v1|Add3~33_sumout  = SUM(( \v1|yt [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add3~34  = CARRY(( \v1|yt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~33_sumout ),
	.cout(\v1|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~33 .extended_lut = "off";
defparam \v1|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N51
cyclonev_lcell_comb \v1|video|always2~0 (
// Equation(s):
// \v1|video|always2~0_combout  = ( !\v1|video|pixel_counter [9] & ( \v1|video|Equal1~0_combout  & ( (\v1|video|Equal1~1_combout  & (\v1|video|Equal2~1_combout  & \v1|video|Equal2~0_combout )) ) ) )

	.dataa(!\v1|video|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\v1|video|Equal2~1_combout ),
	.datad(!\v1|video|Equal2~0_combout ),
	.datae(!\v1|video|pixel_counter [9]),
	.dataf(!\v1|video|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|always2~0 .extended_lut = "off";
defparam \v1|video|always2~0 .lut_mask = 64'h0000000000050000;
defparam \v1|video|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N53
dffeas \v1|video|end_of_active_frame (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|end_of_active_frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|end_of_active_frame .is_wysiwyg = "true";
defparam \v1|video|end_of_active_frame .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \v1|read_enable_last~0 (
// Equation(s):
// \v1|read_enable_last~0_combout  = !\v1|video|blanking_pulse~q 

	.dataa(gnd),
	.datab(!\v1|video|blanking_pulse~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|read_enable_last~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|read_enable_last~0 .extended_lut = "off";
defparam \v1|read_enable_last~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \v1|read_enable_last~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N8
dffeas \v1|read_enable_last (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|read_enable_last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|read_enable_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|read_enable_last .is_wysiwyg = "true";
defparam \v1|read_enable_last .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N9
cyclonev_lcell_comb \v1|yt[1]~0 (
// Equation(s):
// \v1|yt[1]~0_combout  = ( \v1|video|end_of_active_frame~q  ) # ( !\v1|video|end_of_active_frame~q  & ( (\v1|video|blanking_pulse~q  & \v1|read_enable_last~q ) ) )

	.dataa(gnd),
	.datab(!\v1|video|blanking_pulse~q ),
	.datac(!\v1|read_enable_last~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|end_of_active_frame~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|yt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|yt[1]~0 .extended_lut = "off";
defparam \v1|yt[1]~0 .lut_mask = 64'h03030303FFFFFFFF;
defparam \v1|yt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N2
dffeas \v1|yt[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[0] .is_wysiwyg = "true";
defparam \v1|yt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N3
cyclonev_lcell_comb \v1|Add3~29 (
// Equation(s):
// \v1|Add3~29_sumout  = SUM(( \v1|yt [1] ) + ( GND ) + ( \v1|Add3~34  ))
// \v1|Add3~30  = CARRY(( \v1|yt [1] ) + ( GND ) + ( \v1|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~29_sumout ),
	.cout(\v1|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~29 .extended_lut = "off";
defparam \v1|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N5
dffeas \v1|yt[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[1] .is_wysiwyg = "true";
defparam \v1|yt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \v1|Add3~25 (
// Equation(s):
// \v1|Add3~25_sumout  = SUM(( \v1|yt [2] ) + ( GND ) + ( \v1|Add3~30  ))
// \v1|Add3~26  = CARRY(( \v1|yt [2] ) + ( GND ) + ( \v1|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~25_sumout ),
	.cout(\v1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~25 .extended_lut = "off";
defparam \v1|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N8
dffeas \v1|yt[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[2] .is_wysiwyg = "true";
defparam \v1|yt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N9
cyclonev_lcell_comb \v1|Add3~21 (
// Equation(s):
// \v1|Add3~21_sumout  = SUM(( \v1|yt [3] ) + ( GND ) + ( \v1|Add3~26  ))
// \v1|Add3~22  = CARRY(( \v1|yt [3] ) + ( GND ) + ( \v1|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~21_sumout ),
	.cout(\v1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~21 .extended_lut = "off";
defparam \v1|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N11
dffeas \v1|yt[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[3] .is_wysiwyg = "true";
defparam \v1|yt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N12
cyclonev_lcell_comb \v1|Add3~17 (
// Equation(s):
// \v1|Add3~17_sumout  = SUM(( \v1|yt [4] ) + ( GND ) + ( \v1|Add3~22  ))
// \v1|Add3~18  = CARRY(( \v1|yt [4] ) + ( GND ) + ( \v1|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~17_sumout ),
	.cout(\v1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~17 .extended_lut = "off";
defparam \v1|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N14
dffeas \v1|yt[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[4] .is_wysiwyg = "true";
defparam \v1|yt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \v1|Add3~9 (
// Equation(s):
// \v1|Add3~9_sumout  = SUM(( \v1|yt [5] ) + ( GND ) + ( \v1|Add3~18  ))
// \v1|Add3~10  = CARRY(( \v1|yt [5] ) + ( GND ) + ( \v1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~9_sumout ),
	.cout(\v1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~9 .extended_lut = "off";
defparam \v1|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N17
dffeas \v1|yt[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[5] .is_wysiwyg = "true";
defparam \v1|yt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N18
cyclonev_lcell_comb \v1|Add3~13 (
// Equation(s):
// \v1|Add3~13_sumout  = SUM(( \v1|yt [6] ) + ( GND ) + ( \v1|Add3~10  ))
// \v1|Add3~14  = CARRY(( \v1|yt [6] ) + ( GND ) + ( \v1|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~13_sumout ),
	.cout(\v1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~13 .extended_lut = "off";
defparam \v1|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N20
dffeas \v1|yt[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[6] .is_wysiwyg = "true";
defparam \v1|yt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N21
cyclonev_lcell_comb \v1|Add3~5 (
// Equation(s):
// \v1|Add3~5_sumout  = SUM(( \v1|yt [7] ) + ( GND ) + ( \v1|Add3~14  ))
// \v1|Add3~6  = CARRY(( \v1|yt [7] ) + ( GND ) + ( \v1|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~5_sumout ),
	.cout(\v1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~5 .extended_lut = "off";
defparam \v1|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N23
dffeas \v1|yt[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[7] .is_wysiwyg = "true";
defparam \v1|yt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \v1|Add3~1 (
// Equation(s):
// \v1|Add3~1_sumout  = SUM(( \v1|yt [8] ) + ( GND ) + ( \v1|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~1 .extended_lut = "off";
defparam \v1|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N26
dffeas \v1|yt[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[8] .is_wysiwyg = "true";
defparam \v1|yt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \v1|LessThan3~0 (
// Equation(s):
// \v1|LessThan3~0_combout  = ( \v1|yt [7] & ( \v1|yt [5] & ( (\v1|yt [8] & \v1|yt [6]) ) ) )

	.dataa(!\v1|yt [8]),
	.datab(gnd),
	.datac(!\v1|yt [6]),
	.datad(gnd),
	.datae(!\v1|yt [7]),
	.dataf(!\v1|yt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|LessThan3~0 .extended_lut = "off";
defparam \v1|LessThan3~0 .lut_mask = 64'h0000000000000505;
defparam \v1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \v1|always1~1 (
// Equation(s):
// \v1|always1~1_combout  = (\v1|LessThan3~0_combout ) # (\v1|always1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|always1~0_combout ),
	.datad(!\v1|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|always1~1 .extended_lut = "off";
defparam \v1|always1~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \v1|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N31
dffeas \v1|rout[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[0] .is_wysiwyg = "true";
defparam \v1|rout[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y81_N67
dffeas \v1|video|vga_red[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[2] .is_wysiwyg = "true";
defparam \v1|video|vga_red[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y76_N30
cyclonev_lcell_comb \r[1]~feeder (
// Equation(s):
// \r[1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r[1]~feeder .extended_lut = "off";
defparam \r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y76_N32
dffeas \r[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r[1] .is_wysiwyg = "true";
defparam \r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N9
cyclonev_lcell_comb \v1|rout[1]~feeder (
// Equation(s):
// \v1|rout[1]~feeder_combout  = r[1]

	.dataa(!r[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout[1]~feeder .extended_lut = "off";
defparam \v1|rout[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|rout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N10
dffeas \v1|rout[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[1] .is_wysiwyg = "true";
defparam \v1|rout[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y81_N27
dffeas \v1|video|vga_red[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[3] .is_wysiwyg = "true";
defparam \v1|video|vga_red[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y35_N35
dffeas \r[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r[2] .is_wysiwyg = "true";
defparam \r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N30
cyclonev_lcell_comb \v1|rout[2]~feeder (
// Equation(s):
// \v1|rout[2]~feeder_combout  = r[2]

	.dataa(gnd),
	.datab(!r[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout[2]~feeder .extended_lut = "off";
defparam \v1|rout[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \v1|rout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N31
dffeas \v1|rout[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[2] .is_wysiwyg = "true";
defparam \v1|rout[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y81_N44
dffeas \v1|video|vga_red[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[4] .is_wysiwyg = "true";
defparam \v1|video|vga_red[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y76_N38
dffeas \r[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r[3] .is_wysiwyg = "true";
defparam \r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N12
cyclonev_lcell_comb \v1|rout[3]~feeder (
// Equation(s):
// \v1|rout[3]~feeder_combout  = ( r[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout[3]~feeder .extended_lut = "off";
defparam \v1|rout[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|rout[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N13
dffeas \v1|rout[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[3] .is_wysiwyg = "true";
defparam \v1|rout[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y81_N27
dffeas \v1|video|vga_red[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[5] .is_wysiwyg = "true";
defparam \v1|video|vga_red[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y35_N6
cyclonev_lcell_comb \r[4]~feeder (
// Equation(s):
// \r[4]~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r[4]~feeder .extended_lut = "off";
defparam \r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y35_N8
dffeas \r[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r[4] .is_wysiwyg = "true";
defparam \r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N51
cyclonev_lcell_comb \v1|rout[4]~feeder (
// Equation(s):
// \v1|rout[4]~feeder_combout  = r[4]

	.dataa(gnd),
	.datab(!r[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout[4]~feeder .extended_lut = "off";
defparam \v1|rout[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \v1|rout[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N52
dffeas \v1|rout[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[4] .is_wysiwyg = "true";
defparam \v1|rout[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y81_N10
dffeas \v1|video|vga_red[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[6] .is_wysiwyg = "true";
defparam \v1|video|vga_red[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y76_N15
cyclonev_lcell_comb \r[5]~feeder (
// Equation(s):
// \r[5]~feeder_combout  = ( \SW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r[5]~feeder .extended_lut = "off";
defparam \r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y76_N17
dffeas \r[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r[5] .is_wysiwyg = "true";
defparam \r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N54
cyclonev_lcell_comb \v1|rout[5]~feeder (
// Equation(s):
// \v1|rout[5]~feeder_combout  = r[5]

	.dataa(gnd),
	.datab(!r[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout[5]~feeder .extended_lut = "off";
defparam \v1|rout[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \v1|rout[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N55
dffeas \v1|rout[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[5] .is_wysiwyg = "true";
defparam \v1|rout[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y81_N50
dffeas \v1|video|vga_red[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[7] .is_wysiwyg = "true";
defparam \v1|video|vga_red[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N0
cyclonev_lcell_comb \v1|Add1~1 (
// Equation(s):
// \v1|Add1~1_sumout  = SUM(( \v1|x [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add1~2  = CARRY(( \v1|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~1_sumout ),
	.cout(\v1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~1 .extended_lut = "off";
defparam \v1|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \v1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N15
cyclonev_lcell_comb \v1|x[0]~0 (
// Equation(s):
// \v1|x[0]~0_combout  = ( \v1|xt [8] & ( \v1|video|blanking_pulse~q  ) ) # ( !\v1|xt [8] & ( \v1|video|blanking_pulse~q  ) ) # ( \v1|xt [8] & ( !\v1|video|blanking_pulse~q  & ( \v1|xt [9] ) ) ) # ( !\v1|xt [8] & ( !\v1|video|blanking_pulse~q  & ( (\v1|xt 
// [7] & \v1|xt [9]) ) ) )

	.dataa(!\v1|xt [7]),
	.datab(gnd),
	.datac(!\v1|xt [9]),
	.datad(gnd),
	.datae(!\v1|xt [8]),
	.dataf(!\v1|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[0]~0 .extended_lut = "off";
defparam \v1|x[0]~0 .lut_mask = 64'h05050F0FFFFFFFFF;
defparam \v1|x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N0
cyclonev_lcell_comb \v1|Add2~25 (
// Equation(s):
// \v1|Add2~25_sumout  = SUM(( \v1|xd [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add2~26  = CARRY(( \v1|xd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~25_sumout ),
	.cout(\v1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~25 .extended_lut = "off";
defparam \v1|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N2
dffeas \v1|xd[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[0] .is_wysiwyg = "true";
defparam \v1|xd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N3
cyclonev_lcell_comb \v1|Add2~29 (
// Equation(s):
// \v1|Add2~29_sumout  = SUM(( \v1|xd [1] ) + ( GND ) + ( \v1|Add2~26  ))
// \v1|Add2~30  = CARRY(( \v1|xd [1] ) + ( GND ) + ( \v1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~29_sumout ),
	.cout(\v1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~29 .extended_lut = "off";
defparam \v1|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N5
dffeas \v1|xd[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[1] .is_wysiwyg = "true";
defparam \v1|xd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N6
cyclonev_lcell_comb \v1|Add2~33 (
// Equation(s):
// \v1|Add2~33_sumout  = SUM(( \v1|xd [2] ) + ( GND ) + ( \v1|Add2~30  ))
// \v1|Add2~34  = CARRY(( \v1|xd [2] ) + ( GND ) + ( \v1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~33_sumout ),
	.cout(\v1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~33 .extended_lut = "off";
defparam \v1|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N8
dffeas \v1|xd[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[2] .is_wysiwyg = "true";
defparam \v1|xd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N9
cyclonev_lcell_comb \v1|Add2~37 (
// Equation(s):
// \v1|Add2~37_sumout  = SUM(( \v1|xd [3] ) + ( GND ) + ( \v1|Add2~34  ))
// \v1|Add2~38  = CARRY(( \v1|xd [3] ) + ( GND ) + ( \v1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~37_sumout ),
	.cout(\v1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~37 .extended_lut = "off";
defparam \v1|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N11
dffeas \v1|xd[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[3] .is_wysiwyg = "true";
defparam \v1|xd[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N12
cyclonev_lcell_comb \v1|Add2~5 (
// Equation(s):
// \v1|Add2~5_sumout  = SUM(( \v1|xd [4] ) + ( GND ) + ( \v1|Add2~38  ))
// \v1|Add2~6  = CARRY(( \v1|xd [4] ) + ( GND ) + ( \v1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~5_sumout ),
	.cout(\v1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~5 .extended_lut = "off";
defparam \v1|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N14
dffeas \v1|xd[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[4] .is_wysiwyg = "true";
defparam \v1|xd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N15
cyclonev_lcell_comb \v1|Add2~9 (
// Equation(s):
// \v1|Add2~9_sumout  = SUM(( \v1|xd [5] ) + ( GND ) + ( \v1|Add2~6  ))
// \v1|Add2~10  = CARRY(( \v1|xd [5] ) + ( GND ) + ( \v1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~9_sumout ),
	.cout(\v1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~9 .extended_lut = "off";
defparam \v1|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N17
dffeas \v1|xd[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[5] .is_wysiwyg = "true";
defparam \v1|xd[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N18
cyclonev_lcell_comb \v1|Add2~13 (
// Equation(s):
// \v1|Add2~13_sumout  = SUM(( \v1|xd [6] ) + ( GND ) + ( \v1|Add2~10  ))
// \v1|Add2~14  = CARRY(( \v1|xd [6] ) + ( GND ) + ( \v1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~13_sumout ),
	.cout(\v1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~13 .extended_lut = "off";
defparam \v1|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N20
dffeas \v1|xd[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[6] .is_wysiwyg = "true";
defparam \v1|xd[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N21
cyclonev_lcell_comb \v1|Add2~17 (
// Equation(s):
// \v1|Add2~17_sumout  = SUM(( \v1|xd [7] ) + ( GND ) + ( \v1|Add2~14  ))
// \v1|Add2~18  = CARRY(( \v1|xd [7] ) + ( GND ) + ( \v1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~17_sumout ),
	.cout(\v1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~17 .extended_lut = "off";
defparam \v1|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N23
dffeas \v1|xd[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[7] .is_wysiwyg = "true";
defparam \v1|xd[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N24
cyclonev_lcell_comb \v1|Add2~21 (
// Equation(s):
// \v1|Add2~21_sumout  = SUM(( \v1|xd [8] ) + ( GND ) + ( \v1|Add2~18  ))
// \v1|Add2~22  = CARRY(( \v1|xd [8] ) + ( GND ) + ( \v1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~21_sumout ),
	.cout(\v1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~21 .extended_lut = "off";
defparam \v1|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N26
dffeas \v1|xd[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[8] .is_wysiwyg = "true";
defparam \v1|xd[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N30
cyclonev_lcell_comb \v1|Equal0~0 (
// Equation(s):
// \v1|Equal0~0_combout  = ( !\v1|xd [7] & ( !\v1|xd [4] & ( (!\v1|xd [6] & (!\v1|xd [5] & !\v1|xd [8])) ) ) )

	.dataa(!\v1|xd [6]),
	.datab(!\v1|xd [5]),
	.datac(!\v1|xd [8]),
	.datad(gnd),
	.datae(!\v1|xd [7]),
	.dataf(!\v1|xd [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal0~0 .extended_lut = "off";
defparam \v1|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \v1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N27
cyclonev_lcell_comb \v1|Add2~1 (
// Equation(s):
// \v1|Add2~1_sumout  = SUM(( \v1|xd [9] ) + ( GND ) + ( \v1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~1 .extended_lut = "off";
defparam \v1|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N29
dffeas \v1|xd[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[9] .is_wysiwyg = "true";
defparam \v1|xd[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N36
cyclonev_lcell_comb \v1|Equal0~1 (
// Equation(s):
// \v1|Equal0~1_combout  = ( !\v1|xd [1] & ( !\v1|xd [2] & ( (!\v1|xd [3] & !\v1|xd [0]) ) ) )

	.dataa(gnd),
	.datab(!\v1|xd [3]),
	.datac(!\v1|xd [0]),
	.datad(gnd),
	.datae(!\v1|xd [1]),
	.dataf(!\v1|xd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal0~1 .extended_lut = "off";
defparam \v1|Equal0~1 .lut_mask = 64'hC0C0000000000000;
defparam \v1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N42
cyclonev_lcell_comb \v1|x[0]~1 (
// Equation(s):
// \v1|x[0]~1_combout  = ( \v1|Equal0~1_combout  & ( \v1|video|blanking_pulse~q  ) ) # ( !\v1|Equal0~1_combout  & ( \v1|video|blanking_pulse~q  ) ) # ( \v1|Equal0~1_combout  & ( !\v1|video|blanking_pulse~q  & ( ((\v1|Equal0~0_combout  & !\v1|xd [9])) # 
// (\v1|always1~0_combout ) ) ) ) # ( !\v1|Equal0~1_combout  & ( !\v1|video|blanking_pulse~q  & ( \v1|always1~0_combout  ) ) )

	.dataa(!\v1|always1~0_combout ),
	.datab(!\v1|Equal0~0_combout ),
	.datac(!\v1|xd [9]),
	.datad(gnd),
	.datae(!\v1|Equal0~1_combout ),
	.dataf(!\v1|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[0]~1 .extended_lut = "off";
defparam \v1|x[0]~1 .lut_mask = 64'h55557575FFFFFFFF;
defparam \v1|x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N20
dffeas \v1|x[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~0_combout ),
	.sload(vcc),
	.ena(\v1|x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[0] .is_wysiwyg = "true";
defparam \v1|x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N36
cyclonev_lcell_comb \g[0]~feeder (
// Equation(s):
// \g[0]~feeder_combout  = ( \v1|x [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g[0]~feeder .extended_lut = "off";
defparam \g[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N37
dffeas \g[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g[0]),
	.prn(vcc));
// synopsys translate_off
defparam \g[0] .is_wysiwyg = "true";
defparam \g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N0
cyclonev_lcell_comb \v1|gout[0]~feeder (
// Equation(s):
// \v1|gout[0]~feeder_combout  = g[0]

	.dataa(!g[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout[0]~feeder .extended_lut = "off";
defparam \v1|gout[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|gout[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N1
dffeas \v1|gout[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[0] .is_wysiwyg = "true";
defparam \v1|gout[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y81_N27
dffeas \v1|video|vga_green[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[2] .is_wysiwyg = "true";
defparam \v1|video|vga_green[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N3
cyclonev_lcell_comb \v1|Add1~5 (
// Equation(s):
// \v1|Add1~5_sumout  = SUM(( \v1|x [1] ) + ( GND ) + ( \v1|Add1~2  ))
// \v1|Add1~6  = CARRY(( \v1|x [1] ) + ( GND ) + ( \v1|Add1~2  ))

	.dataa(!\v1|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~5_sumout ),
	.cout(\v1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~5 .extended_lut = "off";
defparam \v1|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N23
dffeas \v1|x[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~0_combout ),
	.sload(vcc),
	.ena(\v1|x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[1] .is_wysiwyg = "true";
defparam \v1|x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N42
cyclonev_lcell_comb \g[1]~feeder (
// Equation(s):
// \g[1]~feeder_combout  = \v1|x [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g[1]~feeder .extended_lut = "off";
defparam \g[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N43
dffeas \g[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g[1]),
	.prn(vcc));
// synopsys translate_off
defparam \g[1] .is_wysiwyg = "true";
defparam \g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N39
cyclonev_lcell_comb \v1|gout[1]~feeder (
// Equation(s):
// \v1|gout[1]~feeder_combout  = g[1]

	.dataa(!g[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout[1]~feeder .extended_lut = "off";
defparam \v1|gout[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|gout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N40
dffeas \v1|gout[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[1] .is_wysiwyg = "true";
defparam \v1|gout[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y81_N10
dffeas \v1|video|vga_green[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[3] .is_wysiwyg = "true";
defparam \v1|video|vga_green[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N6
cyclonev_lcell_comb \v1|Add1~9 (
// Equation(s):
// \v1|Add1~9_sumout  = SUM(( \v1|x [2] ) + ( GND ) + ( \v1|Add1~6  ))
// \v1|Add1~10  = CARRY(( \v1|x [2] ) + ( GND ) + ( \v1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~9_sumout ),
	.cout(\v1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~9 .extended_lut = "off";
defparam \v1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N54
cyclonev_lcell_comb \v1|x[2]~feeder (
// Equation(s):
// \v1|x[2]~feeder_combout  = ( \v1|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[2]~feeder .extended_lut = "off";
defparam \v1|x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N56
dffeas \v1|x[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[2] .is_wysiwyg = "true";
defparam \v1|x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y79_N49
dffeas \g[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g[2]),
	.prn(vcc));
// synopsys translate_off
defparam \g[2] .is_wysiwyg = "true";
defparam \g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N45
cyclonev_lcell_comb \v1|gout[2]~feeder (
// Equation(s):
// \v1|gout[2]~feeder_combout  = g[2]

	.dataa(!g[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout[2]~feeder .extended_lut = "off";
defparam \v1|gout[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|gout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N46
dffeas \v1|gout[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[2] .is_wysiwyg = "true";
defparam \v1|gout[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y81_N67
dffeas \v1|video|vga_green[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[4] .is_wysiwyg = "true";
defparam \v1|video|vga_green[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N9
cyclonev_lcell_comb \v1|Add1~13 (
// Equation(s):
// \v1|Add1~13_sumout  = SUM(( \v1|x [3] ) + ( GND ) + ( \v1|Add1~10  ))
// \v1|Add1~14  = CARRY(( \v1|x [3] ) + ( GND ) + ( \v1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~13_sumout ),
	.cout(\v1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~13 .extended_lut = "off";
defparam \v1|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N57
cyclonev_lcell_comb \v1|x[3]~feeder (
// Equation(s):
// \v1|x[3]~feeder_combout  = ( \v1|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[3]~feeder .extended_lut = "off";
defparam \v1|x[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N59
dffeas \v1|x[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|x[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[3] .is_wysiwyg = "true";
defparam \v1|x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y79_N52
dffeas \g[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g[3]),
	.prn(vcc));
// synopsys translate_off
defparam \g[3] .is_wysiwyg = "true";
defparam \g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N21
cyclonev_lcell_comb \v1|gout[3]~feeder (
// Equation(s):
// \v1|gout[3]~feeder_combout  = g[3]

	.dataa(!g[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout[3]~feeder .extended_lut = "off";
defparam \v1|gout[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|gout[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N22
dffeas \v1|gout[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[3] .is_wysiwyg = "true";
defparam \v1|gout[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y81_N50
dffeas \v1|video|vga_green[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[5] .is_wysiwyg = "true";
defparam \v1|video|vga_green[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N12
cyclonev_lcell_comb \v1|Add1~17 (
// Equation(s):
// \v1|Add1~17_sumout  = SUM(( \v1|x [4] ) + ( GND ) + ( \v1|Add1~14  ))
// \v1|Add1~18  = CARRY(( \v1|x [4] ) + ( GND ) + ( \v1|Add1~14  ))

	.dataa(gnd),
	.datab(!\v1|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~17_sumout ),
	.cout(\v1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~17 .extended_lut = "off";
defparam \v1|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \v1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N30
cyclonev_lcell_comb \v1|x[4]~feeder (
// Equation(s):
// \v1|x[4]~feeder_combout  = ( \v1|Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[4]~feeder .extended_lut = "off";
defparam \v1|x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N32
dffeas \v1|x[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[4] .is_wysiwyg = "true";
defparam \v1|x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y79_N44
dffeas \g[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g[4]),
	.prn(vcc));
// synopsys translate_off
defparam \g[4] .is_wysiwyg = "true";
defparam \g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N42
cyclonev_lcell_comb \v1|gout[4]~feeder (
// Equation(s):
// \v1|gout[4]~feeder_combout  = g[4]

	.dataa(gnd),
	.datab(!g[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout[4]~feeder .extended_lut = "off";
defparam \v1|gout[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \v1|gout[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N43
dffeas \v1|gout[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[4] .is_wysiwyg = "true";
defparam \v1|gout[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y81_N50
dffeas \v1|video|vga_green[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[6] .is_wysiwyg = "true";
defparam \v1|video|vga_green[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N15
cyclonev_lcell_comb \v1|Add1~21 (
// Equation(s):
// \v1|Add1~21_sumout  = SUM(( \v1|x [5] ) + ( GND ) + ( \v1|Add1~18  ))

	.dataa(!\v1|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~21 .extended_lut = "off";
defparam \v1|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N33
cyclonev_lcell_comb \v1|x[5]~feeder (
// Equation(s):
// \v1|x[5]~feeder_combout  = ( \v1|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[5]~feeder .extended_lut = "off";
defparam \v1|x[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N35
dffeas \v1|x[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|x[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[5] .is_wysiwyg = "true";
defparam \v1|x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N48
cyclonev_lcell_comb \g[5]~feeder (
// Equation(s):
// \g[5]~feeder_combout  = ( \v1|x [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g[5]~feeder .extended_lut = "off";
defparam \g[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y79_N50
dffeas \g[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g[5]),
	.prn(vcc));
// synopsys translate_off
defparam \g[5] .is_wysiwyg = "true";
defparam \g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N18
cyclonev_lcell_comb \v1|gout[5]~feeder (
// Equation(s):
// \v1|gout[5]~feeder_combout  = g[5]

	.dataa(gnd),
	.datab(!g[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout[5]~feeder .extended_lut = "off";
defparam \v1|gout[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \v1|gout[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N19
dffeas \v1|gout[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[5] .is_wysiwyg = "true";
defparam \v1|gout[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y81_N67
dffeas \v1|video|vga_green[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[7] .is_wysiwyg = "true";
defparam \v1|video|vga_green[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \v1|y[0]~0 (
// Equation(s):
// \v1|y[0]~0_combout  = ( \v1|yt [7] & ( \v1|video|end_of_active_frame~q  ) ) # ( !\v1|yt [7] & ( \v1|video|end_of_active_frame~q  ) ) # ( \v1|yt [7] & ( !\v1|video|end_of_active_frame~q  & ( (\v1|yt [8] & (\v1|yt [5] & \v1|yt [6])) ) ) )

	.dataa(!\v1|yt [8]),
	.datab(!\v1|yt [5]),
	.datac(!\v1|yt [6]),
	.datad(gnd),
	.datae(!\v1|yt [7]),
	.dataf(!\v1|video|end_of_active_frame~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[0]~0 .extended_lut = "off";
defparam \v1|y[0]~0 .lut_mask = 64'h00000101FFFFFFFF;
defparam \v1|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \v1|Add5~1 (
// Equation(s):
// \v1|Add5~1_sumout  = SUM(( \v1|yd [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add5~2  = CARRY(( \v1|yd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~1_sumout ),
	.cout(\v1|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~1 .extended_lut = "off";
defparam \v1|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \v1|Equal1~0 (
// Equation(s):
// \v1|Equal1~0_combout  = ( !\v1|yd [0] & ( !\v1|yd [2] & ( (!\v1|yd [1] & (!\v1|yd [4] & (!\v1|yd [3] & !\v1|yd [5]))) ) ) )

	.dataa(!\v1|yd [1]),
	.datab(!\v1|yd [4]),
	.datac(!\v1|yd [3]),
	.datad(!\v1|yd [5]),
	.datae(!\v1|yd [0]),
	.dataf(!\v1|yd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal1~0 .extended_lut = "off";
defparam \v1|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \v1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N24
cyclonev_lcell_comb \v1|yd[0]~0 (
// Equation(s):
// \v1|yd[0]~0_combout  = ( \v1|LessThan3~0_combout  & ( \v1|Equal1~0_combout  ) ) # ( !\v1|LessThan3~0_combout  & ( \v1|Equal1~0_combout  & ( (\v1|video|end_of_active_frame~q ) # (\v1|Equal1~1_combout ) ) ) ) # ( \v1|LessThan3~0_combout  & ( 
// !\v1|Equal1~0_combout  ) ) # ( !\v1|LessThan3~0_combout  & ( !\v1|Equal1~0_combout  & ( \v1|video|end_of_active_frame~q  ) ) )

	.dataa(!\v1|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\v1|video|end_of_active_frame~q ),
	.datad(gnd),
	.datae(!\v1|LessThan3~0_combout ),
	.dataf(!\v1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|yd[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|yd[0]~0 .extended_lut = "off";
defparam \v1|yd[0]~0 .lut_mask = 64'h0F0FFFFF5F5FFFFF;
defparam \v1|yd[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N2
dffeas \v1|yd[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[0] .is_wysiwyg = "true";
defparam \v1|yd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \v1|Add5~5 (
// Equation(s):
// \v1|Add5~5_sumout  = SUM(( \v1|yd [1] ) + ( GND ) + ( \v1|Add5~2  ))
// \v1|Add5~6  = CARRY(( \v1|yd [1] ) + ( GND ) + ( \v1|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~5_sumout ),
	.cout(\v1|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~5 .extended_lut = "off";
defparam \v1|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N5
dffeas \v1|yd[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[1] .is_wysiwyg = "true";
defparam \v1|yd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \v1|Add5~9 (
// Equation(s):
// \v1|Add5~9_sumout  = SUM(( \v1|yd [2] ) + ( GND ) + ( \v1|Add5~6  ))
// \v1|Add5~10  = CARRY(( \v1|yd [2] ) + ( GND ) + ( \v1|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~9_sumout ),
	.cout(\v1|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~9 .extended_lut = "off";
defparam \v1|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N8
dffeas \v1|yd[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[2] .is_wysiwyg = "true";
defparam \v1|yd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N9
cyclonev_lcell_comb \v1|Add5~13 (
// Equation(s):
// \v1|Add5~13_sumout  = SUM(( \v1|yd [3] ) + ( GND ) + ( \v1|Add5~10  ))
// \v1|Add5~14  = CARRY(( \v1|yd [3] ) + ( GND ) + ( \v1|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~13_sumout ),
	.cout(\v1|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~13 .extended_lut = "off";
defparam \v1|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N10
dffeas \v1|yd[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[3] .is_wysiwyg = "true";
defparam \v1|yd[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \v1|Add5~17 (
// Equation(s):
// \v1|Add5~17_sumout  = SUM(( \v1|yd [4] ) + ( GND ) + ( \v1|Add5~14  ))
// \v1|Add5~18  = CARRY(( \v1|yd [4] ) + ( GND ) + ( \v1|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~17_sumout ),
	.cout(\v1|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~17 .extended_lut = "off";
defparam \v1|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N14
dffeas \v1|yd[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[4] .is_wysiwyg = "true";
defparam \v1|yd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N15
cyclonev_lcell_comb \v1|Add5~21 (
// Equation(s):
// \v1|Add5~21_sumout  = SUM(( \v1|yd [5] ) + ( GND ) + ( \v1|Add5~18  ))
// \v1|Add5~22  = CARRY(( \v1|yd [5] ) + ( GND ) + ( \v1|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~21_sumout ),
	.cout(\v1|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~21 .extended_lut = "off";
defparam \v1|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N17
dffeas \v1|yd[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[5] .is_wysiwyg = "true";
defparam \v1|yd[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \v1|Add5~25 (
// Equation(s):
// \v1|Add5~25_sumout  = SUM(( \v1|yd [6] ) + ( GND ) + ( \v1|Add5~22  ))
// \v1|Add5~26  = CARRY(( \v1|yd [6] ) + ( GND ) + ( \v1|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~25_sumout ),
	.cout(\v1|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~25 .extended_lut = "off";
defparam \v1|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N20
dffeas \v1|yd[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[6] .is_wysiwyg = "true";
defparam \v1|yd[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N21
cyclonev_lcell_comb \v1|Add5~29 (
// Equation(s):
// \v1|Add5~29_sumout  = SUM(( \v1|yd [7] ) + ( GND ) + ( \v1|Add5~26  ))
// \v1|Add5~30  = CARRY(( \v1|yd [7] ) + ( GND ) + ( \v1|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~29_sumout ),
	.cout(\v1|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~29 .extended_lut = "off";
defparam \v1|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N23
dffeas \v1|yd[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[7] .is_wysiwyg = "true";
defparam \v1|yd[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \v1|Add5~33 (
// Equation(s):
// \v1|Add5~33_sumout  = SUM(( \v1|yd [8] ) + ( GND ) + ( \v1|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~33 .extended_lut = "off";
defparam \v1|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N26
dffeas \v1|yd[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[8] .is_wysiwyg = "true";
defparam \v1|yd[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \v1|Equal1~1 (
// Equation(s):
// \v1|Equal1~1_combout  = ( !\v1|yd [7] & ( !\v1|yd [6] & ( !\v1|yd [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|yd [8]),
	.datad(gnd),
	.datae(!\v1|yd [7]),
	.dataf(!\v1|yd [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal1~1 .extended_lut = "off";
defparam \v1|Equal1~1 .lut_mask = 64'hF0F0000000000000;
defparam \v1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \v1|y[0]~1 (
// Equation(s):
// \v1|y[0]~1_combout  = ( \v1|LessThan3~0_combout  & ( \v1|Equal1~0_combout  & ( ((\v1|read_enable_last~q  & \v1|video|blanking_pulse~q )) # (\v1|video|end_of_active_frame~q ) ) ) ) # ( !\v1|LessThan3~0_combout  & ( \v1|Equal1~0_combout  & ( 
// ((\v1|Equal1~1_combout  & (\v1|read_enable_last~q  & \v1|video|blanking_pulse~q ))) # (\v1|video|end_of_active_frame~q ) ) ) ) # ( \v1|LessThan3~0_combout  & ( !\v1|Equal1~0_combout  & ( ((\v1|read_enable_last~q  & \v1|video|blanking_pulse~q )) # 
// (\v1|video|end_of_active_frame~q ) ) ) ) # ( !\v1|LessThan3~0_combout  & ( !\v1|Equal1~0_combout  & ( \v1|video|end_of_active_frame~q  ) ) )

	.dataa(!\v1|Equal1~1_combout ),
	.datab(!\v1|read_enable_last~q ),
	.datac(!\v1|video|end_of_active_frame~q ),
	.datad(!\v1|video|blanking_pulse~q ),
	.datae(!\v1|LessThan3~0_combout ),
	.dataf(!\v1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[0]~1 .extended_lut = "off";
defparam \v1|y[0]~1 .lut_mask = 64'h0F0F0F3F0F1F0F3F;
defparam \v1|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N31
dffeas \v1|y[0]~DUPLICATE (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \v1|y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \v1|Add4~1 (
// Equation(s):
// \v1|Add4~1_sumout  = SUM(( \v1|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \v1|Add4~2  = CARRY(( \v1|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~1_sumout ),
	.cout(\v1|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~1 .extended_lut = "off";
defparam \v1|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \v1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \v1|y[0]~feeder (
// Equation(s):
// \v1|y[0]~feeder_combout  = ( \v1|Add4~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[0]~feeder .extended_lut = "off";
defparam \v1|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N32
dffeas \v1|y[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[0] .is_wysiwyg = "true";
defparam \v1|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \b[0]~feeder (
// Equation(s):
// \b[0]~feeder_combout  = ( \v1|y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b[0]~feeder .extended_lut = "off";
defparam \b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N8
dffeas \b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \b[0] .is_wysiwyg = "true";
defparam \b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N27
cyclonev_lcell_comb \v1|bout[0]~feeder (
// Equation(s):
// \v1|bout[0]~feeder_combout  = b[0]

	.dataa(gnd),
	.datab(!b[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout[0]~feeder .extended_lut = "off";
defparam \v1|bout[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \v1|bout[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y79_N28
dffeas \v1|bout[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[0] .is_wysiwyg = "true";
defparam \v1|bout[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y81_N10
dffeas \v1|video|vga_blue[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[2] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \v1|Add4~5 (
// Equation(s):
// \v1|Add4~5_sumout  = SUM(( \v1|y [1] ) + ( GND ) + ( \v1|Add4~2  ))
// \v1|Add4~6  = CARRY(( \v1|y [1] ) + ( GND ) + ( \v1|Add4~2  ))

	.dataa(!\v1|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~5_sumout ),
	.cout(\v1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~5 .extended_lut = "off";
defparam \v1|Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \v1|y[1]~feeder (
// Equation(s):
// \v1|y[1]~feeder_combout  = ( \v1|Add4~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[1]~feeder .extended_lut = "off";
defparam \v1|y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N40
dffeas \v1|y[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[1] .is_wysiwyg = "true";
defparam \v1|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N9
cyclonev_lcell_comb \b[1]~feeder (
// Equation(s):
// \b[1]~feeder_combout  = ( \v1|y [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b[1]~feeder .extended_lut = "off";
defparam \b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N10
dffeas \b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \b[1] .is_wysiwyg = "true";
defparam \b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N36
cyclonev_lcell_comb \v1|bout[1]~feeder (
// Equation(s):
// \v1|bout[1]~feeder_combout  = b[1]

	.dataa(!b[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout[1]~feeder .extended_lut = "off";
defparam \v1|bout[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|bout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N37
dffeas \v1|bout[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[1] .is_wysiwyg = "true";
defparam \v1|bout[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y81_N27
dffeas \v1|video|vga_blue[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[3] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \v1|Add4~9 (
// Equation(s):
// \v1|Add4~9_sumout  = SUM(( \v1|y [2] ) + ( GND ) + ( \v1|Add4~6  ))
// \v1|Add4~10  = CARRY(( \v1|y [2] ) + ( GND ) + ( \v1|Add4~6  ))

	.dataa(gnd),
	.datab(!\v1|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~9_sumout ),
	.cout(\v1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~9 .extended_lut = "off";
defparam \v1|Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \v1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N43
dffeas \v1|y[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|Add4~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(vcc),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[2] .is_wysiwyg = "true";
defparam \v1|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N15
cyclonev_lcell_comb \b[2]~feeder (
// Equation(s):
// \b[2]~feeder_combout  = ( \v1|y [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b[2]~feeder .extended_lut = "off";
defparam \b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N16
dffeas \b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \b[2] .is_wysiwyg = "true";
defparam \b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N45
cyclonev_lcell_comb \v1|bout[2]~feeder (
// Equation(s):
// \v1|bout[2]~feeder_combout  = b[2]

	.dataa(!b[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout[2]~feeder .extended_lut = "off";
defparam \v1|bout[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \v1|bout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N46
dffeas \v1|bout[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[2] .is_wysiwyg = "true";
defparam \v1|bout[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y81_N10
dffeas \v1|video|vga_blue[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[4] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N39
cyclonev_lcell_comb \v1|Add4~13 (
// Equation(s):
// \v1|Add4~13_sumout  = SUM(( \v1|y [3] ) + ( GND ) + ( \v1|Add4~10  ))
// \v1|Add4~14  = CARRY(( \v1|y [3] ) + ( GND ) + ( \v1|Add4~10  ))

	.dataa(!\v1|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~13_sumout ),
	.cout(\v1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~13 .extended_lut = "off";
defparam \v1|Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N51
cyclonev_lcell_comb \v1|y[3]~feeder (
// Equation(s):
// \v1|y[3]~feeder_combout  = ( \v1|Add4~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[3]~feeder .extended_lut = "off";
defparam \v1|y[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N52
dffeas \v1|y[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[3] .is_wysiwyg = "true";
defparam \v1|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N21
cyclonev_lcell_comb \b[3]~feeder (
// Equation(s):
// \b[3]~feeder_combout  = ( \v1|y [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b[3]~feeder .extended_lut = "off";
defparam \b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N22
dffeas \b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \b[3] .is_wysiwyg = "true";
defparam \b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N52
dffeas \v1|bout[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(b[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[3] .is_wysiwyg = "true";
defparam \v1|bout[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y81_N10
dffeas \v1|video|vga_blue[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[5] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \v1|Add4~17 (
// Equation(s):
// \v1|Add4~17_sumout  = SUM(( \v1|y [4] ) + ( GND ) + ( \v1|Add4~14  ))
// \v1|Add4~18  = CARRY(( \v1|y [4] ) + ( GND ) + ( \v1|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~17_sumout ),
	.cout(\v1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~17 .extended_lut = "off";
defparam \v1|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N55
dffeas \v1|y[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(vcc),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[4] .is_wysiwyg = "true";
defparam \v1|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N24
cyclonev_lcell_comb \b[4]~feeder (
// Equation(s):
// \b[4]~feeder_combout  = ( \v1|y [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b[4]~feeder .extended_lut = "off";
defparam \b[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N25
dffeas \b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \b[4] .is_wysiwyg = "true";
defparam \b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N55
dffeas \v1|bout[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(b[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[4] .is_wysiwyg = "true";
defparam \v1|bout[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y81_N27
dffeas \v1|video|vga_blue[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[6] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N45
cyclonev_lcell_comb \v1|Add4~21 (
// Equation(s):
// \v1|Add4~21_sumout  = SUM(( \v1|y [5] ) + ( GND ) + ( \v1|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~21 .extended_lut = "off";
defparam \v1|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \v1|y[5]~feeder (
// Equation(s):
// \v1|y[5]~feeder_combout  = ( \v1|Add4~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[5]~feeder .extended_lut = "off";
defparam \v1|y[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N4
dffeas \v1|y[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[5] .is_wysiwyg = "true";
defparam \v1|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N12
cyclonev_lcell_comb \b[5]~feeder (
// Equation(s):
// \b[5]~feeder_combout  = ( \v1|y [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b[5]~feeder .extended_lut = "off";
defparam \b[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N13
dffeas \b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \b[5] .is_wysiwyg = "true";
defparam \b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N3
cyclonev_lcell_comb \v1|bout[5]~feeder (
// Equation(s):
// \v1|bout[5]~feeder_combout  = b[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!b[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout[5]~feeder .extended_lut = "off";
defparam \v1|bout[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \v1|bout[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N4
dffeas \v1|bout[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|always1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[5] .is_wysiwyg = "true";
defparam \v1|bout[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y81_N27
dffeas \v1|video|vga_blue[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[7] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y81_N27
dffeas \v1|video|vga_blank (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\v1|video|blanking_pulse~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blank .is_wysiwyg = "true";
defparam \v1|video|vga_blank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N21
cyclonev_lcell_comb \v1|video|Equal5~0 (
// Equation(s):
// \v1|video|Equal5~0_combout  = ( !\v1|video|pixel_counter [5] & ( \v1|video|pixel_counter[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|video|pixel_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal5~0 .extended_lut = "off";
defparam \v1|video|Equal5~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \v1|video|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N12
cyclonev_lcell_comb \v1|video|early_hsync_pulse~0 (
// Equation(s):
// \v1|video|early_hsync_pulse~0_combout  = ( \v1|video|early_hsync_pulse~q  & ( \v1|video|Equal2~0_combout  & ( (!\v1|video|pixel_counter [7]) # ((!\v1|video|pixel_counter [6]) # ((!\v1|video|Equal5~0_combout ) # (\v1|video|pixel_counter [9]))) ) ) ) # ( 
// !\v1|video|early_hsync_pulse~q  & ( \v1|video|Equal2~0_combout  & ( (!\v1|video|pixel_counter [7] & (!\v1|video|pixel_counter [6] & (\v1|video|Equal5~0_combout  & !\v1|video|pixel_counter [9]))) ) ) ) # ( \v1|video|early_hsync_pulse~q  & ( 
// !\v1|video|Equal2~0_combout  ) )

	.dataa(!\v1|video|pixel_counter [7]),
	.datab(!\v1|video|pixel_counter [6]),
	.datac(!\v1|video|Equal5~0_combout ),
	.datad(!\v1|video|pixel_counter [9]),
	.datae(!\v1|video|early_hsync_pulse~q ),
	.dataf(!\v1|video|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|early_hsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|early_hsync_pulse~0 .extended_lut = "off";
defparam \v1|video|early_hsync_pulse~0 .lut_mask = 64'h0000FFFF0800FEFF;
defparam \v1|video|early_hsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N13
dffeas \v1|video|early_hsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|early_hsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|early_hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|early_hsync_pulse .is_wysiwyg = "true";
defparam \v1|video|early_hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y76_N11
dffeas \v1|video|hsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|early_hsync_pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|hsync_pulse .is_wysiwyg = "true";
defparam \v1|video|hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N0
cyclonev_lcell_comb \v1|video|vga_h_sync~0 (
// Equation(s):
// \v1|video|vga_h_sync~0_combout  = !\v1|video|hsync_pulse~q 

	.dataa(gnd),
	.datab(!\v1|video|hsync_pulse~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_h_sync~0 .extended_lut = "off";
defparam \v1|video|vga_h_sync~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \v1|video|vga_h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N1
dffeas \v1|video|vga_h_sync (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_h_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_h_sync .is_wysiwyg = "true";
defparam \v1|video|vga_h_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N54
cyclonev_lcell_comb \v1|video|early_vsync_pulse~0 (
// Equation(s):
// \v1|video|early_vsync_pulse~0_combout  = ( !\v1|video|line_counter [3] & ( \v1|video|line_counter [6] & ( !\v1|video|line_counter [5] ) ) )

	.dataa(gnd),
	.datab(!\v1|video|line_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v1|video|line_counter [3]),
	.dataf(!\v1|video|line_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|early_vsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|early_vsync_pulse~0 .extended_lut = "off";
defparam \v1|video|early_vsync_pulse~0 .lut_mask = 64'h00000000CCCC0000;
defparam \v1|video|early_vsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N30
cyclonev_lcell_comb \v1|video|early_vsync_pulse~1 (
// Equation(s):
// \v1|video|early_vsync_pulse~1_combout  = ( \v1|video|early_vsync_pulse~q  & ( \v1|video|Equal2~0_combout  & ( (!\v1|video|line_counter [2]) # ((!\v1|video|Equal1~0_combout ) # ((!\v1|video|early_vsync_pulse~0_combout ) # (!\v1|video|Equal0~0_combout ))) ) 
// ) ) # ( !\v1|video|early_vsync_pulse~q  & ( \v1|video|Equal2~0_combout  & ( (!\v1|video|line_counter [2] & (\v1|video|Equal1~0_combout  & (\v1|video|early_vsync_pulse~0_combout  & \v1|video|Equal0~0_combout ))) ) ) ) # ( \v1|video|early_vsync_pulse~q  & ( 
// !\v1|video|Equal2~0_combout  ) )

	.dataa(!\v1|video|line_counter [2]),
	.datab(!\v1|video|Equal1~0_combout ),
	.datac(!\v1|video|early_vsync_pulse~0_combout ),
	.datad(!\v1|video|Equal0~0_combout ),
	.datae(!\v1|video|early_vsync_pulse~q ),
	.dataf(!\v1|video|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|early_vsync_pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|early_vsync_pulse~1 .extended_lut = "off";
defparam \v1|video|early_vsync_pulse~1 .lut_mask = 64'h0000FFFF0002FFFE;
defparam \v1|video|early_vsync_pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N32
dffeas \v1|video|early_vsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|early_vsync_pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|early_vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|early_vsync_pulse .is_wysiwyg = "true";
defparam \v1|video|early_vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y76_N16
dffeas \v1|video|vsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|early_vsync_pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vsync_pulse .is_wysiwyg = "true";
defparam \v1|video|vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N3
cyclonev_lcell_comb \v1|video|vga_v_sync~0 (
// Equation(s):
// \v1|video|vga_v_sync~0_combout  = !\v1|video|vsync_pulse~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|video|vsync_pulse~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_v_sync~0 .extended_lut = "off";
defparam \v1|video|vga_v_sync~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \v1|video|vga_v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N4
dffeas \v1|video|vga_v_sync (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_v_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_v_sync .is_wysiwyg = "true";
defparam \v1|video|vga_v_sync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
