INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab4/class/maxterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxterm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab4/class/minterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minterm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab4/class/naive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module naive
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab4/class/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab4/class/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
