$date
	Sun Oct 23 03:35:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#167239
b11000 !
1"
#167242
b11000 &
b11000 %
1$
#167243
0"
#167246
b1100 &
b1100 %
#167250
b110 &
b110 %
#167254
b11 &
b11 %
#167258
b1010 &
b1010 %
#167262
b101 &
b101 %
#167266
b10000 &
b10000 %
#167270
b1000 &
b1000 %
#167274
b100 &
b100 %
#167278
b10 &
b10 %
#167282
b1 &
b1 %
1#
#167286
b0 &
0#
b0 %
0$
#1161625
b10000 !
1"
#1161626
b10000 &
b10000 %
1$
#1161627
0"
#1161630
b1000 &
b1000 %
#1161634
b100 &
b100 %
#1161638
b10 &
b10 %
#1161642
b1 &
b1 %
1#
#1161646
b0 &
0#
b0 %
0$
#2156391
b1111 !
1"
#2156394
b1111 &
b1111 %
1$
#2156395
0"
#2156398
b101110 &
b101110 %
#2156402
b10111 &
b10111 %
#2156406
b1000110 &
b1000110 %
#2156410
b100011 &
b100011 %
#2156414
b1101010 &
b1101010 %
#2156418
b110101 &
b110101 %
#2156422
b10100000 &
b10100000 %
#2156426
b1010000 &
b1010000 %
#2156430
b101000 &
b101000 %
#2156434
b10100 &
b10100 %
#2156438
b1010 &
b1010 %
#2156442
b101 &
b101 %
#2156446
b10000 &
b10000 %
#2156450
b1000 &
b1000 %
#2156454
b100 &
b100 %
#2156458
b10 &
b10 %
#2156462
b1 &
1#
b1 %
#2156466
b0 &
b0 %
0#
0$
#4500012
