/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az105-599
+ date
Wed Sep 22 03:15:33 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632280533
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 22 2021 (03:08:48)
Run date:          Sep 22 2021 (03:15:34+0000)
Run host:          fv-az105-599.wy5h1aom0jgehahef1oyr10hrc.bx.internal.cloudapp.net (pid=104855)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az105-599
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7e83e851-fc5b-6e4d-af8e-812dc6566e21, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az105-599, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00154922 sec
      iterations=10000000... time=0.0134621 sec
      iterations=100000000... time=0.134074 sec
      iterations=800000000... time=1.07224 sec
      iterations=800000000... time=1.07145 sec
      result: 2044.18 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298154 sec
      iterations=10000000... time=0.0298703 sec
      iterations=100000000... time=0.299258 sec
      iterations=400000000... time=1.19851 sec
      result: 10.68 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201833 sec
      iterations=10000000... time=0.0200968 sec
      iterations=100000000... time=0.20084 sec
      iterations=500000000... time=1.00442 sec
      result: 7.96479 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134701 sec
      iterations=10000... time=0.00133702 sec
      iterations=100000... time=0.0133942 sec
      iterations=1000000... time=0.133922 sec
      iterations=8000000... time=1.07115 sec
      result: 1.33893 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000600008 sec
      iterations=10000... time=0.00576748 sec
      iterations=100000... time=0.0575311 sec
      iterations=1000000... time=0.574933 sec
      iterations=2000000... time=1.15025 sec
      result: 5.75126 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=3.0801e-05 sec
      iterations=1000... time=0.000306504 sec
      iterations=10000... time=0.00307704 sec
      iterations=100000... time=0.0306936 sec
      iterations=1000000... time=0.307207 sec
      iterations=4000000... time=1.22749 sec
      result: 80.0853 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=1.93e-05 sec
      iterations=10... time=0.000163002 sec
      iterations=100... time=0.00161952 sec
      iterations=1000... time=0.0161402 sec
      iterations=10000... time=0.161873 sec
      iterations=70000... time=1.1315 sec
      result: 48.6526 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3e-06 sec
      iterations=10000... time=2.7301e-05 sec
      iterations=100000... time=0.000267703 sec
      iterations=1000000... time=0.00268044 sec
      iterations=10000000... time=0.0267953 sec
      iterations=100000000... time=0.267888 sec
      iterations=400000000... time=1.07137 sec
      result: 0.334804 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=2.22e-05 sec
      iterations=10000... time=0.000144502 sec
      iterations=100000... time=0.00141042 sec
      iterations=1000000... time=0.0141624 sec
      iterations=10000000... time=0.141324 sec
      iterations=80000000... time=1.1303 sec
      result: 1.76609 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=3e-07 sec
      iterations=10... time=1.7e-06 sec
      iterations=100... time=1.51e-05 sec
      iterations=1000... time=0.000150102 sec
      iterations=10000... time=0.00150452 sec
      iterations=100000... time=0.0150085 sec
      iterations=1000000... time=0.150255 sec
      iterations=7000000... time=1.05006 sec
      result: 163.831 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.19e-05 sec
      iterations=10... time=0.000220403 sec
      iterations=100... time=0.00220993 sec
      iterations=1000... time=0.0219533 sec
      iterations=10000... time=0.206013 sec
      iterations=50000... time=0.874904 sec
      iterations=100000... time=1.52286 sec
      result: 51.6417 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.8001e-05 sec
      iterations=10... time=0.000419405 sec
      iterations=100... time=0.00420086 sec
      iterations=1000... time=0.0422415 sec
      iterations=10000... time=0.423226 sec
      iterations=30000... time=1.2693 sec
      result: 0.0408413 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000364305 sec
      iterations=10... time=0.00303444 sec
      iterations=100... time=0.0295297 sec
      iterations=1000... time=0.296445 sec
      iterations=4000... time=1.18594 sec
      result: 0.170845 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00636198 sec
      iterations=10... time=0.0550406 sec
      iterations=100... time=0.545087 sec
      iterations=200... time=1.08747 sec
      result: 0.325814 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00143987 sec
      iterations=10000000... time=0.0134151 sec
      iterations=100000000... time=0.134418 sec
      iterations=800000000... time=1.07442 sec
      iterations=800000000... time=1.07248 sec
      result: 825.178 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00299084 sec
      iterations=10000000... time=0.0300736 sec
      iterations=100000000... time=0.301056 sec
      iterations=400000000... time=1.19777 sec
      result: 10.6865 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201738 sec
      iterations=10000000... time=0.0201222 sec
      iterations=100000000... time=0.201303 sec
      iterations=500000000... time=1.01305 sec
      result: 7.89698 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134102 sec
      iterations=10000... time=0.00133707 sec
      iterations=100000... time=0.0134153 sec
      iterations=1000000... time=0.134012 sec
      iterations=8000000... time=1.09954 sec
      result: 1.37443 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000539856 sec
      iterations=10000... time=0.00527732 sec
      iterations=100000... time=0.0519059 sec
      iterations=1000000... time=0.518915 sec
      iterations=2000000... time=1.04177 sec
      result: 5.20885 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=4.5e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=3.1351e-05 sec
      iterations=1000... time=0.000312054 sec
      iterations=10000... time=0.00312024 sec
      iterations=100000... time=0.0288936 sec
      iterations=1000000... time=0.292293 sec
      iterations=4000000... time=1.16145 sec
      result: 84.6389 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.19e-05 sec
      iterations=10... time=0.000170702 sec
      iterations=100... time=0.00170452 sec
      iterations=1000... time=0.0158654 sec
      iterations=10000... time=0.158332 sec
      iterations=70000... time=1.1106 sec
      result: 49.5681 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.3e-06 sec
      iterations=10000... time=2.905e-05 sec
      iterations=100000... time=0.000288254 sec
      iterations=1000000... time=0.00289359 sec
      iterations=10000000... time=0.0270584 sec
      iterations=100000000... time=0.268499 sec
      iterations=400000000... time=1.07487 sec
      result: 0.335898 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.0901e-05 sec
      iterations=10000... time=0.000145802 sec
      iterations=100000... time=0.00143787 sec
      iterations=1000000... time=0.0141525 sec
      iterations=10000000... time=0.142324 sec
      iterations=80000000... time=1.13128 sec
      result: 1.76763 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=1.565e-05 sec
      iterations=1000... time=0.000153852 sec
      iterations=10000... time=0.00153807 sec
      iterations=100000... time=0.0154457 sec
      iterations=1000000... time=0.154405 sec
      iterations=7000000... time=1.08212 sec
      result: 158.977 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.005e-05 sec
      iterations=10... time=0.000303554 sec
      iterations=100... time=0.00304254 sec
      iterations=1000... time=0.0293381 sec
      iterations=10000... time=0.226412 sec
      iterations=50000... time=0.756964 sec
      iterations=100000... time=1.51478 sec
      result: 51.9171 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=4.8505e-06 sec
      iterations=10... time=4.49505e-05 sec
      iterations=100... time=0.000449956 sec
      iterations=1000... time=0.00451481 sec
      iterations=10000... time=0.0455174 sec
      iterations=100000... time=0.456304 sec
      iterations=200000... time=0.908047 sec
      iterations=400000... time=1.82963 sec
      result: 0.159376 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=5.6651e-05 sec
      iterations=10... time=0.000494357 sec
      iterations=100... time=0.00489406 sec
      iterations=1000... time=0.0491477 sec
      iterations=10000... time=0.488414 sec
      iterations=20000... time=0.977877 sec
      iterations=40000... time=1.95432 sec
      result: 0.49918 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00158997 sec
      iterations=10... time=0.0137611 sec
      iterations=100... time=0.134641 sec
      iterations=800... time=1.09869 sec
      result: 1.28995 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Sep 22 03:16:30 UTC 2021
+ echo Done.
Done.
  Elapsed time: 56.6 s
