quartus_sh --flow compile top
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar 12 00:00:49 2020
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/legup/legup_repo/examples/extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main/lab/part_a/top
Info: Revision Name = top
Info (125068): Revision "top" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File /home/legup/legup_repo/examples/extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main/lab/part_a/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /home/legup/altera/11.1/quartus/linux/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 00:00:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 10 design units, including 10 entities, in source file extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: memory_controller
    Info (12023): Found entity 3: chi_to_channel
    Info (12023): Found entity 4: main
    Info (12023): Found entity 5: ram_dual_port
    Info (12023): Found entity 6: rom_dual_port
    Info (12023): Found entity 7: de2
    Info (12023): Found entity 8: de4
    Info (12023): Found entity 9: hex_digits
    Info (12023): Found entity 10: main_tb
Warning (10236): Verilog HDL Implicit Net warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(73): created implicit net for "clk2x"
Warning (10236): Verilog HDL Implicit Net warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(74): created implicit net for "clk1x_follower"
Info (12127): Elaborating entity "de2" for the top level hierarchy
Warning (10034): Output port "LEDG[7..4]" at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(6027) has no driver
Info (12128): Elaborating entity "hex_digits" for hierarchy "hex_digits:h7"
Info (12128): Elaborating entity "top" for hierarchy "top:top_inst"
Info (12128): Elaborating entity "memory_controller" for hierarchy "top:top_inst|memory_controller:memory_controller_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(140): object "_str_write_enable_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(141): object "_str_write_enable_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(142): object "_str_in_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(143): object "_str_in_b" assigned a value but never read
Info (12128): Elaborating entity "rom_dual_port" for hierarchy "top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:_str"
Warning (10858): Verilog HDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(5972): object ram used but never assigned
Info (12128): Elaborating entity "main" for hierarchy "top:top_inst|main:main_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(5460): object "main_0_1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(5476): object "chi_to_channel_memory_controller_out_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(5482): object "chi_to_channel_memory_controller_out_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(5484): object "chi_to_channel_memory_controller_waitrequest" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(5488): object "legup_function_call" assigned a value but never read
Info (12128): Elaborating entity "chi_to_channel" for hierarchy "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(449): object "chi_to_channel_3_5_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(451): object "chi_to_channel_6_7_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(455): object "chi_to_channel_6_9_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(457): object "chi_to_channel_6_10_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(459): object "chi_to_channel_11_12_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(461): object "chi_to_channel_11_13_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(463): object "chi_to_channel_11_or_cond_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(469): object "chi_to_channel__preheader12_15_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(471): object "chi_to_channel_16_scevgep36_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(473): object "chi_to_channel_16_17_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(475): object "chi_to_channel_16_18_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(477): object "chi_to_channel_16_19_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(479): object "chi_to_channel__critedge_20_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(481): object "chi_to_channel_21_22_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(483): object "chi_to_channel_21_23_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(485): object "chi_to_channel_21_24_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(487): object "chi_to_channel_21_25_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(489): object "chi_to_channel_26_27_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(491): object "chi_to_channel_26_28_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(493): object "chi_to_channel_29_30_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(497): object "chi_to_channel_29_32_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(499): object "chi_to_channel_29_33_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(507): object "chi_to_channel_34_35_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(509): object "chi_to_channel_36_scevgep_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(511): object "chi_to_channel_36_37_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(513): object "chi_to_channel_36_38_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(515): object "chi_to_channel_36_39_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(519): object "chi_to_channel__critedge1_40_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(521): object "chi_to_channel_41_42_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(523): object "chi_to_channel_41_43_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(525): object "chi_to_channel_41_44_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(527): object "chi_to_channel_41_45_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(537): object "chi_to_channel_48_50_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(539): object "chi_to_channel_51_scevgep34_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(541): object "chi_to_channel_51_52_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(543): object "chi_to_channel_51_53_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(545): object "chi_to_channel_51_54_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(547): object "chi_to_channel_55_indvar_next28_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(549): object "chi_to_channel__critedge2_56_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(551): object "chi_to_channel_57_58_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(553): object "chi_to_channel_57_59_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(555): object "chi_to_channel_57_60_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(557): object "chi_to_channel_57_61_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(559): object "chi_to_channel_62_63_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(563): object "chi_to_channel_62_65_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(565): object "chi_to_channel_62_66_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(567): object "chi_to_channel_67_68_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(569): object "chi_to_channel_67_69_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(571): object "chi_to_channel_70_71_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(589): object "chi_to_channel_77_p_0_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(591): object "chi_to_channel_77_78_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(599): object "chi_to_channel_79_83_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(601): object "chi_to_channel__preheader6_84_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(603): object "chi_to_channel__preheader6_85_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(609): object "chi_to_channel__lr_ph_86_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(611): object "chi_to_channel__lr_ph_87_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(613): object "chi_to_channel__lr_ph_88_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(617): object "chi_to_channel___crit_edge_89_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(623): object "chi_to_channel_90_91_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(625): object "chi_to_channel__critedge3_92_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(627): object "chi_to_channel__critedge3_93_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(631): object "chi_to_channel_94_96_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(637): object "chi_to_channel_99_100_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(639): object "chi_to_channel_99_101_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(641): object "chi_to_channel__preheader9_tmp29_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(651): object "chi_to_channel_102_103_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(653): object "chi_to_channel_104_scevgep32_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(655): object "chi_to_channel_104_105_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(659): object "chi_to_channel_104_107_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(661): object "chi_to_channel_108_109_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(663): object "chi_to_channel_108_110_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(665): object "chi_to_channel_108_indvar_next26_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(667): object "chi_to_channel_111_112_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(669): object "chi_to_channel_111_113_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(671): object "chi_to_channel_111_or_cond5_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(673): object "chi_to_channel_114_115_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(677): object "chi_to_channel__loopexit_116_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(679): object "chi_to_channel__loopexit_117_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(685): object "chi_to_channel_120_121_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(687): object "chi_to_channel_120_122_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(689): object "chi_to_channel_123_124_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(693): object "chi_to_channel__preheader13_125_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(695): object "chi_to_channel_126_scevgep40_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(697): object "chi_to_channel_126_127_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(699): object "chi_to_channel_126_128_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(701): object "chi_to_channel_126_129_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(703): object "chi_to_channel_130_phitmp_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(705): object "chi_to_channel__critedge4_131_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(707): object "chi_to_channel_132_133_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(709): object "chi_to_channel_132_134_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(711): object "chi_to_channel_132_135_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(713): object "chi_to_channel_132_136_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(715): object "chi_to_channel_137_138_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(719): object "chi_to_channel_137_140_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(721): object "chi_to_channel_143_144_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.v(723): object "chi_to_channel_147_148_reg" assigned a value but never read
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:_str|ram" is uninferred due to inappropriate RAM size
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 227 registers lost all their fanouts during netlist optimizations. The first 227 are displayed below.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_tmp19_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_tmp19_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_tmp20_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_102_i_5_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_73_ofs_0_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~106" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~107" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~108" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~109" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~110" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~111" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state~112" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_104_106_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_104_106_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_104_106_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_104_106_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_104_106_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_62_64_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_6_8_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_6_8_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_6_8_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_6_8_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_6_8_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_ch_17_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_74_ch_0_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_90_ch_2_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel___crit_edge_ch_1_lcssa_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__lr_ph_tmp18_reg[31]" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/legup/legup_repo/examples/extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main/lab/part_a/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 1035 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 948 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 348 megabytes
    Info: Processing ended: Thu Mar 12 00:03:08 2020
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:02:09
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 00:03:12 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "top"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (332104): Reading SDC File: 'extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc'
Warning (332174): Ignored filter at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Thu Mar 12 00:03:54 2020
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:41
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 00:04:00 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info: *******************************************************************
Info: Running Quartus II 32-bit Assembler
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 00:04:03 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (332104): Reading SDC File: 'extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc'
Warning (332174): Ignored filter at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.linuxdriversisdnhardwareeiconmessage.c_chi_to_channel_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.583     -1042.605 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -511.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.583
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.583 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_34_i_1_reg[14]
    Info (332115): To Node      : top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB__critedge1_28
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.670      2.670  R        clock network delay
    Info (332115):      2.920      0.250     uTco  top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel_34_i_1_reg[14]
    Info (332115):      2.920      0.000 FF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel_34_i_1_reg[14]|regout
    Info (332115):      3.246      0.326 FF    IC  top_inst|main_inst|chi_to_channel_inst|Equal18~6|dataa
    Info (332115):      3.644      0.398 FR  CELL  top_inst|main_inst|chi_to_channel_inst|Equal18~6|combout
    Info (332115):      4.572      0.928 RR    IC  top_inst|main_inst|chi_to_channel_inst|Equal18~8|datab
    Info (332115):      4.965      0.393 RR  CELL  top_inst|main_inst|chi_to_channel_inst|Equal18~8|combout
    Info (332115):      5.237      0.272 RR    IC  top_inst|main_inst|chi_to_channel_inst|Equal18~10|dataa
    Info (332115):      5.643      0.406 RR  CELL  top_inst|main_inst|chi_to_channel_inst|Equal18~10|combout
    Info (332115):      6.376      0.733 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~242|datad
    Info (332115):      6.526      0.150 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~242|combout
    Info (332115):      6.789      0.263 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~248|datac
    Info (332115):      7.064      0.275 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~248|combout
    Info (332115):      7.318      0.254 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~253|datac
    Info (332115):      7.593      0.275 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~253|combout
    Info (332115):      7.854      0.261 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~254|datad
    Info (332115):      8.004      0.150 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~254|combout
    Info (332115):      8.807      0.803 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~337|datab
    Info (332115):      9.226      0.419 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~337|combout
    Info (332115):      9.226      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB__critedge1_28|datain
    Info (332115):      9.310      0.084 RR  CELL  top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB__critedge1_28
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.691      2.691  R        clock network delay
    Info (332115):      3.727      0.036     uTsu  top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB__critedge1_28
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.310
    Info (332115): Data Required Time :     3.727
    Info (332115): Slack              :    -5.583 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.654      2.654  R        clock network delay
    Info (332115):      2.904      0.250     uTco  y_Q.s_EXE
    Info (332115):      2.904      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      2.904      0.000 RR    IC  Selector0~0|datac
    Info (332115):      3.227      0.323 RR  CELL  Selector0~0|combout
    Info (332115):      3.227      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      3.311      0.084 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.654      2.654  R        clock network delay
    Info (332115):      2.920      0.266      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.311
    Info (332115): Data Required Time :     2.920
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.380
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.032      -245.486 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -511.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (115031): Writing out detailed assembly data for power analysis
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.032
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.032 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__preheader12_14_reg[0]
    Info (332115): To Node      : top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB_16_14
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.642      1.642  R        clock network delay
    Info (332115):      1.783      0.141     uTco  top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|chi_to_channel__preheader12_14_reg[0]
    Info (332115):      1.783      0.000 RR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_14_reg[0]|regout
    Info (332115):      2.017      0.234 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[0]~0|datab
    Info (332115):      2.160      0.143 RR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[0]~0|cout
    Info (332115):      2.160      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[1]~2|cin
    Info (332115):      2.195      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[1]~2|cout
    Info (332115):      2.195      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[2]~4|cin
    Info (332115):      2.230      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[2]~4|cout
    Info (332115):      2.230      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[3]~6|cin
    Info (332115):      2.265      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[3]~6|cout
    Info (332115):      2.265      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[4]~8|cin
    Info (332115):      2.300      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[4]~8|cout
    Info (332115):      2.300      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[5]~10|cin
    Info (332115):      2.335      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[5]~10|cout
    Info (332115):      2.335      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[6]~12|cin
    Info (332115):      2.370      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[6]~12|cout
    Info (332115):      2.370      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[7]~14|cin
    Info (332115):      2.464      0.094 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[7]~14|cout
    Info (332115):      2.464      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[8]~16|cin
    Info (332115):      2.499      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[8]~16|cout
    Info (332115):      2.499      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[9]~18|cin
    Info (332115):      2.534      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[9]~18|cout
    Info (332115):      2.534      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[10]~20|cin
    Info (332115):      2.569      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[10]~20|cout
    Info (332115):      2.569      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[11]~22|cin
    Info (332115):      2.604      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[11]~22|cout
    Info (332115):      2.604      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[12]~24|cin
    Info (332115):      2.639      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[12]~24|cout
    Info (332115):      2.639      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[13]~26|cin
    Info (332115):      2.674      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[13]~26|cout
    Info (332115):      2.674      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[14]~28|cin
    Info (332115):      2.709      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[14]~28|cout
    Info (332115):      2.709      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[15]~30|cin
    Info (332115):      2.796      0.087 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[15]~30|cout
    Info (332115):      2.796      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[16]~32|cin
    Info (332115):      2.831      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[16]~32|cout
    Info (332115):      2.831      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[17]~34|cin
    Info (332115):      2.866      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[17]~34|cout
    Info (332115):      2.866      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[18]~36|cin
    Info (332115):      2.901      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[18]~36|cout
    Info (332115):      2.901      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[19]~38|cin
    Info (332115):      2.936      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[19]~38|cout
    Info (332115):      2.936      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[20]~40|cin
    Info (332115):      2.971      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[20]~40|cout
    Info (332115):      2.971      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[21]~42|cin
    Info (332115):      3.006      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[21]~42|cout
    Info (332115):      3.006      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[22]~44|cin
    Info (332115):      3.041      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[22]~44|cout
    Info (332115):      3.041      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[23]~46|cin
    Info (332115):      3.135      0.094 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[23]~46|cout
    Info (332115):      3.135      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[24]~48|cin
    Info (332115):      3.170      0.035 FR  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[24]~48|cout
    Info (332115):      3.170      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[25]~50|cin
    Info (332115):      3.205      0.035 RF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[25]~50|cout
    Info (332115):      3.205      0.000 FF    IC  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[26]~52|cin
    Info (332115):      3.375      0.170 FF  CELL  top_inst|main_inst|chi_to_channel_inst|chi_to_channel__preheader12_i_0[26]~52|combout
    Info (332115):      3.718      0.343 FF    IC  top_inst|main_inst|chi_to_channel_inst|LessThan0~21|dataa
    Info (332115):      3.905      0.187 FR  CELL  top_inst|main_inst|chi_to_channel_inst|LessThan0~21|combout
    Info (332115):      4.224      0.319 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~362|datad
    Info (332115):      4.283      0.059 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~362|combout
    Info (332115):      4.606      0.323 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state~363|datad
    Info (332115):      4.665      0.059 RR  CELL  top_inst|main_inst|chi_to_channel_inst|cur_state~363|combout
    Info (332115):      4.665      0.000 RR    IC  top_inst|main_inst|chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB_16_14|datain
    Info (332115):      4.707      0.042 RR  CELL  top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB_16_14
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.643      1.643  R        clock network delay
    Info (332115):      2.675      0.032     uTsu  top:top_inst|main:main_inst|chi_to_channel:chi_to_channel_inst|cur_state.LEGUP_F_chi_to_channel_BB_16_14
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.707
    Info (332115): Data Required Time :     2.675
    Info (332115): Slack              :    -2.032 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.634      1.634  R        clock network delay
    Info (332115):      1.775      0.141     uTco  y_Q.s_EXE
    Info (332115):      1.775      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      1.775      0.000 RR    IC  Selector0~0|datac
    Info (332115):      1.959      0.184 RR  CELL  Selector0~0|combout
    Info (332115):      1.959      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      2.001      0.042 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.634      1.634  R        clock network delay
    Info (332115):      1.786      0.152      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.001
    Info (332115): Data Required Time :     1.786
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.380
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (115030): Assembler is generating device programming files
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 309 megabytes
    Info: Processing ended: Thu Mar 12 00:04:23 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:11
Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 355 megabytes
    Info: Processing ended: Thu Mar 12 00:04:27 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:12
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info (293000): Quartus II Full Compilation was successful. 0 errors, 554 warnings
Info (23030): Evaluation of Tcl script /home/legup/altera/11.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 554 warnings
    Info: Peak virtual memory: 111 megabytes
    Info: Processing ended: Thu Mar 12 00:04:28 2020
    Info: Elapsed time: 00:03:39
    Info: Total CPU time (on all processors): 00:03:33
