# TCL File Generated by Component Editor 18.1
# Sun Aug 03 15:30:02 PDT 2025
# DO NOT MODIFY


# 
# doom_driver "Doom_Driver" v1.0
#  2025.08.03.15:30:02
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module doom_driver
# 
set_module_property DESCRIPTION ""
set_module_property NAME doom_driver
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Doom_Driver
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL doom_fpga
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file main.sv SYSTEM_VERILOG PATH ../../doom/main.sv
add_fileset_file doom_consts.svh OTHER PATH ../../doom/doom_consts.svh
add_fileset_file palette_handler.sv SYSTEM_VERILOG PATH ../../doom/palette_handler.sv
add_fileset_file patch_handler.sv SYSTEM_VERILOG PATH ../../doom/patch_handler.sv
add_fileset_file selfcheck.sv SYSTEM_VERILOG PATH ../../doom/selfcheck.sv
add_fileset_file update_handler.sv SYSTEM_VERILOG PATH ../../doom/update_handler.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point hps
# 
add_interface hps avalon end
set_interface_property hps addressUnits WORDS
set_interface_property hps associatedClock clock
set_interface_property hps associatedReset reset
set_interface_property hps bitsPerSymbol 8
set_interface_property hps burstOnBurstBoundariesOnly false
set_interface_property hps burstcountUnits WORDS
set_interface_property hps explicitAddressSpan 0
set_interface_property hps holdTime 0
set_interface_property hps linewrapBursts false
set_interface_property hps maximumPendingReadTransactions 0
set_interface_property hps maximumPendingWriteTransactions 0
set_interface_property hps readLatency 0
set_interface_property hps readWaitTime 1
set_interface_property hps setupTime 0
set_interface_property hps timingUnits Cycles
set_interface_property hps writeWaitTime 0
set_interface_property hps ENABLED true
set_interface_property hps EXPORT_OF ""
set_interface_property hps PORT_NAME_MAP ""
set_interface_property hps CMSIS_SVD_VARIABLES ""
set_interface_property hps SVD_ADDRESS_GROUP ""

add_interface_port hps hps_address address Input 8
add_interface_port hps hps_read read Input 1
add_interface_port hps hps_waitrequest waitrequest Output 1
add_interface_port hps hps_readdata readdata Output 32
add_interface_port hps hps_write write Input 1
add_interface_port hps hps_writedata writedata Input 32
set_interface_assignment hps embeddedsw.configuration.isFlash 0
set_interface_assignment hps embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment hps embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment hps embeddedsw.configuration.isPrintableDevice 0


# 
# connection point vga
# 
add_interface vga avalon start
set_interface_property vga addressUnits SYMBOLS
set_interface_property vga associatedClock clock
set_interface_property vga associatedReset reset
set_interface_property vga bitsPerSymbol 8
set_interface_property vga burstOnBurstBoundariesOnly false
set_interface_property vga burstcountUnits WORDS
set_interface_property vga doStreamReads false
set_interface_property vga doStreamWrites false
set_interface_property vga holdTime 0
set_interface_property vga linewrapBursts false
set_interface_property vga maximumPendingReadTransactions 0
set_interface_property vga maximumPendingWriteTransactions 0
set_interface_property vga readLatency 0
set_interface_property vga readWaitTime 1
set_interface_property vga setupTime 0
set_interface_property vga timingUnits Cycles
set_interface_property vga writeWaitTime 0
set_interface_property vga ENABLED true
set_interface_property vga EXPORT_OF ""
set_interface_property vga PORT_NAME_MAP ""
set_interface_property vga CMSIS_SVD_VARIABLES ""
set_interface_property vga SVD_ADDRESS_GROUP ""

add_interface_port vga vga_address address Output 32
add_interface_port vga vga_read read Output 1
add_interface_port vga vga_readdata readdata Input 16
add_interface_port vga vga_waitrequest waitrequest Input 1
add_interface_port vga vga_write write Output 1
add_interface_port vga vga_writedata writedata Output 16


# 
# connection point mem
# 
add_interface mem avalon start
set_interface_property mem addressUnits SYMBOLS
set_interface_property mem associatedClock clock
set_interface_property mem associatedReset reset
set_interface_property mem bitsPerSymbol 8
set_interface_property mem burstOnBurstBoundariesOnly false
set_interface_property mem burstcountUnits WORDS
set_interface_property mem doStreamReads false
set_interface_property mem doStreamWrites false
set_interface_property mem holdTime 0
set_interface_property mem linewrapBursts false
set_interface_property mem maximumPendingReadTransactions 0
set_interface_property mem maximumPendingWriteTransactions 0
set_interface_property mem readLatency 0
set_interface_property mem readWaitTime 1
set_interface_property mem setupTime 0
set_interface_property mem timingUnits Cycles
set_interface_property mem writeWaitTime 0
set_interface_property mem ENABLED true
set_interface_property mem EXPORT_OF ""
set_interface_property mem PORT_NAME_MAP ""
set_interface_property mem CMSIS_SVD_VARIABLES ""
set_interface_property mem SVD_ADDRESS_GROUP ""

add_interface_port mem mem_address address Output 32
add_interface_port mem mem_read read Output 1
add_interface_port mem mem_waitrequest waitrequest Input 1
add_interface_port mem mem_readdata readdata Input 8
add_interface_port mem mem_write write Output 1
add_interface_port mem mem_writedata writedata Output 8


# 
# connection point debug_seg
# 
add_interface debug_seg conduit end
set_interface_property debug_seg associatedClock clock
set_interface_property debug_seg associatedReset ""
set_interface_property debug_seg ENABLED true
set_interface_property debug_seg EXPORT_OF ""
set_interface_property debug_seg PORT_NAME_MAP ""
set_interface_property debug_seg CMSIS_SVD_VARIABLES ""
set_interface_property debug_seg SVD_ADDRESS_GROUP ""

add_interface_port debug_seg debug_seg_export conduit Output 42


# 
# connection point debug_light
# 
add_interface debug_light conduit end
set_interface_property debug_light associatedClock clock
set_interface_property debug_light associatedReset ""
set_interface_property debug_light ENABLED true
set_interface_property debug_light EXPORT_OF ""
set_interface_property debug_light PORT_NAME_MAP ""
set_interface_property debug_light CMSIS_SVD_VARIABLES ""
set_interface_property debug_light SVD_ADDRESS_GROUP ""

add_interface_port debug_light debug_light_export conduit Output 10


# 
# connection point debug_rst
# 
add_interface debug_rst conduit end
set_interface_property debug_rst associatedClock clock
set_interface_property debug_rst associatedReset ""
set_interface_property debug_rst ENABLED true
set_interface_property debug_rst EXPORT_OF ""
set_interface_property debug_rst PORT_NAME_MAP ""
set_interface_property debug_rst CMSIS_SVD_VARIABLES ""
set_interface_property debug_rst SVD_ADDRESS_GROUP ""

add_interface_port debug_rst dbg_rst_n reset Input 1

