

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Fri Jun 22 22:09:56 2018

* Version:        2017.4_AR70530_AR70530 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cvt_colour
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  942481|  942481|  942481|  942481|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  942480|  942480|      1309|          -|          -|   720|    no    |
        | + loop_width  |    1306|    1306|        28|          1|          1|  1280|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	31  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	3  / true
31 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]

 <State 2> : 2.70ns
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %._crit_edge3 ], [ %i_V, %3 ]"
ST_2 : Operation 37 [1/1] (1.77ns)   --->   "%exitcond4_i = icmp eq i10 %t_V, -304" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"
ST_2 : Operation 39 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %"arithm_pro<kernel_addWeighted, 720, 1280, 0, 0, 0, double, double, double>.exit", label %1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:855]

 <State 3> : 1.98ns
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%t_V_4 = phi i11 [ 0, %1 ], [ %j_V, %.critedge.i ]"
ST_3 : Operation 46 [1/1] (1.88ns)   --->   "%exitcond_i = icmp eq i11 %t_V_4, -768" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"
ST_3 : Operation 48 [1/1] (1.97ns)   --->   "%j_V = add i11 %t_V_4, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %.critedge.i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]

 <State 4> : 3.63ns
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_4 : Operation 52 [1/1] (3.63ns)   --->   "%tmp_106 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_V)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_6_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_4 : Operation 56 [1/1] (3.63ns)   --->   "%tmp_107 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_V)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_7_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]

 <State 5> : 6.28ns
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i_105 = zext i8 %tmp_106 to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_5 : Operation 59 [6/6] (6.28ns)   --->   "%tmp_39_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_40_i = zext i8 %tmp_107 to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_5 : Operation 61 [6/6] (6.28ns)   --->   "%tmp_41_i = sitofp i32 %tmp_40_i to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.28ns
ST_6 : Operation 62 [5/6] (6.28ns)   --->   "%tmp_39_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 63 [5/6] (6.28ns)   --->   "%tmp_41_i = sitofp i32 %tmp_40_i to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.28ns
ST_7 : Operation 64 [4/6] (6.28ns)   --->   "%tmp_39_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 65 [4/6] (6.28ns)   --->   "%tmp_41_i = sitofp i32 %tmp_40_i to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.28ns
ST_8 : Operation 66 [3/6] (6.28ns)   --->   "%tmp_39_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 67 [3/6] (6.28ns)   --->   "%tmp_41_i = sitofp i32 %tmp_40_i to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.28ns
ST_9 : Operation 68 [2/6] (6.28ns)   --->   "%tmp_39_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 69 [2/6] (6.28ns)   --->   "%tmp_41_i = sitofp i32 %tmp_40_i to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 6.28ns
ST_10 : Operation 70 [1/6] (6.28ns)   --->   "%tmp_39_i = sitofp i32 %tmp_i_105 to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 71 [1/6] (6.28ns)   --->   "%tmp_41_i = sitofp i32 %tmp_40_i to double" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 7.79ns
ST_11 : Operation 72 [6/6] (7.78ns)   --->   "%t1 = fmul double %tmp_39_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [6/6] (7.78ns)   --->   "%t2 = fmul double %tmp_41_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.79ns
ST_12 : Operation 74 [5/6] (7.78ns)   --->   "%t1 = fmul double %tmp_39_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [5/6] (7.78ns)   --->   "%t2 = fmul double %tmp_41_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.79ns
ST_13 : Operation 76 [4/6] (7.78ns)   --->   "%t1 = fmul double %tmp_39_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [4/6] (7.78ns)   --->   "%t2 = fmul double %tmp_41_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.79ns
ST_14 : Operation 78 [3/6] (7.78ns)   --->   "%t1 = fmul double %tmp_39_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [3/6] (7.78ns)   --->   "%t2 = fmul double %tmp_41_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.79ns
ST_15 : Operation 80 [2/6] (7.78ns)   --->   "%t1 = fmul double %tmp_39_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [2/6] (7.78ns)   --->   "%t2 = fmul double %tmp_41_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.79ns
ST_16 : Operation 82 [1/6] (7.78ns)   --->   "%t1 = fmul double %tmp_39_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:277->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/6] (7.78ns)   --->   "%t2 = fmul double %tmp_41_i, 5.000000e-01" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:279->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.23ns
ST_17 : Operation 84 [5/5] (8.23ns)   --->   "%tmp_42_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.23ns
ST_18 : Operation 85 [4/5] (8.23ns)   --->   "%tmp_42_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.23ns
ST_19 : Operation 86 [3/5] (8.23ns)   --->   "%tmp_42_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.23ns
ST_20 : Operation 87 [2/5] (8.23ns)   --->   "%tmp_42_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 8.23ns
ST_21 : Operation 88 [1/5] (8.23ns)   --->   "%tmp_42_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.23ns
ST_22 : Operation 89 [5/5] (8.23ns)   --->   "%sum = fadd double %tmp_42_i, 0.000000e+00" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.23ns
ST_23 : Operation 90 [4/5] (8.23ns)   --->   "%sum = fadd double %tmp_42_i, 0.000000e+00" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 8.23ns
ST_24 : Operation 91 [3/5] (8.23ns)   --->   "%sum = fadd double %tmp_42_i, 0.000000e+00" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 8.23ns
ST_25 : Operation 92 [2/5] (8.23ns)   --->   "%sum = fadd double %tmp_42_i, 0.000000e+00" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 8.23ns
ST_26 : Operation 93 [1/5] (8.23ns)   --->   "%sum = fadd double %tmp_42_i, 0.000000e+00" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:281->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.02ns
ST_27 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_11 = bitcast double %sum to i64" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/include/internal/hls_basic_math.h:144->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:169->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 95 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_11, i32 52, i32 62) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:477->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/include/internal/hls_basic_math.h:144->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:169->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 96 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_11 to i52" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:478->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/include/internal/hls_basic_math.h:144->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:169->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 97 [1/1] (1.88ns)   --->   "%tmp_i_i_i = icmp eq i11 %loc_V, -1" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/include/internal/hls_basic_math.h:145->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:169->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 98 [1/1] (2.89ns)   --->   "%tmp_i_i_i_106 = icmp ne i52 %loc_V_1, 0" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/include/internal/hls_basic_math.h:145->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:169->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %p_Val2_11 to i63" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 100 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_11, i32 63)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_8_i1 = zext i11 %loc_V to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_1_i to i54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 104 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 105 [1/1] (2.78ns)   --->   "%tmp_2_i = icmp eq i63 %tmp, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 106 [1/1] (1.99ns)   --->   "%F2 = sub i12 1075, %tmp_8_i1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 107 [1/1] (1.99ns)   --->   "%tmp_4_i = icmp sgt i12 %F2, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 108 [1/1] (1.99ns)   --->   "%tmp_5_i2 = sub i12 0, %F2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 109 [1/1] (1.37ns)   --->   "%F2_2 = select i1 %tmp_4_i, i12 %F2, i12 %tmp_5_i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 110 [1/1] (1.88ns)   --->   "%tmp_6_i3 = icmp eq i11 %loc_V, -973" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_97 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_27 : Operation 112 [1/1] (1.66ns)   --->   "%icmp = icmp eq i9 %tmp_97, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 8.60ns
ST_28 : Operation 113 [1/1] (1.37ns)   --->   "%p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%F2_2_cast_i = sext i12 %F2_2 to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i54 %p_Val2_s to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 116 [1/1] (1.99ns)   --->   "%tmp_i5 = icmp ult i12 %F2_2, 54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_10_i = zext i32 %F2_2_cast_i to i54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_11_i = ashr i54 %p_Val2_s, %tmp_10_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_98 = trunc i54 %tmp_11_i to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_0_i_i6_i = select i1 %isneg, i8 -1, i8 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 121 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %tmp_i5, i8 %tmp_98, i8 %p_Val2_0_i_i6_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 122 [1/1] (1.99ns)   --->   "%tmp_14_i = icmp sgt i12 %F2, 54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 123 [1/1] (1.99ns)   --->   "%tmp_15_i = add i12 -1, %F2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_20_cast_i = zext i12 %tmp_15_i to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_20_cast_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%qb = select i1 %tmp_14_i, i1 %isneg, i1 %tmp_99" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_12, i32 7)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_16_i = zext i1 %qb to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 129 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_13 = add i8 %tmp_16_i, %p_Val2_12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = xor i1 %tmp_6_i3, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 131 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp2_i = and i1 %tmp_4_i, %sel_tmp1_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (0.93ns)   --->   "%sel_tmp3_i = and i1 %sel_tmp2_i, %tmp_100" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 133 [1/1] (1.99ns)   --->   "%pos1 = add i12 8, %F2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%pos1_cast_i = sext i12 %pos1 to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 135 [1/1] (1.99ns)   --->   "%pos2 = add i12 9, %F2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%pos2_cast_i = sext i12 %pos2 to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 137 [1/1] (1.99ns)   --->   "%tmp_18_i = icmp slt i12 %pos1, 54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 139 [1/1] (0.93ns)   --->   "%rev = xor i1 %tmp_103, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_20_i = zext i32 %pos1_cast_i to i54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_21_i = ashr i54 %p_Val2_s, %tmp_20_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %tmp_21_i to i1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp7 = and i1 %lD, %rev" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (4.61ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %tmp7, %tmp_18_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 146 [1/1] (1.99ns)   --->   "%tmp_23_i = icmp slt i12 %pos2, 54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_24_i = zext i32 %pos2_cast_i to i54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_28 : Operation 148 [1/1] (4.61ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %tmp_24_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 149 [1/1] (1.99ns)   --->   "%tmp_27_i = icmp eq i12 %pos2, 54" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 150 [1/1] (2.87ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%tmp_23_i_not = xor i1 %tmp_23_i, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%sel_tmp33_i = or i1 %tmp_103, %tmp_23_i_not" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp34_i = and i1 %tmp_27_i, %sel_tmp33_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 8.53ns
ST_29 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_95 = trunc i12 %F2_2 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_29 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_13_i = shl i8 %tmp_96, %tmp_95" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_13, i32 7)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_29 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_17_i = xor i1 %tmp_101, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%sel_tmp_i = select i1 %tmp_6_i3, i8 %tmp_96, i8 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 159 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_13, i8 %sel_tmp_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp7_i = xor i1 %tmp_100, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 162 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_13, i8 %sel_tmp4_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 163 [1/1] (0.93ns)   --->   "%sel_tmp12_demorgan_i = or i1 %tmp_6_i3, %tmp_4_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sel_tmp13_i = and i1 %icmp, %sel_tmp12_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 166 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %sel_tmp13_i, i8 %tmp_13_i, i8 %sel_tmp9_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_9_not_i = xor i1 %icmp, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_9_not_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp6 = and i1 %not_sel_tmp28_i, %tmp_17_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 170 [1/1] (0.93ns) (out node of the LUT)   --->   "%carry_1_i_i = and i1 %tmp6, %sel_tmp3_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_14, i32 7)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_29 : Operation 172 [1/1] (0.93ns)   --->   "%rev4 = xor i1 %tmp_105, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%or_cond115_i_i = and i1 %tmp_23_i, %rev4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %tmp_24_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (4.42ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1_i_s = select i1 %or_cond115_i_i, i1 %Range2_all_ones, i1 %rev4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.93ns)   --->   "%or_cond117_i_i = and i1 %tmp_23_i, %rev" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (1.37ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_1_i_s, %Range1_all_ones_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [1/1] (2.87ns)   --->   "%tmp_25_i = icmp eq i54 %Range2_V_1, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.93ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%p_122_i_i = and i1 %tmp_25_i, %Range1_all_zeros" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39_i)   --->   "%p_119_i_i = or i1 %Range1_all_zeros_1, %rev" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_2_i_s)   --->   "%sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (1.37ns) (out node of the LUT)   --->   "%Range1_all_ones_2_i_s = select i1 %or_cond117_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 185 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_119_i_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%Range1_all_zeros_2_i = select i1 %or_cond117_i_i, i1 %p_122_i_i, i1 %sel_tmp39_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (1.37ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_s, i1 %Range1_all_zeros_2_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%Range1_all_ones_2_i = and i1 %carry_1_i_i, %Range1_all_ones_2_i_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_28_i = xor i1 %Range1_all_ones_2_i, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.93ns)   --->   "%sel_tmp41_i = xor i1 %tmp_18_i, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%tmp8 = and i1 %newsignbit, %sel_tmp41_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp46_i = and i1 %tmp8, %isneg" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%sel_tmp47_i = and i1 %tmp_18_i, %isneg" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (1.37ns) (out node of the LUT)   --->   "%underflow = select i1 %sel_tmp47_i, i1 %tmp_28_i, i1 %sel_tmp46_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 30> : 7.30ns
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 199 [1/1] (0.93ns)   --->   "%tmp_demorgan_i = and i1 %tmp_i_i_i, %tmp_i_i_i_106" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node p_121_demorgan_i_i)   --->   "%tmp9 = or i1 %isneg, %sel_tmp41_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_121_demorgan_i_i = or i1 %tmp9, %deleted_zeros" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/1] (0.93ns)   --->   "%underflow_not_i = xor i1 %underflow, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%brmerge_i_i_not_i = and i1 %p_121_demorgan_i_i, %underflow_not_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%p_121_demorgan_i_not_s = xor i1 %p_121_demorgan_i_i, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%brmerge_i = or i1 %underflow_not_i, %p_121_demorgan_i_not_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%p_Val2_12_0_i_mux_i = select i1 %brmerge_i_i_not_i, i8 %p_Val2_14, i8 -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i_demorgan = and i1 %tmp_i_i_i, %tmp_i_i_i_106" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp51_i = and i1 %tmp_2_i, %sel_tmp50_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_s = or i1 %sel_tmp51_i, %tmp_demorgan_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_40 = or i1 %tmp_s, %underflow" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 212 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp52_i = select i1 %tmp_40, i8 0, i8 %p_Val2_14" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_2_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_25 = select i1 %sel_tmp56_i, i8 %p_Val2_12_0_i_mux_i, i8 %sel_tmp52_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:283->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:362->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 219 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_25)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_8_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_5_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:365->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:356->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]

 <State 31> : 0.00ns
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:366->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]
ST_31 : Operation 224 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:854]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_32            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_33            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_34            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_35            (br               ) [ 01111111111111111111111111111111]
t_V                    (phi              ) [ 00100000000000000000000000000000]
exitcond4_i            (icmp             ) [ 00111111111111111111111111111111]
StgValue_38            (speclooptripcount) [ 00000000000000000000000000000000]
i_V                    (add              ) [ 01111111111111111111111111111111]
StgValue_40            (br               ) [ 00000000000000000000000000000000]
StgValue_41            (specloopname     ) [ 00000000000000000000000000000000]
tmp_i                  (specregionbegin  ) [ 00011111111111111111111111111111]
StgValue_43            (br               ) [ 00111111111111111111111111111111]
StgValue_44            (ret              ) [ 00000000000000000000000000000000]
t_V_4                  (phi              ) [ 00010000000000000000000000000000]
exitcond_i             (icmp             ) [ 00111111111111111111111111111111]
StgValue_47            (speclooptripcount) [ 00000000000000000000000000000000]
j_V                    (add              ) [ 00111111111111111111111111111111]
StgValue_49            (br               ) [ 00000000000000000000000000000000]
tmp_6_i                (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_51            (specprotocol     ) [ 00000000000000000000000000000000]
tmp_106                (read             ) [ 00010100000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000000000]
tmp_7_i                (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_55            (specprotocol     ) [ 00000000000000000000000000000000]
tmp_107                (read             ) [ 00010100000000000000000000000000]
empty_104              (specregionend    ) [ 00000000000000000000000000000000]
tmp_i_105              (zext             ) [ 00010011111000000000000000000000]
tmp_40_i               (zext             ) [ 00010011111000000000000000000000]
tmp_39_i               (sitodp           ) [ 00010000000111111000000000000000]
tmp_41_i               (sitodp           ) [ 00010000000111111000000000000000]
t1                     (dmul             ) [ 00010000000000000111110000000000]
t2                     (dmul             ) [ 00010000000000000111110000000000]
tmp_42_i               (dadd             ) [ 00010000000000000000001111100000]
sum                    (dadd             ) [ 00010000000000000000000000010000]
p_Val2_11              (bitcast          ) [ 00000000000000000000000000000000]
loc_V                  (partselect       ) [ 00000000000000000000000000000000]
loc_V_1                (trunc            ) [ 00000000000000000000000000000000]
tmp_i_i_i              (icmp             ) [ 00010000000000000000000000001110]
tmp_i_i_i_106          (icmp             ) [ 00010000000000000000000000001110]
tmp                    (trunc            ) [ 00000000000000000000000000000000]
isneg                  (bitselect        ) [ 00010000000000000000000000001110]
tmp_8_i1               (zext             ) [ 00000000000000000000000000000000]
tmp_1_i                (bitconcatenate   ) [ 00000000000000000000000000000000]
p_Result_s             (zext             ) [ 00010000000000000000000000001000]
man_V_1                (sub              ) [ 00010000000000000000000000001000]
tmp_2_i                (icmp             ) [ 00010000000000000000000000001110]
F2                     (sub              ) [ 00010000000000000000000000001000]
tmp_4_i                (icmp             ) [ 00010000000000000000000000001100]
tmp_5_i2               (sub              ) [ 00000000000000000000000000000000]
F2_2                   (select           ) [ 00010000000000000000000000001100]
tmp_6_i3               (icmp             ) [ 00010000000000000000000000001100]
tmp_97                 (partselect       ) [ 00000000000000000000000000000000]
icmp                   (icmp             ) [ 00010000000000000000000000001100]
p_Val2_s               (select           ) [ 00000000000000000000000000000000]
F2_2_cast_i            (sext             ) [ 00000000000000000000000000000000]
tmp_96                 (trunc            ) [ 00010000000000000000000000000100]
tmp_i5                 (icmp             ) [ 00000000000000000000000000000000]
tmp_10_i               (zext             ) [ 00000000000000000000000000000000]
tmp_11_i               (ashr             ) [ 00000000000000000000000000000000]
tmp_98                 (trunc            ) [ 00000000000000000000000000000000]
p_Val2_0_i_i6_i        (select           ) [ 00000000000000000000000000000000]
p_Val2_12              (select           ) [ 00000000000000000000000000000000]
tmp_14_i               (icmp             ) [ 00000000000000000000000000000000]
tmp_15_i               (add              ) [ 00000000000000000000000000000000]
tmp_20_cast_i          (zext             ) [ 00000000000000000000000000000000]
tmp_99                 (bitselect        ) [ 00000000000000000000000000000000]
qb                     (select           ) [ 00000000000000000000000000000000]
tmp_100                (bitselect        ) [ 00010000000000000000000000000100]
tmp_16_i               (zext             ) [ 00000000000000000000000000000000]
p_Val2_13              (add              ) [ 00010000000000000000000000000100]
sel_tmp1_i             (xor              ) [ 00000000000000000000000000000000]
sel_tmp2_i             (and              ) [ 00010000000000000000000000000100]
sel_tmp3_i             (and              ) [ 00010000000000000000000000000100]
pos1                   (add              ) [ 00000000000000000000000000000000]
pos1_cast_i            (sext             ) [ 00000000000000000000000000000000]
pos2                   (add              ) [ 00000000000000000000000000000000]
pos2_cast_i            (sext             ) [ 00000000000000000000000000000000]
tmp_18_i               (icmp             ) [ 00010000000000000000000000000100]
tmp_103                (bitselect        ) [ 00000000000000000000000000000000]
rev                    (xor              ) [ 00010000000000000000000000000100]
tmp_20_i               (zext             ) [ 00000000000000000000000000000000]
tmp_21_i               (ashr             ) [ 00000000000000000000000000000000]
lD                     (trunc            ) [ 00000000000000000000000000000000]
tmp7                   (and              ) [ 00000000000000000000000000000000]
Range1_all_ones_1      (and              ) [ 00010000000000000000000000000100]
tmp_105                (bitselect        ) [ 00010000000000000000000000000100]
tmp_23_i               (icmp             ) [ 00010000000000000000000000000100]
tmp_24_i               (zext             ) [ 00010000000000000000000000000100]
Range2_V_1             (lshr             ) [ 00010000000000000000000000000100]
tmp_27_i               (icmp             ) [ 00000000000000000000000000000000]
Range1_all_zeros_1     (icmp             ) [ 00010000000000000000000000000100]
tmp_23_i_not           (xor              ) [ 00000000000000000000000000000000]
sel_tmp33_i            (or               ) [ 00000000000000000000000000000000]
sel_tmp34_i            (and              ) [ 00010000000000000000000000000100]
tmp_95                 (trunc            ) [ 00000000000000000000000000000000]
tmp_13_i               (shl              ) [ 00000000000000000000000000000000]
tmp_101                (bitselect        ) [ 00000000000000000000000000000000]
tmp_17_i               (xor              ) [ 00000000000000000000000000000000]
sel_tmp_i              (select           ) [ 00000000000000000000000000000000]
sel_tmp4_i             (select           ) [ 00000000000000000000000000000000]
sel_tmp7_i             (xor              ) [ 00000000000000000000000000000000]
sel_tmp8_i             (and              ) [ 00000000000000000000000000000000]
sel_tmp9_i             (select           ) [ 00000000000000000000000000000000]
sel_tmp12_demorgan_i   (or               ) [ 00000000000000000000000000000000]
sel_tmp12_i            (xor              ) [ 00000000000000000000000000000000]
sel_tmp13_i            (and              ) [ 00000000000000000000000000000000]
p_Val2_14              (select           ) [ 00010000000000000000000000000010]
tmp_9_not_i            (xor              ) [ 00000000000000000000000000000000]
not_sel_tmp28_i        (or               ) [ 00000000000000000000000000000000]
tmp6                   (and              ) [ 00000000000000000000000000000000]
carry_1_i_i            (and              ) [ 00000000000000000000000000000000]
newsignbit             (bitselect        ) [ 00000000000000000000000000000000]
rev4                   (xor              ) [ 00000000000000000000000000000000]
or_cond115_i_i         (and              ) [ 00000000000000000000000000000000]
r_V                    (lshr             ) [ 00000000000000000000000000000000]
Range2_all_ones        (icmp             ) [ 00000000000000000000000000000000]
Range2_all_ones_1_i_s  (select           ) [ 00000000000000000000000000000000]
or_cond117_i_i         (and              ) [ 00000000000000000000000000000000]
Range1_all_ones        (and              ) [ 00000000000000000000000000000000]
tmp_25_i               (icmp             ) [ 00000000000000000000000000000000]
Range1_all_zeros       (xor              ) [ 00000000000000000000000000000000]
p_122_i_i              (and              ) [ 00000000000000000000000000000000]
p_119_i_i              (or               ) [ 00000000000000000000000000000000]
sel_tmp35_i            (select           ) [ 00000000000000000000000000000000]
Range1_all_ones_2_i_s  (select           ) [ 00000000000000000000000000000000]
sel_tmp39_i            (select           ) [ 00000000000000000000000000000000]
Range1_all_zeros_2_i   (select           ) [ 00000000000000000000000000000000]
deleted_zeros          (select           ) [ 00010000000000000000000000000010]
Range1_all_ones_2_i    (and              ) [ 00000000000000000000000000000000]
tmp_28_i               (xor              ) [ 00000000000000000000000000000000]
sel_tmp41_i            (xor              ) [ 00010000000000000000000000000010]
tmp8                   (and              ) [ 00000000000000000000000000000000]
sel_tmp46_i            (and              ) [ 00000000000000000000000000000000]
sel_tmp47_i            (and              ) [ 00000000000000000000000000000000]
underflow              (select           ) [ 00010000000000000000000000000010]
StgValue_195           (specloopname     ) [ 00000000000000000000000000000000]
tmp_5_i                (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_197           (specpipeline     ) [ 00000000000000000000000000000000]
StgValue_198           (specloopname     ) [ 00000000000000000000000000000000]
tmp_demorgan_i         (and              ) [ 00000000000000000000000000000000]
tmp9                   (or               ) [ 00000000000000000000000000000000]
p_121_demorgan_i_i     (or               ) [ 00000000000000000000000000000000]
underflow_not_i        (xor              ) [ 00000000000000000000000000000000]
brmerge_i_i_not_i      (and              ) [ 00000000000000000000000000000000]
p_121_demorgan_i_not_s (xor              ) [ 00000000000000000000000000000000]
brmerge_i              (or               ) [ 00000000000000000000000000000000]
p_Val2_12_0_i_mux_i    (select           ) [ 00000000000000000000000000000000]
sel_tmp50_i_demorgan   (and              ) [ 00000000000000000000000000000000]
sel_tmp50_i            (xor              ) [ 00000000000000000000000000000000]
sel_tmp51_i            (and              ) [ 00000000000000000000000000000000]
tmp_s                  (or               ) [ 00000000000000000000000000000000]
tmp_40                 (or               ) [ 00000000000000000000000000000000]
sel_tmp52_i            (select           ) [ 00000000000000000000000000000000]
sel_tmp55_demorgan_i   (or               ) [ 00000000000000000000000000000000]
sel_tmp55_i            (xor              ) [ 00000000000000000000000000000000]
sel_tmp56_i            (and              ) [ 00000000000000000000000000000000]
tmp_25                 (select           ) [ 00000000000000000000000000000000]
tmp_8_i                (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_218           (specprotocol     ) [ 00000000000000000000000000000000]
StgValue_219           (write            ) [ 00000000000000000000000000000000]
empty_107              (specregionend    ) [ 00000000000000000000000000000000]
empty_108              (specregionend    ) [ 00000000000000000000000000000000]
StgValue_222           (br               ) [ 00111111111111111111111111111111]
empty_109              (specregionend    ) [ 00000000000000000000000000000000]
StgValue_224           (br               ) [ 01111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src2_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str507"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str508"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str496"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str497"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str498"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str499"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str500"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str489"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str490"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str491"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str492"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str493"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str494"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_106_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_107_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_219_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_219/30 "/>
</bind>
</comp>

<comp id="179" class="1005" name="t_V_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="1"/>
<pin id="181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="t_V_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="t_V_4_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="1"/>
<pin id="192" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="t_V_4_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_42_i/17 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum/22 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_39_i/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_41_i/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond4_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_i_105_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_105/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_40_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_11/27 "/>
</bind>
</comp>

<comp id="261" class="1004" name="loc_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/27 "/>
</bind>
</comp>

<comp id="271" class="1004" name="loc_V_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/27 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_i_i_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i/27 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_i_i_i_106_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="52" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_106/27 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="291" class="1004" name="isneg_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/27 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_8_i1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i1/27 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="53" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="52" slack="0"/>
<pin id="307" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/27 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="53" slack="0"/>
<pin id="313" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/27 "/>
</bind>
</comp>

<comp id="315" class="1004" name="man_V_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="53" slack="0"/>
<pin id="318" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/27 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_2_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="63" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/27 "/>
</bind>
</comp>

<comp id="327" class="1004" name="F2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/27 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_4_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/27 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_5_i2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5_i2/27 "/>
</bind>
</comp>

<comp id="345" class="1004" name="F2_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="0" index="2" bw="12" slack="0"/>
<pin id="349" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_2/27 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_6_i3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i3/27 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_97_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="0" index="3" bw="5" slack="0"/>
<pin id="364" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/27 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/27 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Val2_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="54" slack="1"/>
<pin id="378" dir="0" index="2" bw="53" slack="1"/>
<pin id="379" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/28 "/>
</bind>
</comp>

<comp id="380" class="1004" name="F2_2_cast_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="F2_2_cast_i/28 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_96_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="54" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_96/28 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_i5_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i5/28 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_10_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_i/28 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_11_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="54" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_11_i/28 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_98_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="54" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/28 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Val2_0_i_i6_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i_i6_i/28 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Val2_12_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/28 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_14_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="1"/>
<pin id="423" dir="0" index="1" bw="7" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/28 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_15_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="1"/>
<pin id="429" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/28 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_20_cast_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast_i/28 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_99_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="54" slack="0"/>
<pin id="438" dir="0" index="2" bw="12" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/28 "/>
</bind>
</comp>

<comp id="443" class="1004" name="qb_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="1"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/28 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_100_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/28 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_16_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/28 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Val2_13_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/28 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sel_tmp1_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1_i/28 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sel_tmp2_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2_i/28 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sel_tmp3_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i/28 "/>
</bind>
</comp>

<comp id="484" class="1004" name="pos1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="12" slack="1"/>
<pin id="487" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/28 "/>
</bind>
</comp>

<comp id="489" class="1004" name="pos1_cast_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos1_cast_i/28 "/>
</bind>
</comp>

<comp id="493" class="1004" name="pos2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="1"/>
<pin id="496" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/28 "/>
</bind>
</comp>

<comp id="498" class="1004" name="pos2_cast_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos2_cast_i/28 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_18_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i/28 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_103_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/28 "/>
</bind>
</comp>

<comp id="516" class="1004" name="rev_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/28 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_20_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="0"/>
<pin id="524" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i/28 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_21_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="54" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_21_i/28 "/>
</bind>
</comp>

<comp id="532" class="1004" name="lD_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="54" slack="0"/>
<pin id="534" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/28 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/28 "/>
</bind>
</comp>

<comp id="542" class="1004" name="Range1_all_ones_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/28 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_105_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="0"/>
<pin id="551" dir="0" index="2" bw="5" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/28 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_23_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i/28 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_24_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="0"/>
<pin id="564" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i/28 "/>
</bind>
</comp>

<comp id="566" class="1004" name="Range2_V_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="54" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/28 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_27_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="0"/>
<pin id="574" dir="0" index="1" bw="7" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/28 "/>
</bind>
</comp>

<comp id="578" class="1004" name="Range1_all_zeros_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="54" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/28 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_23_i_not_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_i_not/28 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sel_tmp33_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp33_i/28 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sel_tmp34_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp34_i/28 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_95_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="2"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_95/29 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_13_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13_i/29 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_101_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="1"/>
<pin id="613" dir="0" index="2" bw="4" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/29 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_17_i_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17_i/29 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sel_tmp_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="2"/>
<pin id="625" dir="0" index="1" bw="8" slack="1"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_i/29 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sel_tmp4_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="8" slack="1"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4_i/29 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sel_tmp7_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/29 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sel_tmp8_i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i/29 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sel_tmp9_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="1"/>
<pin id="648" dir="0" index="2" bw="8" slack="0"/>
<pin id="649" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9_i/29 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sel_tmp12_demorgan_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="2"/>
<pin id="654" dir="0" index="1" bw="1" slack="2"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12_demorgan_i/29 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sel_tmp12_i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp12_i/29 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sel_tmp13_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="2"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13_i/29 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Val2_14_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="0" index="2" bw="8" slack="0"/>
<pin id="671" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_14/29 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_9_not_i_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="2"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_not_i/29 "/>
</bind>
</comp>

<comp id="680" class="1004" name="not_sel_tmp28_i_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp28_i/29 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6/29 "/>
</bind>
</comp>

<comp id="692" class="1004" name="carry_1_i_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="1"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1_i_i/29 "/>
</bind>
</comp>

<comp id="697" class="1004" name="newsignbit_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="0" index="2" bw="4" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/29 "/>
</bind>
</comp>

<comp id="705" class="1004" name="rev4_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/29 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_cond115_i_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond115_i_i/29 "/>
</bind>
</comp>

<comp id="715" class="1004" name="r_V_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="1"/>
<pin id="718" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/29 "/>
</bind>
</comp>

<comp id="720" class="1004" name="Range2_all_ones_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="54" slack="1"/>
<pin id="722" dir="0" index="1" bw="54" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/29 "/>
</bind>
</comp>

<comp id="725" class="1004" name="Range2_all_ones_1_i_s_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range2_all_ones_1_i_s/29 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_cond117_i_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="1"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond117_i_i/29 "/>
</bind>
</comp>

<comp id="737" class="1004" name="Range1_all_ones_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="1"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/29 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_25_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="54" slack="1"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i/29 "/>
</bind>
</comp>

<comp id="747" class="1004" name="Range1_all_zeros_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/29 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_122_i_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_122_i_i/29 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_119_i_i_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="1"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_119_i_i/29 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sel_tmp35_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="1" slack="1"/>
<pin id="765" dir="0" index="2" bw="1" slack="1"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp35_i/29 "/>
</bind>
</comp>

<comp id="767" class="1004" name="Range1_all_ones_2_i_s_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_ones_2_i_s/29 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sel_tmp39_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp39_i/29 "/>
</bind>
</comp>

<comp id="782" class="1004" name="Range1_all_zeros_2_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_zeros_2_i/29 "/>
</bind>
</comp>

<comp id="790" class="1004" name="deleted_zeros_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/29 "/>
</bind>
</comp>

<comp id="798" class="1004" name="Range1_all_ones_2_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_i/29 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_28_i_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_28_i/29 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sel_tmp41_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp41_i/29 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp8_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp8/29 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sel_tmp46_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="2"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46_i/29 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sel_tmp47_i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="0" index="1" bw="1" slack="2"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp47_i/29 "/>
</bind>
</comp>

<comp id="830" class="1004" name="underflow_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="underflow/29 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_demorgan_i_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="3"/>
<pin id="840" dir="0" index="1" bw="1" slack="3"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_demorgan_i/30 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp9_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="3"/>
<pin id="844" dir="0" index="1" bw="1" slack="1"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/30 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_121_demorgan_i_i_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="1"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_121_demorgan_i_i/30 "/>
</bind>
</comp>

<comp id="851" class="1004" name="underflow_not_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not_i/30 "/>
</bind>
</comp>

<comp id="856" class="1004" name="brmerge_i_i_not_i_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not_i/30 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_121_demorgan_i_not_s_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_121_demorgan_i_not_s/30 "/>
</bind>
</comp>

<comp id="868" class="1004" name="brmerge_i_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/30 "/>
</bind>
</comp>

<comp id="874" class="1004" name="p_Val2_12_0_i_mux_i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="1"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_0_i_mux_i/30 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sel_tmp50_i_demorgan_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="3"/>
<pin id="883" dir="0" index="1" bw="1" slack="3"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp50_i_demorgan/30 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sel_tmp50_i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp50_i/30 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sel_tmp51_i_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="3"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp51_i/30 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_s_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_40_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="1"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/30 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sel_tmp52_i_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="0" index="2" bw="8" slack="1"/>
<pin id="911" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp52_i/30 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sel_tmp55_demorgan_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="3"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp55_demorgan_i/30 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sel_tmp55_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp55_i/30 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sel_tmp56_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp56_i/30 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_25_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="0" index="2" bw="8" slack="0"/>
<pin id="935" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/30 "/>
</bind>
</comp>

<comp id="940" class="1005" name="exitcond4_i_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="944" class="1005" name="i_V_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="0"/>
<pin id="946" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="949" class="1005" name="exitcond_i_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="953" class="1005" name="j_V_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="11" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_106_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="1"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_107_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_i_105_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_105 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_40_i_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_i "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_39_i_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="1"/>
<pin id="980" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_41_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="t1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="t2_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="1"/>
<pin id="995" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_42_i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_i "/>
</bind>
</comp>

<comp id="1003" class="1005" name="sum_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_i_i_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="3"/>
<pin id="1010" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_i_i_i_106_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="3"/>
<pin id="1016" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_106 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="isneg_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1030" class="1005" name="p_Result_s_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="54" slack="1"/>
<pin id="1032" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1035" class="1005" name="man_V_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="54" slack="1"/>
<pin id="1037" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_2_i_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="3"/>
<pin id="1042" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="1046" class="1005" name="F2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="12" slack="1"/>
<pin id="1048" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_4_i_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1060" class="1005" name="F2_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="12" slack="1"/>
<pin id="1062" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_6_i3_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i3 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="icmp_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="2"/>
<pin id="1076" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_96_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_100_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="p_Val2_13_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="sel_tmp2_i_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2_i "/>
</bind>
</comp>

<comp id="1103" class="1005" name="sel_tmp3_i_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3_i "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp_18_i_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="1115" class="1005" name="rev_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1122" class="1005" name="Range1_all_ones_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_105_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_23_i_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="1140" class="1005" name="tmp_24_i_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="54" slack="1"/>
<pin id="1142" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="1145" class="1005" name="Range2_V_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="54" slack="1"/>
<pin id="1147" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="Range2_V_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="Range1_all_zeros_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="sel_tmp34_i_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="1"/>
<pin id="1158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp34_i "/>
</bind>
</comp>

<comp id="1162" class="1005" name="p_Val2_14_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="1"/>
<pin id="1164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="deleted_zeros_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deleted_zeros "/>
</bind>
</comp>

<comp id="1173" class="1005" name="sel_tmp41_i_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp41_i "/>
</bind>
</comp>

<comp id="1178" class="1005" name="underflow_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="82" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="158" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="88" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="230"><net_src comp="183" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="183" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="194" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="194" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="94" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="258" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="261" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="96" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="98" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="258" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="100" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="258" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="102" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="261" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="104" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="106" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="271" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="108" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="287" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="110" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="112" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="299" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="114" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="114" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="327" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="327" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="261" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="116" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="118" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="345" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="120" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="122" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="124" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="126" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="380" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="375" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="128" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="130" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="387" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="402" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="406" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="126" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="132" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="134" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="375" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="421" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="435" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="136" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="413" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="138" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="443" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="413" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="106" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="450" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="140" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="142" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="484" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="126" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="144" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="484" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="122" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="106" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="489" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="375" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="516" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="502" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="144" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="493" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="122" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="493" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="126" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="498" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="375" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="493" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="126" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="375" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="108" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="556" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="106" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="508" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="572" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="136" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="138" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="130" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="629" pin=2"/></net>

<net id="639"><net_src comp="106" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="629" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="660"><net_src comp="652" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="106" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="605" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="645" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="106" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="652" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="617" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="702"><net_src comp="136" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="667" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="138" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="106" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="146" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="710" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="705" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="741"><net_src comp="725" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="108" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="106" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="742" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="772"><net_src comp="733" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="737" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="762" pin="3"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="747" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="758" pin="2"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="733" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="752" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="775" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="692" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="767" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="782" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="692" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="767" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="106" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="106" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="697" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="804" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="821" pin="2"/><net_sink comp="830" pin=2"/></net>

<net id="850"><net_src comp="842" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="106" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="846" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="846" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="106" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="851" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="856" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="128" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="889"><net_src comp="881" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="106" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="838" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="130" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="838" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="106" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="868" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="936"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="874" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="907" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="939"><net_src comp="931" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="943"><net_src comp="226" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="232" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="952"><net_src comp="238" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="244" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="961"><net_src comp="160" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="966"><net_src comp="166" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="971"><net_src comp="250" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="976"><net_src comp="254" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="981"><net_src comp="220" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="986"><net_src comp="223" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="991"><net_src comp="210" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="996"><net_src comp="215" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1001"><net_src comp="201" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1006"><net_src comp="205" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1011"><net_src comp="275" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1017"><net_src comp="281" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1023"><net_src comp="291" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1027"><net_src comp="1020" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1033"><net_src comp="311" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1038"><net_src comp="315" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1043"><net_src comp="321" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1049"><net_src comp="327" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1057"><net_src comp="333" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1063"><net_src comp="345" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1066"><net_src comp="1060" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1070"><net_src comp="353" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1077"><net_src comp="369" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1083"><net_src comp="383" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1089"><net_src comp="450" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1094"><net_src comp="462" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1101"><net_src comp="473" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1106"><net_src comp="478" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1112"><net_src comp="502" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1118"><net_src comp="516" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1125"><net_src comp="542" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1128"><net_src comp="1122" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1132"><net_src comp="548" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1137"><net_src comp="556" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1143"><net_src comp="562" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1148"><net_src comp="566" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1154"><net_src comp="578" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1159"><net_src comp="596" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1165"><net_src comp="667" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="1171"><net_src comp="790" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1176"><net_src comp="810" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1181"><net_src comp="830" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="902" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {30 }
 - Input state : 
	Port: AddWeighted : src1_data_stream_V | {4 }
	Port: AddWeighted : src2_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond4_i : 1
		i_V : 1
		StgValue_40 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		StgValue_49 : 2
	State 4
		empty : 1
		empty_104 : 1
	State 5
		tmp_39_i : 1
		tmp_41_i : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i : 2
		tmp_i_i_i_106 : 2
		tmp : 1
		isneg : 1
		tmp_8_i1 : 2
		tmp_1_i : 2
		p_Result_s : 3
		man_V_1 : 4
		tmp_2_i : 2
		F2 : 3
		tmp_4_i : 4
		tmp_5_i2 : 4
		F2_2 : 5
		tmp_6_i3 : 2
		tmp_97 : 6
		icmp : 7
	State 28
		tmp_96 : 1
		tmp_10_i : 1
		tmp_11_i : 2
		tmp_98 : 3
		p_Val2_12 : 4
		tmp_20_cast_i : 1
		tmp_99 : 2
		qb : 3
		tmp_100 : 5
		tmp_16_i : 4
		p_Val2_13 : 5
		sel_tmp3_i : 6
		pos1_cast_i : 1
		pos2_cast_i : 1
		tmp_18_i : 1
		tmp_103 : 1
		rev : 2
		tmp_20_i : 2
		tmp_21_i : 3
		lD : 4
		tmp7 : 5
		Range1_all_ones_1 : 5
		tmp_105 : 1
		tmp_23_i : 1
		tmp_24_i : 2
		Range2_V_1 : 3
		tmp_27_i : 1
		Range1_all_zeros_1 : 1
		tmp_23_i_not : 2
		sel_tmp33_i : 2
		sel_tmp34_i : 2
	State 29
		tmp_13_i : 1
		tmp_17_i : 1
		sel_tmp4_i : 1
		newsignbit : 1
		Range2_all_ones : 1
		Range2_all_ones_1_i_s : 2
		Range1_all_ones : 3
		Range1_all_ones_2_i_s : 3
		Range1_all_zeros_2_i : 1
		deleted_zeros : 4
		Range1_all_ones_2_i : 4
		tmp_28_i : 4
		tmp8 : 2
		sel_tmp46_i : 2
		underflow : 4
	State 30
		tmp_25 : 1
		StgValue_219 : 2
		empty_107 : 1
		empty_108 : 1
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dadd   |           grp_fu_201          |    3    |   445   |   1149  |
|          |           grp_fu_205          |    3    |   445   |   1149  |
|----------|-------------------------------|---------|---------|---------|
|  sitodp  |           grp_fu_220          |    0    |   412   |   645   |
|          |           grp_fu_223          |    0    |   412   |   645   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_210          |    11   |   317   |   578   |
|          |           grp_fu_215          |    11   |   317   |   578   |
|----------|-------------------------------|---------|---------|---------|
|   ashr   |        tmp_11_i_fu_396        |    0    |    0    |   162   |
|          |        tmp_21_i_fu_526        |    0    |    0    |   162   |
|----------|-------------------------------|---------|---------|---------|
|          |       exitcond4_i_fu_226      |    0    |    0    |    13   |
|          |       exitcond_i_fu_238       |    0    |    0    |    13   |
|          |        tmp_i_i_i_fu_275       |    0    |    0    |    13   |
|          |      tmp_i_i_i_106_fu_281     |    0    |    0    |    29   |
|          |         tmp_2_i_fu_321        |    0    |    0    |    29   |
|          |         tmp_4_i_fu_333        |    0    |    0    |    13   |
|          |        tmp_6_i3_fu_353        |    0    |    0    |    13   |
|   icmp   |          icmp_fu_369          |    0    |    0    |    13   |
|          |         tmp_i5_fu_387         |    0    |    0    |    13   |
|          |        tmp_14_i_fu_421        |    0    |    0    |    13   |
|          |        tmp_18_i_fu_502        |    0    |    0    |    13   |
|          |        tmp_23_i_fu_556        |    0    |    0    |    13   |
|          |        tmp_27_i_fu_572        |    0    |    0    |    13   |
|          |   Range1_all_zeros_1_fu_578   |    0    |    0    |    29   |
|          |     Range2_all_ones_fu_720    |    0    |    0    |    29   |
|          |        tmp_25_i_fu_742        |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |       Range2_V_1_fu_566       |    0    |    0    |   162   |
|          |           r_V_fu_715          |    0    |    0    |   101   |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp2_i_fu_473       |    0    |    0    |    8    |
|          |       sel_tmp3_i_fu_478       |    0    |    0    |    8    |
|          |          tmp7_fu_536          |    0    |    0    |    8    |
|          |    Range1_all_ones_1_fu_542   |    0    |    0    |    8    |
|          |       sel_tmp34_i_fu_596      |    0    |    0    |    8    |
|          |       sel_tmp8_i_fu_640       |    0    |    0    |    8    |
|          |       sel_tmp13_i_fu_662      |    0    |    0    |    8    |
|          |          tmp6_fu_686          |    0    |    0    |    8    |
|          |       carry_1_i_i_fu_692      |    0    |    0    |    8    |
|          |     or_cond115_i_i_fu_710     |    0    |    0    |    8    |
|    and   |     or_cond117_i_i_fu_733     |    0    |    0    |    8    |
|          |     Range1_all_ones_fu_737    |    0    |    0    |    8    |
|          |        p_122_i_i_fu_752       |    0    |    0    |    8    |
|          |   Range1_all_ones_2_i_fu_798  |    0    |    0    |    8    |
|          |          tmp8_fu_815          |    0    |    0    |    8    |
|          |       sel_tmp46_i_fu_821      |    0    |    0    |    8    |
|          |       sel_tmp47_i_fu_826      |    0    |    0    |    8    |
|          |     tmp_demorgan_i_fu_838     |    0    |    0    |    8    |
|          |    brmerge_i_i_not_i_fu_856   |    0    |    0    |    8    |
|          |  sel_tmp50_i_demorgan_fu_881  |    0    |    0    |    8    |
|          |       sel_tmp51_i_fu_891      |    0    |    0    |    8    |
|          |       sel_tmp56_i_fu_925      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          F2_2_fu_345          |    0    |    0    |    12   |
|          |        p_Val2_s_fu_375        |    0    |    0    |    54   |
|          |     p_Val2_0_i_i6_i_fu_406    |    0    |    0    |    2    |
|          |        p_Val2_12_fu_413       |    0    |    0    |    8    |
|          |           qb_fu_443           |    0    |    0    |    2    |
|          |        sel_tmp_i_fu_623       |    0    |    0    |    8    |
|          |       sel_tmp4_i_fu_629       |    0    |    0    |    8    |
|          |       sel_tmp9_i_fu_645       |    0    |    0    |    8    |
|          |        p_Val2_14_fu_667       |    0    |    0    |    8    |
|  select  |  Range2_all_ones_1_i_s_fu_725 |    0    |    0    |    2    |
|          |       sel_tmp35_i_fu_762      |    0    |    0    |    2    |
|          |  Range1_all_ones_2_i_s_fu_767 |    0    |    0    |    2    |
|          |       sel_tmp39_i_fu_775      |    0    |    0    |    2    |
|          |  Range1_all_zeros_2_i_fu_782  |    0    |    0    |    2    |
|          |      deleted_zeros_fu_790     |    0    |    0    |    2    |
|          |        underflow_fu_830       |    0    |    0    |    2    |
|          |   p_Val2_12_0_i_mux_i_fu_874  |    0    |    0    |    8    |
|          |       sel_tmp52_i_fu_907      |    0    |    0    |    8    |
|          |         tmp_25_fu_931         |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp1_i_fu_468       |    0    |    0    |    8    |
|          |           rev_fu_516          |    0    |    0    |    8    |
|          |      tmp_23_i_not_fu_584      |    0    |    0    |    8    |
|          |        tmp_17_i_fu_617        |    0    |    0    |    8    |
|          |       sel_tmp7_i_fu_635       |    0    |    0    |    8    |
|          |       sel_tmp12_i_fu_656      |    0    |    0    |    8    |
|          |       tmp_9_not_i_fu_675      |    0    |    0    |    8    |
|    xor   |          rev4_fu_705          |    0    |    0    |    8    |
|          |    Range1_all_zeros_fu_747    |    0    |    0    |    8    |
|          |        tmp_28_i_fu_804        |    0    |    0    |    8    |
|          |       sel_tmp41_i_fu_810      |    0    |    0    |    8    |
|          |     underflow_not_i_fu_851    |    0    |    0    |    8    |
|          | p_121_demorgan_i_not_s_fu_862 |    0    |    0    |    8    |
|          |       sel_tmp50_i_fu_885      |    0    |    0    |    8    |
|          |       sel_tmp55_i_fu_919      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |           i_V_fu_232          |    0    |    0    |    17   |
|          |           j_V_fu_244          |    0    |    0    |    18   |
|    add   |        tmp_15_i_fu_426        |    0    |    0    |    19   |
|          |        p_Val2_13_fu_462       |    0    |    0    |    15   |
|          |          pos1_fu_484          |    0    |    0    |    19   |
|          |          pos2_fu_493          |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |         man_V_1_fu_315        |    0    |    0    |    60   |
|    sub   |           F2_fu_327           |    0    |    0    |    19   |
|          |        tmp_5_i2_fu_339        |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp33_i_fu_590      |    0    |    0    |    8    |
|          |  sel_tmp12_demorgan_i_fu_652  |    0    |    0    |    8    |
|          |     not_sel_tmp28_i_fu_680    |    0    |    0    |    8    |
|          |        p_119_i_i_fu_758       |    0    |    0    |    8    |
|    or    |          tmp9_fu_842          |    0    |    0    |    8    |
|          |   p_121_demorgan_i_i_fu_846   |    0    |    0    |    8    |
|          |        brmerge_i_fu_868       |    0    |    0    |    8    |
|          |          tmp_s_fu_896         |    0    |    0    |    8    |
|          |         tmp_40_fu_902         |    0    |    0    |    8    |
|          |  sel_tmp55_demorgan_i_fu_914  |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        tmp_13_i_fu_605        |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|   read   |      tmp_106_read_fu_160      |    0    |    0    |    0    |
|          |      tmp_107_read_fu_166      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_219_write_fu_172   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_i_105_fu_250       |    0    |    0    |    0    |
|          |        tmp_40_i_fu_254        |    0    |    0    |    0    |
|          |        tmp_8_i1_fu_299        |    0    |    0    |    0    |
|          |       p_Result_s_fu_311       |    0    |    0    |    0    |
|   zext   |        tmp_10_i_fu_392        |    0    |    0    |    0    |
|          |      tmp_20_cast_i_fu_431     |    0    |    0    |    0    |
|          |        tmp_16_i_fu_458        |    0    |    0    |    0    |
|          |        tmp_20_i_fu_522        |    0    |    0    |    0    |
|          |        tmp_24_i_fu_562        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          loc_V_fu_261         |    0    |    0    |    0    |
|          |         tmp_97_fu_359         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         loc_V_1_fu_271        |    0    |    0    |    0    |
|          |           tmp_fu_287          |    0    |    0    |    0    |
|   trunc  |         tmp_96_fu_383         |    0    |    0    |    0    |
|          |         tmp_98_fu_402         |    0    |    0    |    0    |
|          |           lD_fu_532           |    0    |    0    |    0    |
|          |         tmp_95_fu_602         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          isneg_fu_291         |    0    |    0    |    0    |
|          |         tmp_99_fu_435         |    0    |    0    |    0    |
|          |         tmp_100_fu_450        |    0    |    0    |    0    |
| bitselect|         tmp_103_fu_508        |    0    |    0    |    0    |
|          |         tmp_105_fu_548        |    0    |    0    |    0    |
|          |         tmp_101_fu_610        |    0    |    0    |    0    |
|          |       newsignbit_fu_697       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_1_i_fu_303        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       F2_2_cast_i_fu_380      |    0    |    0    |    0    |
|   sext   |       pos1_cast_i_fu_489      |    0    |    0    |    0    |
|          |       pos2_cast_i_fu_498      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    28   |   2348  |   6367  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       F2_2_reg_1060       |   12   |
|        F2_reg_1046        |   12   |
| Range1_all_ones_1_reg_1122|    1   |
|Range1_all_zeros_1_reg_1151|    1   |
|    Range2_V_1_reg_1145    |   54   |
|   deleted_zeros_reg_1168  |    1   |
|    exitcond4_i_reg_940    |    1   |
|     exitcond_i_reg_949    |    1   |
|        i_V_reg_944        |   10   |
|       icmp_reg_1074       |    1   |
|       isneg_reg_1020      |    1   |
|        j_V_reg_953        |   11   |
|      man_V_1_reg_1035     |   54   |
|    p_Result_s_reg_1030    |   54   |
|     p_Val2_13_reg_1091    |    8   |
|     p_Val2_14_reg_1162    |    8   |
|        rev_reg_1115       |    1   |
|    sel_tmp2_i_reg_1098    |    1   |
|    sel_tmp34_i_reg_1156   |    1   |
|    sel_tmp3_i_reg_1103    |    1   |
|    sel_tmp41_i_reg_1173   |    1   |
|        sum_reg_1003       |   64   |
|         t1_reg_988        |   64   |
|         t2_reg_993        |   64   |
|       t_V_4_reg_190       |   11   |
|        t_V_reg_179        |   10   |
|      tmp_100_reg_1086     |    1   |
|      tmp_105_reg_1129     |    1   |
|      tmp_106_reg_958      |    8   |
|      tmp_107_reg_963      |    8   |
|     tmp_18_i_reg_1109     |    1   |
|     tmp_23_i_reg_1134     |    1   |
|     tmp_24_i_reg_1140     |   54   |
|      tmp_2_i_reg_1040     |    1   |
|      tmp_39_i_reg_978     |   64   |
|      tmp_40_i_reg_973     |   32   |
|      tmp_41_i_reg_983     |   64   |
|      tmp_42_i_reg_998     |   64   |
|      tmp_4_i_reg_1054     |    1   |
|     tmp_6_i3_reg_1067     |    1   |
|      tmp_96_reg_1080      |    8   |
|     tmp_i_105_reg_968     |   32   |
|   tmp_i_i_i_106_reg_1014  |    1   |
|     tmp_i_i_i_reg_1008    |    1   |
|     underflow_reg_1178    |    1   |
+---------------------------+--------+
|           Total           |   792  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_220 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_223 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  3.538  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  2348  |  6367  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   792  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    3   |  3140  |  6385  |
+-----------+--------+--------+--------+--------+
