\hypertarget{ssp__17xx__40xx_8c}{}\section{ssp\+\_\+17xx\+\_\+40xx.\+c File Reference}
\label{ssp__17xx__40xx_8c}\index{ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\\*
Include dependency graph for ssp\+\_\+17xx\+\_\+40xx.\+c\+:
% FIG 0
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__SSP__17XX__40XX_ga48f87506f2fddc1043606eae292b6f16}{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Deinitialise the S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__CLOCK__17XX__40XX_ga82e75cbe777e79f448fec3987ddd978e}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} \hyperlink{ssp__17xx__40xx_8c_ad95a2c842099f0b52555dae956d74663}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\item 
void \hyperlink{group__SSP__17XX__40XX_ga66e20405561e8d3dacba65cbfe41d556}{Chip\+\_\+\+S\+S\+P\+\_\+\+Init} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Initialize the S\+SP. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_gabf29dfba7478866abe7511d32638e57e}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Clean all data in RX F\+I\+FO of S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__SSP__17XX__40XX_gaf97dd891912b8312a1e0989d7a542b7b}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Interrupt Read/\+Write with 16-\/bit frame width. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__SSP__17XX__40XX_ga23d901d1757b6d95efc20c4d76721fb3}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Interrupt Read/\+Write with 8-\/bit frame width. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga8332233bb63af754bd9cc369f2a1e2d6}{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Read in blocking mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga302a381ad4d291164144ad2720399078}{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Read/\+Write in blocking mode. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga373660d8ad7b28fb71209539b1e72717}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t bit\+Rate)
\begin{DoxyCompactList}\small\item\em Set the clock frequency for S\+SP interface. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga49832a18e0618a82afd66caa6f868445}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t clk\+\_\+rate, uint32\+\_\+t prescale)
\begin{DoxyCompactList}\small\item\em Set up output clocks per bit for S\+SP bus. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga60e601329b0aa6afe5f355dc6e8f84bd}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, bool master)
\begin{DoxyCompactList}\small\item\em Set the S\+SP operating modes, master or slave. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_gae64bd476b75c03d0b952f08ea42a09be}{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Write in blocking mode. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__17xx__40xx_8c_aca75d71df356e4e04cbcbeadf96c52c6}{S\+S\+P\+\_\+\+Read1\+B\+Fifo} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__17xx__40xx_8c_aa291d1079d31fe085aa86b70aa21157d}{S\+S\+P\+\_\+\+Read2\+B\+Fifo} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__17xx__40xx_8c_a71e1884ac83b1945523e96f19674efcd}{S\+S\+P\+\_\+\+Write1\+B\+Fifo} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__17xx__40xx_8c_a9c98fc8b1dcf42da02317388972abc5b}{S\+S\+P\+\_\+\+Write2\+B\+Fifo} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\index{ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index}!ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{ssp__17xx__40xx_8c_ad95a2c842099f0b52555dae956d74663}{}\label{ssp__17xx__40xx_8c_ad95a2c842099f0b52555dae956d74663}


Definition at line 105 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 1


\index{ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}!S\+S\+P\+\_\+\+Read1\+B\+Fifo@{S\+S\+P\+\_\+\+Read1\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Read1\+B\+Fifo@{S\+S\+P\+\_\+\+Read1\+B\+Fifo}!ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+Read1\+B\+Fifo(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{SSP_Read1BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Read1\+B\+Fifo (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{ssp__17xx__40xx_8c_aca75d71df356e4e04cbcbeadf96c52c6}{}\label{ssp__17xx__40xx_8c_aca75d71df356e4e04cbcbeadf96c52c6}
S\+SP macro\+: read 2 bytes from F\+I\+FO buffer 

Definition at line 89 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 2




Here is the caller graph for this function\+:
% FIG 3


\index{ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}!S\+S\+P\+\_\+\+Read2\+B\+Fifo@{S\+S\+P\+\_\+\+Read2\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Read2\+B\+Fifo@{S\+S\+P\+\_\+\+Read2\+B\+Fifo}!ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+Read2\+B\+Fifo(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{SSP_Read2BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Read2\+B\+Fifo (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{ssp__17xx__40xx_8c_aa291d1079d31fe085aa86b70aa21157d}{}\label{ssp__17xx__40xx_8c_aa291d1079d31fe085aa86b70aa21157d}
S\+SP macro\+: read 1 bytes from F\+I\+FO buffer 

Definition at line 73 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 4




Here is the caller graph for this function\+:
% FIG 5


\index{ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}!S\+S\+P\+\_\+\+Write1\+B\+Fifo@{S\+S\+P\+\_\+\+Write1\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Write1\+B\+Fifo@{S\+S\+P\+\_\+\+Write1\+B\+Fifo}!ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+Write1\+B\+Fifo(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{SSP_Write1BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Write1\+B\+Fifo (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{ssp__17xx__40xx_8c_a71e1884ac83b1945523e96f19674efcd}{}\label{ssp__17xx__40xx_8c_a71e1884ac83b1945523e96f19674efcd}
S\+SP macro\+: write 1 bytes to F\+I\+FO buffer 

Definition at line 60 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 6




Here is the caller graph for this function\+:
% FIG 7


\index{ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}!S\+S\+P\+\_\+\+Write2\+B\+Fifo@{S\+S\+P\+\_\+\+Write2\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Write2\+B\+Fifo@{S\+S\+P\+\_\+\+Write2\+B\+Fifo}!ssp\+\_\+17xx\+\_\+40xx.\+c@{ssp\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+Write2\+B\+Fifo(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{SSP_Write2BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Write2\+B\+Fifo (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{ssp__17xx__40xx_8c_a9c98fc8b1dcf42da02317388972abc5b}{}\label{ssp__17xx__40xx_8c_a9c98fc8b1dcf42da02317388972abc5b}


Definition at line 46 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 8




Here is the caller graph for this function\+:
% FIG 9


