// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Fri May 20 11:22:07 2022
// Host        : Omnya running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_byte_count_0_0_sim_netlist.v
// Design      : design_1_byte_count_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;

  wire \<const0> ;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state128;
  wire [1:1]ap_NS_fsm;
  wire [128:122]ap_NS_fsm_6;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire appearances_U_n_38;
  wire appearances_U_n_39;
  wire appearances_U_n_40;
  wire [7:0]\buf_a0[0]_0 ;
  wire [7:0]\buf_a0[1]_1 ;
  wire [7:2]\buf_a1[0]_4 ;
  wire [7:2]\buf_a1[1]_5 ;
  wire [31:0]\buf_d0[0]_2 ;
  wire [31:0]\buf_d0[1]_3 ;
  wire count_appearances_U0_ap_continue;
  wire count_appearances_U0_ap_done;
  wire count_appearances_U0_ap_ready;
  wire count_appearances_U0_ap_start;
  wire [7:2]count_appearances_U0_appearances_address0;
  wire [7:1]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [31:0]count_appearances_U0_m_axi_gmem_ARADDR;
  wire [0:0]count_appearances_U0_m_axi_gmem_ARLEN;
  wire count_appearances_U0_n_41;
  wire count_appearances_U0_n_90;
  wire count_appearances_U0_n_92;
  wire count_appearances_U0_n_93;
  wire count_appearances_U0_n_94;
  wire count_threshold_U0_ap_start;
  wire [6:0]count_threshold_U0_appearances_address0;
  wire [5:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire count_threshold_U0_n_13;
  wire count_threshold_U0_n_36;
  wire count_threshold_U0_n_37;
  wire count_threshold_U0_n_6;
  wire [5:0]count_threshold_U0_output_r;
  wire count_threshold_U0_output_r_ap_vld;
  wire gmem_ARREADY;
  wire [7:0]gmem_RDATA;
  wire gmem_RVALID;
  wire gmem_m_axi_U_n_5;
  wire \grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_enable_reg_pp0_iter3 ;
  wire [31:1]\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/count_1_fu_198_p2 ;
  wire \grp_count_appearances_Pipeline_APPEARANCES_fu_2893/icmp_ln32_reg_258 ;
  wire [0:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1;
  wire [0:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0;
  wire [31:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2893_count_out;
  wire [31:0]input_r;
  wire interrupt;
  wire \load_unit/fifo_rreq/push ;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [8:2]over_thresh_382_fu_6087_p3;
  wire p_0_in;
  wire pop_buf;
  wire reg_q10;
  wire reg_valid1;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tptr;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W appearances_U
       (.ADDRARDADDR({\buf_a1[0]_4 [7:6],\buf_a1[0]_4 [2]}),
        .ADDRBWRADDR({\buf_a0[0]_0 [7],\buf_a0[0]_0 [2:0]}),
        .CO(p_0_in),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0),
        .DIBDI(\buf_d0[0]_2 ),
        .E(reg_q10),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_count_out),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter3(\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n(ap_rst_n),
        .count_1_fu_198_p2(\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/count_1_fu_198_p2 ),
        .count_appearances_U0_ap_continue(count_appearances_U0_ap_continue),
        .count_appearances_U0_ap_done(count_appearances_U0_ap_done),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0[6:3]),
        .count_appearances_U0_appearances_address1({count_appearances_U0_appearances_address1[5:3],count_appearances_U0_appearances_address1[1]}),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0[6:3]),
        .count_threshold_U0_appearances_address1({count_threshold_U0_appearances_address1[5:3],count_threshold_U0_appearances_address1[1]}),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .empty_n_reg_0(ap_NS_fsm),
        .empty_n_reg_1(appearances_U_n_39),
        .empty_n_reg_2(appearances_U_n_40),
        .empty_n_reg_3({count_threshold_U0_output_r_ap_vld,count_threshold_U0_appearances_address1[0],count_threshold_U0_n_6}),
        .icmp_ln32_reg_258(\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/icmp_ln32_reg_258 ),
        .pop_buf(pop_buf),
        .ram_reg(appearances_U_n_38),
        .ram_reg_0({\buf_a1[1]_5 [7:6],\buf_a1[1]_5 [2]}),
        .ram_reg_1({\buf_a0[1]_1 [7],\buf_a0[1]_1 [2:0]}),
        .ram_reg_2(\buf_d0[1]_3 ),
        .ram_reg_3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1),
        .ram_reg_4(count_appearances_U0_n_92),
        .ram_reg_5(count_appearances_U0_ap_ready),
        .ram_reg_6(count_threshold_U0_n_13),
        .reg_valid0_reg_0(count_threshold_U0_n_36),
        .reg_valid1(reg_valid1),
        .reg_valid1_reg_0(count_threshold_U0_n_37),
        .tptr(tptr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_control_s_axi control_s_axi_U
       (.D({over_thresh_382_fu_6087_p3[8:6],count_threshold_U0_output_r[5:4],over_thresh_382_fu_6087_p3[3:2],count_threshold_U0_output_r[1:0]}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(input_r),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .int_ap_start_reg_0({count_appearances_U0_ap_ready,count_appearances_U0_n_41}),
        .\int_output_r_reg[0]_0 ({count_threshold_U0_output_r_ap_vld,count_threshold_U0_n_6}),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances count_appearances_U0
       (.ADDRBWRADDR(\buf_a0[0]_0 [0]),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0),
        .DIBDI(\buf_d0[0]_2 ),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_count_out),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[128]_0 ({ap_NS_fsm_6[128],ap_NS_fsm_6[122]}),
        .\ap_CS_fsm_reg[130]_0 ({count_appearances_U0_ap_ready,ap_CS_fsm_state128,ap_CS_fsm_state122,ap_CS_fsm_state121,count_appearances_U0_n_41}),
        .\ap_CS_fsm_reg[130]_1 (count_appearances_U0_n_93),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter3(\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_enable_reg_pp0_iter3 ),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg (count_appearances_U0_n_94),
        .count_1_fu_198_p2(\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/count_1_fu_198_p2 ),
        .count_appearances_U0_ap_continue(count_appearances_U0_ap_continue),
        .count_appearances_U0_ap_done(count_appearances_U0_ap_done),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .\count_fu_64_reg[31] (\buf_d0[1]_3 ),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0[0]),
        .empty_n_reg(\buf_a0[1]_1 [0]),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_reg_2941_reg[31]_0 (input_r),
        .icmp_ln32_reg_258(\grp_count_appearances_Pipeline_APPEARANCES_fu_2893/icmp_ln32_reg_258 ),
        .in({count_appearances_U0_m_axi_gmem_ARLEN,count_appearances_U0_m_axi_gmem_ARADDR}),
        .int_ap_idle_reg(count_threshold_U0_n_6),
        .\prev_1_fu_56_reg[1] (count_appearances_U0_n_90),
        .\prev_2_reg_251_reg[0] (grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1),
        .\prev_2_reg_251_reg[7] (gmem_RDATA),
        .push(\load_unit/fifo_rreq/push ),
        .ram_reg(appearances_U_n_39),
        .ram_reg_0(appearances_U_n_40),
        .ram_reg_i_104_0(gmem_m_axi_U_n_5),
        .ram_reg_i_115_0(count_appearances_U0_n_92),
        .tptr(tptr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_threshold count_threshold_U0
       (.ADDRARDADDR({\buf_a1[0]_4 [7:6],\buf_a1[0]_4 [2]}),
        .ADDRBWRADDR({\buf_a0[0]_0 [7],\buf_a0[0]_0 [2:1]}),
        .CO(p_0_in),
        .D(ap_NS_fsm),
        .E(reg_q10),
        .Q({count_threshold_U0_output_r_ap_vld,count_threshold_U0_n_6}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[125]_0 (count_threshold_U0_n_36),
        .\ap_CS_fsm_reg[128]_0 (count_threshold_U0_n_37),
        .\ap_CS_fsm_reg[48]_0 (count_threshold_U0_n_13),
        .ap_clk(ap_clk),
        .count_appearances_U0_appearances_address0({count_appearances_U0_appearances_address0[7],count_appearances_U0_appearances_address0[2]}),
        .count_appearances_U0_appearances_address1({count_appearances_U0_appearances_address1[7:6],count_appearances_U0_appearances_address1[2]}),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .count_threshold_U0_appearances_address0({count_threshold_U0_appearances_address0[6:3],count_threshold_U0_appearances_address0[0]}),
        .count_threshold_U0_appearances_address1({count_threshold_U0_appearances_address1[5:3],count_threshold_U0_appearances_address1[1:0]}),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .empty_n_reg({\buf_a1[1]_5 [7:6],\buf_a1[1]_5 [2]}),
        .empty_n_reg_0({\buf_a0[1]_1 [7],\buf_a0[1]_1 [2:1]}),
        .\icmp_ln49_6_reg_6177_reg[0]_0 (appearances_U_n_38),
        .\over_thresh_379_reg_8761_reg[7]_0 ({over_thresh_382_fu_6087_p3[8:6],count_threshold_U0_output_r[5:4],over_thresh_382_fu_6087_p3[3:2],count_threshold_U0_output_r[1:0]}),
        .pop_buf(pop_buf),
        .ram_reg(appearances_U_n_39),
        .ram_reg_0(appearances_U_n_40),
        .ram_reg_1(count_appearances_U0_n_93),
        .ram_reg_2(count_appearances_U0_n_90),
        .reg_valid1(reg_valid1),
        .tptr(tptr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .Q(\^m_axi_gmem_ARLEN ),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (gmem_m_axi_U_n_5),
        .\ap_CS_fsm_reg[128] ({ap_CS_fsm_state128,ap_CS_fsm_state122,ap_CS_fsm_state121,count_appearances_U0_n_41}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[24] (count_appearances_U0_n_94),
        .\bus_wide_gen.data_buf_reg[7] (gmem_RDATA),
        .\bus_wide_gen.data_valid_reg ({ap_NS_fsm_6[128],ap_NS_fsm_6[122]}),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .in({count_appearances_U0_m_axi_gmem_ARLEN,count_appearances_U0_m_axi_gmem_ARADDR}),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\load_unit/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_gmem_RREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W
   (tptr,
    count_threshold_U0_ap_start,
    count_appearances_U0_ap_continue,
    reg_valid1,
    D,
    count_1_fu_198_p2,
    CO,
    empty_n_reg_0,
    ram_reg,
    empty_n_reg_1,
    empty_n_reg_2,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIBDI,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    SR,
    reg_valid0_reg_0,
    reg_valid1_reg_0,
    icmp_ln32_reg_258,
    Q,
    ap_enable_reg_pp0_iter3,
    empty_n_reg_3,
    count_appearances_U0_appearances_we0,
    ap_rst_n,
    count_appearances_U0_ap_done,
    count_appearances_U0_appearances_we1,
    count_threshold_U0_appearances_address1,
    count_appearances_U0_appearances_address1,
    count_threshold_U0_appearances_address0,
    count_appearances_U0_appearances_address0,
    ram_reg_3,
    ram_reg_4,
    count_threshold_U0_appearances_ce0,
    ram_reg_5,
    ap_done_reg,
    pop_buf,
    count_appearances_U0_appearances_ce1,
    ram_reg_6,
    E);
  output tptr;
  output count_threshold_U0_ap_start;
  output count_appearances_U0_ap_continue;
  output reg_valid1;
  output [0:0]D;
  output [30:0]count_1_fu_198_p2;
  output [0:0]CO;
  output [0:0]empty_n_reg_0;
  output [0:0]ram_reg;
  output empty_n_reg_1;
  output empty_n_reg_2;
  input ap_clk;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]DIBDI;
  input [2:0]ram_reg_0;
  input [3:0]ram_reg_1;
  input [31:0]ram_reg_2;
  input [0:0]SR;
  input reg_valid0_reg_0;
  input reg_valid1_reg_0;
  input icmp_ln32_reg_258;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter3;
  input [2:0]empty_n_reg_3;
  input count_appearances_U0_appearances_we0;
  input ap_rst_n;
  input count_appearances_U0_ap_done;
  input count_appearances_U0_appearances_we1;
  input [3:0]count_threshold_U0_appearances_address1;
  input [3:0]count_appearances_U0_appearances_address1;
  input [3:0]count_threshold_U0_appearances_address0;
  input [3:0]count_appearances_U0_appearances_address0;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input count_threshold_U0_appearances_ce0;
  input [0:0]ram_reg_5;
  input ap_done_reg;
  input pop_buf;
  input count_appearances_U0_appearances_ce1;
  input ram_reg_6;
  input [0:0]E;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire [31:0]buf_q0;
  wire [31:0]\buf_q0[0]__0 ;
  wire [31:0]buf_q1;
  wire [31:0]\buf_q1[0]__0 ;
  wire [1:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire [30:0]count_1_fu_198_p2;
  wire count_appearances_U0_ap_continue;
  wire count_appearances_U0_ap_done;
  wire [3:0]count_appearances_U0_appearances_address0;
  wire [3:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire count_threshold_U0_ap_start;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [3:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire empty_n_i_1_n_0;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire [2:0]empty_n_reg_3;
  wire full_n_i_1__4_n_0;
  wire icmp_ln32_reg_258;
  wire iptr;
  wire \iptr[0]_i_1_n_0 ;
  wire pop_buf;
  wire prev_iptr;
  wire prev_tptr;
  wire [0:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [31:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_6;
  wire [31:0]reg_q0;
  wire reg_q00;
  wire [31:0]reg_q1;
  wire reg_valid0;
  wire reg_valid0_reg_0;
  wire reg_valid1;
  wire reg_valid1_reg_0;
  wire tptr;
  wire \tptr[0]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(count_threshold_U0_ap_start),
        .I1(empty_n_reg_3[0]),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE01F1F1F1FE0E0E0)) 
    \count[0]_i_1 
       (.I0(ram_reg_5),
        .I1(ap_done_reg),
        .I2(count_appearances_U0_ap_continue),
        .I3(empty_n_reg_3[2]),
        .I4(count_threshold_U0_ap_start),
        .I5(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDBDBBB24242444)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(pop_buf),
        .I2(count_appearances_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(ram_reg_5),
        .I5(count[1]),
        .O(\count[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA808888AAAA8888)) 
    empty_n_i_1
       (.I0(ap_rst_n),
        .I1(count_appearances_U0_ap_done),
        .I2(count[0]),
        .I3(count[1]),
        .I4(count_threshold_U0_ap_start),
        .I5(empty_n_reg_3[2]),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(count_threshold_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEF0000)) 
    full_n_i_1__4
       (.I0(count[0]),
        .I1(count[1]),
        .I2(ram_reg_5),
        .I3(ap_done_reg),
        .I4(count_appearances_U0_ap_continue),
        .I5(pop_buf),
        .O(full_n_i_1__4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(count_appearances_U0_ap_continue),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore \gen_buffer[0].byte_count_appearances_RAM_AUTO_1R1W_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIBDI(DIBDI),
        .DOADO(\buf_q1[0]__0 ),
        .DOBDO(\buf_q0[0]__0 ),
        .ap_clk(ap_clk),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .count_threshold_U0_appearances_address1(count_threshold_U0_appearances_address1),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .empty_n_reg(empty_n_reg_2),
        .iptr(iptr),
        .ram_reg_0(count_threshold_U0_ap_start),
        .ram_reg_1(tptr),
        .ram_reg_2(empty_n_reg_3[1]),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore_1 \gen_buffer[1].byte_count_appearances_RAM_AUTO_1R1W_memcore_U 
       (.CO(CO),
        .D(D),
        .DOADO(\buf_q1[0]__0 ),
        .DOBDO(\buf_q0[0]__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .count_1_fu_198_p2(count_1_fu_198_p2),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .count_threshold_U0_appearances_address1(count_threshold_U0_appearances_address1),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .empty_n_reg(empty_n_reg_1),
        .icmp_ln32_reg_258(icmp_ln32_reg_258),
        .\icmp_ln49_248_reg_8714[0]_i_7_0 (reg_q0),
        .\icmp_ln49_253_reg_8767_reg[0] (reg_q1),
        .\icmp_ln49_253_reg_8767_reg[0]_0 (reg_valid1),
        .iptr(iptr),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg_0(buf_q1),
        .ram_reg_1(ram_reg),
        .ram_reg_10(ram_reg_4),
        .ram_reg_11(ram_reg_5),
        .ram_reg_12(ram_reg_6),
        .ram_reg_2(buf_q0),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(ram_reg_1),
        .ram_reg_5(ram_reg_2),
        .ram_reg_6(count_threshold_U0_ap_start),
        .ram_reg_7(tptr),
        .ram_reg_8(empty_n_reg_3[1]),
        .ram_reg_9(ram_reg_3),
        .reg_valid0(reg_valid0));
  LUT4 #(
    .INIT(16'h57A8)) 
    \iptr[0]_i_1 
       (.I0(count_appearances_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(ram_reg_5),
        .I3(iptr),
        .O(\iptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1_n_0 ),
        .Q(iptr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \prev_iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(iptr),
        .Q(prev_iptr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_q0[31]_i_1 
       (.I0(reg_valid0),
        .I1(count_threshold_U0_appearances_ce0),
        .O(reg_q00));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[0] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[0]),
        .Q(reg_q0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[10] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[10]),
        .Q(reg_q0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[11] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[11]),
        .Q(reg_q0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[12] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[12]),
        .Q(reg_q0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[13] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[13]),
        .Q(reg_q0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[14] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[14]),
        .Q(reg_q0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[15] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[15]),
        .Q(reg_q0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[16] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[16]),
        .Q(reg_q0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[17] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[17]),
        .Q(reg_q0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[18] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[18]),
        .Q(reg_q0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[19] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[19]),
        .Q(reg_q0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[1] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[1]),
        .Q(reg_q0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[20] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[20]),
        .Q(reg_q0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[21] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[21]),
        .Q(reg_q0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[22] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[22]),
        .Q(reg_q0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[23] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[23]),
        .Q(reg_q0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[24] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[24]),
        .Q(reg_q0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[25] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[25]),
        .Q(reg_q0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[26] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[26]),
        .Q(reg_q0[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[27] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[27]),
        .Q(reg_q0[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[28] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[28]),
        .Q(reg_q0[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[29] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[29]),
        .Q(reg_q0[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[2] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[2]),
        .Q(reg_q0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[30] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[30]),
        .Q(reg_q0[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[31] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[31]),
        .Q(reg_q0[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[3] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[3]),
        .Q(reg_q0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[4] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[4]),
        .Q(reg_q0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[5] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[5]),
        .Q(reg_q0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[6] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[6]),
        .Q(reg_q0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[7] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[7]),
        .Q(reg_q0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[8] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[8]),
        .Q(reg_q0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[9] 
       (.C(ap_clk),
        .CE(reg_q00),
        .D(buf_q0[9]),
        .Q(reg_q0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[0]),
        .Q(reg_q1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[10]),
        .Q(reg_q1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[11]),
        .Q(reg_q1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[12]),
        .Q(reg_q1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[13]),
        .Q(reg_q1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[14]),
        .Q(reg_q1[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[15]),
        .Q(reg_q1[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[16]),
        .Q(reg_q1[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[17]),
        .Q(reg_q1[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[18]),
        .Q(reg_q1[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[19]),
        .Q(reg_q1[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[1]),
        .Q(reg_q1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[20]),
        .Q(reg_q1[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[21]),
        .Q(reg_q1[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[22]),
        .Q(reg_q1[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[23]),
        .Q(reg_q1[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[24]),
        .Q(reg_q1[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[25]),
        .Q(reg_q1[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[26]),
        .Q(reg_q1[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[27]),
        .Q(reg_q1[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[28]),
        .Q(reg_q1[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[29]),
        .Q(reg_q1[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[2]),
        .Q(reg_q1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[30]),
        .Q(reg_q1[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[31]),
        .Q(reg_q1[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[3]),
        .Q(reg_q1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[4]),
        .Q(reg_q1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[5]),
        .Q(reg_q1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[6]),
        .Q(reg_q1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[7]),
        .Q(reg_q1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[8]),
        .Q(reg_q1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[9]),
        .Q(reg_q1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid0_reg_0),
        .Q(reg_valid0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid1_reg_0),
        .Q(reg_valid1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(count_threshold_U0_ap_start),
        .I1(empty_n_reg_3[2]),
        .I2(tptr),
        .O(\tptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_0 ),
        .Q(tptr),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore
   (DOADO,
    DOBDO,
    empty_n_reg,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIBDI,
    iptr,
    ram_reg_0,
    ram_reg_1,
    count_appearances_U0_appearances_we0,
    count_appearances_U0_appearances_we1,
    count_threshold_U0_appearances_address1,
    count_appearances_U0_appearances_address1,
    count_threshold_U0_appearances_address0,
    count_appearances_U0_appearances_address0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    count_appearances_U0_appearances_ce1,
    count_threshold_U0_appearances_ce0,
    ram_reg_6);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output empty_n_reg;
  input ap_clk;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]DIBDI;
  input iptr;
  input ram_reg_0;
  input ram_reg_1;
  input count_appearances_U0_appearances_we0;
  input count_appearances_U0_appearances_we1;
  input [3:0]count_threshold_U0_appearances_address1;
  input [3:0]count_appearances_U0_appearances_address1;
  input [3:0]count_threshold_U0_appearances_address0;
  input [3:0]count_appearances_U0_appearances_address0;
  input [0:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input [0:0]ram_reg_5;
  input count_appearances_U0_appearances_ce1;
  input count_threshold_U0_appearances_ce0;
  input ram_reg_6;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [6:3]\buf_a0[0]_7 ;
  wire [5:0]\buf_a1[0]_5 ;
  wire \buf_ce0[0]_8 ;
  wire \buf_ce1[0]_10 ;
  wire \buf_we0[0]_1 ;
  wire \buf_we1[0]_3 ;
  wire [3:0]count_appearances_U0_appearances_address0;
  wire [3:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [3:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire empty_n_reg;
  wire iptr;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_6;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/appearances_U/gen_buffer[0].byte_count_appearances_RAM_AUTO_1R1W_memcore_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR[2:1],\buf_a1[0]_5 [5:3],ADDRARDADDR[0],\buf_a1[0]_5 [1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR[3],\buf_a0[0]_7 ,ADDRBWRADDR[2:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(DIBDI),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\buf_ce1[0]_10 ),
        .ENBWREN(\buf_ce0[0]_8 ),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\buf_we1[0]_3 ,\buf_we1[0]_3 ,\buf_we1[0]_3 ,\buf_we1[0]_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\buf_we0[0]_1 ,\buf_we0[0]_1 ,\buf_we0[0]_1 ,\buf_we0[0]_1 }));
  LUT6 #(
    .INIT(64'h00EE0000F0EEF0F0)) 
    ram_reg_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_6),
        .I2(count_appearances_U0_appearances_ce1),
        .I3(ram_reg_1),
        .I4(ram_reg_0),
        .I5(iptr),
        .O(\buf_ce1[0]_10 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    ram_reg_i_10__0
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .O(\buf_a1[0]_5 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_12__0
       (.I0(count_threshold_U0_appearances_address0[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[3]),
        .O(\buf_a0[0]_7 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_13__0
       (.I0(count_threshold_U0_appearances_address0[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[2]),
        .O(\buf_a0[0]_7 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_14__0
       (.I0(count_threshold_U0_appearances_address0[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[1]),
        .O(\buf_a0[0]_7 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_15__0
       (.I0(count_threshold_U0_appearances_address0[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[0]),
        .O(\buf_a0[0]_7 [3]));
  LUT6 #(
    .INIT(64'h00F00000EEF0EEEE)) 
    ram_reg_i_2
       (.I0(ram_reg_5),
        .I1(count_appearances_U0_appearances_ce1),
        .I2(count_threshold_U0_appearances_ce0),
        .I3(ram_reg_1),
        .I4(ram_reg_0),
        .I5(iptr),
        .O(\buf_ce0[0]_8 ));
  LUT4 #(
    .INIT(16'h5100)) 
    ram_reg_i_51__0
       (.I0(iptr),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_we1),
        .O(\buf_we1[0]_3 ));
  LUT4 #(
    .INIT(16'h5100)) 
    ram_reg_i_52__0
       (.I0(iptr),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_we0),
        .O(\buf_we0[0]_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_5__0
       (.I0(count_threshold_U0_appearances_address1[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[3]),
        .O(\buf_a1[0]_5 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_6__0
       (.I0(count_threshold_U0_appearances_address1[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[2]),
        .O(\buf_a1[0]_5 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_71
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_7__0
       (.I0(count_threshold_U0_appearances_address1[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[1]),
        .O(\buf_a1[0]_5 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_9__0
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[0]),
        .O(\buf_a1[0]_5 [1]));
endmodule

(* ORIG_REF_NAME = "byte_count_appearances_RAM_AUTO_1R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore_1
   (D,
    count_1_fu_198_p2,
    CO,
    ram_reg_0,
    ram_reg_1,
    empty_n_reg,
    ram_reg_2,
    ap_clk,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    prev_iptr,
    DOADO,
    icmp_ln32_reg_258,
    Q,
    ap_enable_reg_pp0_iter3,
    \icmp_ln49_253_reg_8767_reg[0] ,
    \icmp_ln49_253_reg_8767_reg[0]_0 ,
    prev_tptr,
    \icmp_ln49_248_reg_8714[0]_i_7_0 ,
    reg_valid0,
    DOBDO,
    ram_reg_6,
    ram_reg_7,
    iptr,
    count_appearances_U0_appearances_we0,
    count_appearances_U0_appearances_we1,
    count_threshold_U0_appearances_address1,
    count_appearances_U0_appearances_address1,
    count_threshold_U0_appearances_address0,
    count_appearances_U0_appearances_address0,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    count_appearances_U0_appearances_ce1,
    count_threshold_U0_appearances_ce0,
    ram_reg_12);
  output [0:0]D;
  output [30:0]count_1_fu_198_p2;
  output [0:0]CO;
  output [31:0]ram_reg_0;
  output [0:0]ram_reg_1;
  output empty_n_reg;
  output [31:0]ram_reg_2;
  input ap_clk;
  input [2:0]ram_reg_3;
  input [3:0]ram_reg_4;
  input [31:0]ram_reg_5;
  input prev_iptr;
  input [31:0]DOADO;
  input icmp_ln32_reg_258;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter3;
  input [31:0]\icmp_ln49_253_reg_8767_reg[0] ;
  input \icmp_ln49_253_reg_8767_reg[0]_0 ;
  input prev_tptr;
  input [31:0]\icmp_ln49_248_reg_8714[0]_i_7_0 ;
  input reg_valid0;
  input [31:0]DOBDO;
  input ram_reg_6;
  input ram_reg_7;
  input iptr;
  input count_appearances_U0_appearances_we0;
  input count_appearances_U0_appearances_we1;
  input [3:0]count_threshold_U0_appearances_address1;
  input [3:0]count_appearances_U0_appearances_address1;
  input [3:0]count_threshold_U0_appearances_address0;
  input [3:0]count_appearances_U0_appearances_address0;
  input [0:0]ram_reg_8;
  input [0:0]ram_reg_9;
  input ram_reg_10;
  input [0:0]ram_reg_11;
  input count_appearances_U0_appearances_ce1;
  input count_threshold_U0_appearances_ce0;
  input ram_reg_12;

  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [31:1]appearances_t_q0;
  wire [31:3]appearances_t_q1;
  wire [6:3]\buf_a0[1]_6 ;
  wire [5:0]\buf_a1[1]_4 ;
  wire \buf_ce0[1]_9 ;
  wire \buf_ce1[1]_11 ;
  wire [31:0]\buf_q0[1]__0 ;
  wire [31:0]\buf_q1[1]__0 ;
  wire \buf_we0[1]_0 ;
  wire \buf_we1[1]_2 ;
  wire [30:0]count_1_fu_198_p2;
  wire [31:0]\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 ;
  wire [3:0]count_appearances_U0_appearances_address0;
  wire [3:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [3:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire empty_n_reg;
  wire icmp_ln32_reg_258;
  wire \icmp_ln49_248_reg_8714[0]_i_10_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_12_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_13_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_14_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_15_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_16_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_17_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_18_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_19_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_25_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_26_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_27_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_28_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_29_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_30_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_31_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_32_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_37_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_38_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_3_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_40_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_41_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_42_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_43_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_44_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_4_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_5_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_6_n_0 ;
  wire [31:0]\icmp_ln49_248_reg_8714[0]_i_7_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_7_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_8_n_0 ;
  wire \icmp_ln49_248_reg_8714[0]_i_9_n_0 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_11_n_0 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_11_n_1 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_11_n_2 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_11_n_3 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_1_n_1 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_1_n_2 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_1_n_3 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_24_n_0 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_24_n_1 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_24_n_2 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_24_n_3 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_2_n_0 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_2_n_1 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_2_n_2 ;
  wire \icmp_ln49_248_reg_8714_reg[0]_i_2_n_3 ;
  wire \icmp_ln49_253_reg_8767[0]_i_10_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_12_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_13_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_14_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_15_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_16_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_17_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_18_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_19_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_23_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_24_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_25_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_26_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_27_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_28_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_29_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_30_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_31_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_32_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_34_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_35_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_36_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_37_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_38_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_3_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_4_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_5_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_6_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_7_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_8_n_0 ;
  wire \icmp_ln49_253_reg_8767[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln49_253_reg_8767_reg[0] ;
  wire \icmp_ln49_253_reg_8767_reg[0]_0 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_11_n_0 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_11_n_1 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_11_n_2 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_11_n_3 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_1_n_1 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_1_n_2 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_1_n_3 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_22_n_0 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_22_n_1 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_22_n_2 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_22_n_3 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_2_n_0 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_2_n_1 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_2_n_2 ;
  wire \icmp_ln49_253_reg_8767_reg[0]_i_2_n_3 ;
  wire iptr;
  wire prev_iptr;
  wire prev_tptr;
  wire [31:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_12;
  wire [31:0]ram_reg_2;
  wire [2:0]ram_reg_3;
  wire [3:0]ram_reg_4;
  wire [31:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [0:0]ram_reg_9;
  wire ram_reg_i_100_n_0;
  wire ram_reg_i_100_n_1;
  wire ram_reg_i_100_n_2;
  wire ram_reg_i_100_n_3;
  wire ram_reg_i_101_n_0;
  wire ram_reg_i_101_n_1;
  wire ram_reg_i_101_n_2;
  wire ram_reg_i_101_n_3;
  wire ram_reg_i_102_n_0;
  wire ram_reg_i_102_n_1;
  wire ram_reg_i_102_n_2;
  wire ram_reg_i_102_n_3;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_103_n_1;
  wire ram_reg_i_103_n_2;
  wire ram_reg_i_103_n_3;
  wire ram_reg_i_96_n_2;
  wire ram_reg_i_96_n_3;
  wire ram_reg_i_97_n_0;
  wire ram_reg_i_97_n_1;
  wire ram_reg_i_97_n_2;
  wire ram_reg_i_97_n_3;
  wire ram_reg_i_98_n_0;
  wire ram_reg_i_98_n_1;
  wire ram_reg_i_98_n_2;
  wire ram_reg_i_98_n_3;
  wire ram_reg_i_99_n_0;
  wire ram_reg_i_99_n_1;
  wire ram_reg_i_99_n_2;
  wire ram_reg_i_99_n_3;
  wire reg_valid0;
  wire [3:0]\NLW_icmp_ln49_248_reg_8714_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_248_reg_8714_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_248_reg_8714_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_248_reg_8714_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8767_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8767_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8767_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8767_reg[0]_i_22_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_96_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_96_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0047FF47FFFF0000)) 
    \count_fu_64[0]_i_1 
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_iptr),
        .I2(DOADO[0]),
        .I3(icmp_ln32_reg_258),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [24]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [24]),
        .I5(appearances_t_q0[25]),
        .O(\icmp_ln49_248_reg_8714[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_12 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [22]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [22]),
        .I3(prev_tptr),
        .I4(DOBDO[22]),
        .I5(appearances_t_q0[23]),
        .O(\icmp_ln49_248_reg_8714[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_13 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [20]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [20]),
        .I3(prev_tptr),
        .I4(DOBDO[20]),
        .I5(appearances_t_q0[21]),
        .O(\icmp_ln49_248_reg_8714[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_14 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [18]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [18]),
        .I3(prev_tptr),
        .I4(DOBDO[18]),
        .I5(appearances_t_q0[19]),
        .O(\icmp_ln49_248_reg_8714[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_15 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [16]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [16]),
        .I3(prev_tptr),
        .I4(DOBDO[16]),
        .I5(appearances_t_q0[17]),
        .O(\icmp_ln49_248_reg_8714[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [22]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [22]),
        .I5(appearances_t_q0[23]),
        .O(\icmp_ln49_248_reg_8714[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [20]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [20]),
        .I5(appearances_t_q0[21]),
        .O(\icmp_ln49_248_reg_8714[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [18]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [18]),
        .I5(appearances_t_q0[19]),
        .O(\icmp_ln49_248_reg_8714[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [16]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [16]),
        .I5(appearances_t_q0[17]),
        .O(\icmp_ln49_248_reg_8714[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_20 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [31]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [31]),
        .I3(prev_tptr),
        .I4(DOBDO[31]),
        .O(appearances_t_q0[31]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_21 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [29]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [29]),
        .I3(prev_tptr),
        .I4(DOBDO[29]),
        .O(appearances_t_q0[29]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_22 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [27]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [27]),
        .I3(prev_tptr),
        .I4(DOBDO[27]),
        .O(appearances_t_q0[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_23 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [25]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [25]),
        .I3(prev_tptr),
        .I4(DOBDO[25]),
        .O(appearances_t_q0[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_25 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [14]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [14]),
        .I3(prev_tptr),
        .I4(DOBDO[14]),
        .I5(appearances_t_q0[15]),
        .O(\icmp_ln49_248_reg_8714[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_26 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [12]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [12]),
        .I3(prev_tptr),
        .I4(DOBDO[12]),
        .I5(appearances_t_q0[13]),
        .O(\icmp_ln49_248_reg_8714[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_27 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [10]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [10]),
        .I3(prev_tptr),
        .I4(DOBDO[10]),
        .I5(appearances_t_q0[11]),
        .O(\icmp_ln49_248_reg_8714[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_28 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [8]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [8]),
        .I3(prev_tptr),
        .I4(DOBDO[8]),
        .I5(appearances_t_q0[9]),
        .O(\icmp_ln49_248_reg_8714[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_29 
       (.I0(DOBDO[14]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [14]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [14]),
        .I5(appearances_t_q0[15]),
        .O(\icmp_ln49_248_reg_8714[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_248_reg_8714[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [30]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [30]),
        .I5(appearances_t_q0[31]),
        .O(\icmp_ln49_248_reg_8714[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_30 
       (.I0(DOBDO[12]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [12]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [12]),
        .I5(appearances_t_q0[13]),
        .O(\icmp_ln49_248_reg_8714[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_31 
       (.I0(DOBDO[10]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [10]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [10]),
        .I5(appearances_t_q0[11]),
        .O(\icmp_ln49_248_reg_8714[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_32 
       (.I0(DOBDO[8]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [8]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [8]),
        .I5(appearances_t_q0[9]),
        .O(\icmp_ln49_248_reg_8714[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_33 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [23]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [23]),
        .I3(prev_tptr),
        .I4(DOBDO[23]),
        .O(appearances_t_q0[23]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_34 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [21]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [21]),
        .I3(prev_tptr),
        .I4(DOBDO[21]),
        .O(appearances_t_q0[21]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_35 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [19]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [19]),
        .I3(prev_tptr),
        .I4(DOBDO[19]),
        .O(appearances_t_q0[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_36 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [17]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [17]),
        .I3(prev_tptr),
        .I4(DOBDO[17]),
        .O(appearances_t_q0[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_37 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [6]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [6]),
        .I3(prev_tptr),
        .I4(DOBDO[6]),
        .I5(appearances_t_q0[7]),
        .O(\icmp_ln49_248_reg_8714[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_38 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [4]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [4]),
        .I3(prev_tptr),
        .I4(DOBDO[4]),
        .I5(appearances_t_q0[5]),
        .O(\icmp_ln49_248_reg_8714[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_39 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [3]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [3]),
        .I3(prev_tptr),
        .I4(DOBDO[3]),
        .O(appearances_t_q0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_4 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [28]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [28]),
        .I3(prev_tptr),
        .I4(DOBDO[28]),
        .I5(appearances_t_q0[29]),
        .O(\icmp_ln49_248_reg_8714[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_40 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [0]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [0]),
        .I3(prev_tptr),
        .I4(DOBDO[0]),
        .I5(appearances_t_q0[1]),
        .O(\icmp_ln49_248_reg_8714[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_41 
       (.I0(DOBDO[6]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [6]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [6]),
        .I5(appearances_t_q0[7]),
        .O(\icmp_ln49_248_reg_8714[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_42 
       (.I0(DOBDO[4]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [4]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [4]),
        .I5(appearances_t_q0[5]),
        .O(\icmp_ln49_248_reg_8714[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_248_reg_8714[0]_i_43 
       (.I0(DOBDO[2]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [2]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [2]),
        .I5(appearances_t_q0[3]),
        .O(\icmp_ln49_248_reg_8714[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_44 
       (.I0(DOBDO[0]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [0]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [0]),
        .I5(appearances_t_q0[1]),
        .O(\icmp_ln49_248_reg_8714[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_45 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [15]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [15]),
        .I3(prev_tptr),
        .I4(DOBDO[15]),
        .O(appearances_t_q0[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_46 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [13]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [13]),
        .I3(prev_tptr),
        .I4(DOBDO[13]),
        .O(appearances_t_q0[13]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_47 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [11]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [11]),
        .I3(prev_tptr),
        .I4(DOBDO[11]),
        .O(appearances_t_q0[11]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_48 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [9]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [9]),
        .I3(prev_tptr),
        .I4(DOBDO[9]),
        .O(appearances_t_q0[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_49 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [7]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [7]),
        .I3(prev_tptr),
        .I4(DOBDO[7]),
        .O(appearances_t_q0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_5 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [26]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [26]),
        .I3(prev_tptr),
        .I4(DOBDO[26]),
        .I5(appearances_t_q0[27]),
        .O(\icmp_ln49_248_reg_8714[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_50 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [5]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [5]),
        .I3(prev_tptr),
        .I4(DOBDO[5]),
        .O(appearances_t_q0[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_51 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [1]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [1]),
        .I3(prev_tptr),
        .I4(DOBDO[1]),
        .O(appearances_t_q0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8714[0]_i_6 
       (.I0(\icmp_ln49_248_reg_8714[0]_i_7_0 [24]),
        .I1(reg_valid0),
        .I2(\buf_q0[1]__0 [24]),
        .I3(prev_tptr),
        .I4(DOBDO[24]),
        .I5(appearances_t_q0[25]),
        .O(\icmp_ln49_248_reg_8714[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [30]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [30]),
        .I5(appearances_t_q0[31]),
        .O(\icmp_ln49_248_reg_8714[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [28]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [28]),
        .I5(appearances_t_q0[29]),
        .O(\icmp_ln49_248_reg_8714[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8714[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [26]),
        .I3(reg_valid0),
        .I4(\icmp_ln49_248_reg_8714[0]_i_7_0 [26]),
        .I5(appearances_t_q0[27]),
        .O(\icmp_ln49_248_reg_8714[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8714_reg[0]_i_1 
       (.CI(\icmp_ln49_248_reg_8714_reg[0]_i_2_n_0 ),
        .CO({ram_reg_1,\icmp_ln49_248_reg_8714_reg[0]_i_1_n_1 ,\icmp_ln49_248_reg_8714_reg[0]_i_1_n_2 ,\icmp_ln49_248_reg_8714_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8714[0]_i_3_n_0 ,\icmp_ln49_248_reg_8714[0]_i_4_n_0 ,\icmp_ln49_248_reg_8714[0]_i_5_n_0 ,\icmp_ln49_248_reg_8714[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8714_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8714[0]_i_7_n_0 ,\icmp_ln49_248_reg_8714[0]_i_8_n_0 ,\icmp_ln49_248_reg_8714[0]_i_9_n_0 ,\icmp_ln49_248_reg_8714[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8714_reg[0]_i_11 
       (.CI(\icmp_ln49_248_reg_8714_reg[0]_i_24_n_0 ),
        .CO({\icmp_ln49_248_reg_8714_reg[0]_i_11_n_0 ,\icmp_ln49_248_reg_8714_reg[0]_i_11_n_1 ,\icmp_ln49_248_reg_8714_reg[0]_i_11_n_2 ,\icmp_ln49_248_reg_8714_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8714[0]_i_25_n_0 ,\icmp_ln49_248_reg_8714[0]_i_26_n_0 ,\icmp_ln49_248_reg_8714[0]_i_27_n_0 ,\icmp_ln49_248_reg_8714[0]_i_28_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8714_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8714[0]_i_29_n_0 ,\icmp_ln49_248_reg_8714[0]_i_30_n_0 ,\icmp_ln49_248_reg_8714[0]_i_31_n_0 ,\icmp_ln49_248_reg_8714[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8714_reg[0]_i_2 
       (.CI(\icmp_ln49_248_reg_8714_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln49_248_reg_8714_reg[0]_i_2_n_0 ,\icmp_ln49_248_reg_8714_reg[0]_i_2_n_1 ,\icmp_ln49_248_reg_8714_reg[0]_i_2_n_2 ,\icmp_ln49_248_reg_8714_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8714[0]_i_12_n_0 ,\icmp_ln49_248_reg_8714[0]_i_13_n_0 ,\icmp_ln49_248_reg_8714[0]_i_14_n_0 ,\icmp_ln49_248_reg_8714[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8714_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8714[0]_i_16_n_0 ,\icmp_ln49_248_reg_8714[0]_i_17_n_0 ,\icmp_ln49_248_reg_8714[0]_i_18_n_0 ,\icmp_ln49_248_reg_8714[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8714_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\icmp_ln49_248_reg_8714_reg[0]_i_24_n_0 ,\icmp_ln49_248_reg_8714_reg[0]_i_24_n_1 ,\icmp_ln49_248_reg_8714_reg[0]_i_24_n_2 ,\icmp_ln49_248_reg_8714_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8714[0]_i_37_n_0 ,\icmp_ln49_248_reg_8714[0]_i_38_n_0 ,appearances_t_q0[3],\icmp_ln49_248_reg_8714[0]_i_40_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8714_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8714[0]_i_41_n_0 ,\icmp_ln49_248_reg_8714[0]_i_42_n_0 ,\icmp_ln49_248_reg_8714[0]_i_43_n_0 ,\icmp_ln49_248_reg_8714[0]_i_44_n_0 }));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_10 
       (.I0(ram_reg_0[25]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [25]),
        .I2(ram_reg_0[24]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [24]),
        .O(\icmp_ln49_253_reg_8767[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_12 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [22]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[22]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [23]),
        .I4(ram_reg_0[23]),
        .O(\icmp_ln49_253_reg_8767[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_13 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [20]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[20]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [21]),
        .I4(ram_reg_0[21]),
        .O(\icmp_ln49_253_reg_8767[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_14 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [18]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[18]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [19]),
        .I4(ram_reg_0[19]),
        .O(\icmp_ln49_253_reg_8767[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_15 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [16]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[16]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [17]),
        .I4(ram_reg_0[17]),
        .O(\icmp_ln49_253_reg_8767[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_16 
       (.I0(ram_reg_0[23]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [23]),
        .I2(ram_reg_0[22]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [22]),
        .O(\icmp_ln49_253_reg_8767[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_17 
       (.I0(ram_reg_0[21]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [21]),
        .I2(ram_reg_0[20]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [20]),
        .O(\icmp_ln49_253_reg_8767[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_18 
       (.I0(ram_reg_0[19]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [19]),
        .I2(ram_reg_0[18]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [18]),
        .O(\icmp_ln49_253_reg_8767[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_19 
       (.I0(ram_reg_0[17]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [17]),
        .I2(ram_reg_0[16]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [16]),
        .O(\icmp_ln49_253_reg_8767[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_253_reg_8767[0]_i_20 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [31]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(\buf_q1[1]__0 [31]),
        .I3(prev_tptr),
        .I4(DOADO[31]),
        .O(appearances_t_q1[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_253_reg_8767[0]_i_21 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [30]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(\buf_q1[1]__0 [30]),
        .I3(prev_tptr),
        .I4(DOADO[30]),
        .O(appearances_t_q1[30]));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_23 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [14]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[14]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [15]),
        .I4(ram_reg_0[15]),
        .O(\icmp_ln49_253_reg_8767[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_24 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [12]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[12]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [13]),
        .I4(ram_reg_0[13]),
        .O(\icmp_ln49_253_reg_8767[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_25 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [10]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[10]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [11]),
        .I4(ram_reg_0[11]),
        .O(\icmp_ln49_253_reg_8767[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_26 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [8]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[8]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [9]),
        .I4(ram_reg_0[9]),
        .O(\icmp_ln49_253_reg_8767[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_27 
       (.I0(ram_reg_0[15]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [15]),
        .I2(ram_reg_0[14]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [14]),
        .O(\icmp_ln49_253_reg_8767[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_28 
       (.I0(ram_reg_0[13]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [13]),
        .I2(ram_reg_0[12]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [12]),
        .O(\icmp_ln49_253_reg_8767[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_29 
       (.I0(ram_reg_0[11]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [11]),
        .I2(ram_reg_0[10]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [10]),
        .O(\icmp_ln49_253_reg_8767[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_253_reg_8767[0]_i_3 
       (.I0(DOADO[30]),
        .I1(prev_tptr),
        .I2(\buf_q1[1]__0 [30]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [30]),
        .I5(appearances_t_q1[31]),
        .O(\icmp_ln49_253_reg_8767[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_30 
       (.I0(ram_reg_0[9]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [9]),
        .I2(ram_reg_0[8]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [8]),
        .O(\icmp_ln49_253_reg_8767[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_31 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [6]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[6]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [7]),
        .I4(ram_reg_0[7]),
        .O(\icmp_ln49_253_reg_8767[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_32 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [4]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[4]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [5]),
        .I4(ram_reg_0[5]),
        .O(\icmp_ln49_253_reg_8767[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_253_reg_8767[0]_i_33 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [3]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(\buf_q1[1]__0 [3]),
        .I3(prev_tptr),
        .I4(DOADO[3]),
        .O(appearances_t_q1[3]));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_34 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [0]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[0]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [1]),
        .I4(ram_reg_0[1]),
        .O(\icmp_ln49_253_reg_8767[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_35 
       (.I0(ram_reg_0[7]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [7]),
        .I2(ram_reg_0[6]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [6]),
        .O(\icmp_ln49_253_reg_8767[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_36 
       (.I0(ram_reg_0[5]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [5]),
        .I2(ram_reg_0[4]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [4]),
        .O(\icmp_ln49_253_reg_8767[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_253_reg_8767[0]_i_37 
       (.I0(DOADO[2]),
        .I1(prev_tptr),
        .I2(\buf_q1[1]__0 [2]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [2]),
        .I5(appearances_t_q1[3]),
        .O(\icmp_ln49_253_reg_8767[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_38 
       (.I0(ram_reg_0[1]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [1]),
        .I2(ram_reg_0[0]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [0]),
        .O(\icmp_ln49_253_reg_8767[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_4 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [28]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[28]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [29]),
        .I4(ram_reg_0[29]),
        .O(\icmp_ln49_253_reg_8767[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_5 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [26]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[26]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [27]),
        .I4(ram_reg_0[27]),
        .O(\icmp_ln49_253_reg_8767[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8767[0]_i_6 
       (.I0(\icmp_ln49_253_reg_8767_reg[0] [24]),
        .I1(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I2(ram_reg_0[24]),
        .I3(\icmp_ln49_253_reg_8767_reg[0] [25]),
        .I4(ram_reg_0[25]),
        .O(\icmp_ln49_253_reg_8767[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_253_reg_8767[0]_i_7 
       (.I0(DOADO[31]),
        .I1(prev_tptr),
        .I2(\buf_q1[1]__0 [31]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [31]),
        .I5(appearances_t_q1[30]),
        .O(\icmp_ln49_253_reg_8767[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_8 
       (.I0(ram_reg_0[29]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [29]),
        .I2(ram_reg_0[28]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [28]),
        .O(\icmp_ln49_253_reg_8767[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8767[0]_i_9 
       (.I0(ram_reg_0[27]),
        .I1(\icmp_ln49_253_reg_8767_reg[0] [27]),
        .I2(ram_reg_0[26]),
        .I3(\icmp_ln49_253_reg_8767_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8767_reg[0] [26]),
        .O(\icmp_ln49_253_reg_8767[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8767_reg[0]_i_1 
       (.CI(\icmp_ln49_253_reg_8767_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln49_253_reg_8767_reg[0]_i_1_n_1 ,\icmp_ln49_253_reg_8767_reg[0]_i_1_n_2 ,\icmp_ln49_253_reg_8767_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8767[0]_i_3_n_0 ,\icmp_ln49_253_reg_8767[0]_i_4_n_0 ,\icmp_ln49_253_reg_8767[0]_i_5_n_0 ,\icmp_ln49_253_reg_8767[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8767_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8767[0]_i_7_n_0 ,\icmp_ln49_253_reg_8767[0]_i_8_n_0 ,\icmp_ln49_253_reg_8767[0]_i_9_n_0 ,\icmp_ln49_253_reg_8767[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8767_reg[0]_i_11 
       (.CI(\icmp_ln49_253_reg_8767_reg[0]_i_22_n_0 ),
        .CO({\icmp_ln49_253_reg_8767_reg[0]_i_11_n_0 ,\icmp_ln49_253_reg_8767_reg[0]_i_11_n_1 ,\icmp_ln49_253_reg_8767_reg[0]_i_11_n_2 ,\icmp_ln49_253_reg_8767_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8767[0]_i_23_n_0 ,\icmp_ln49_253_reg_8767[0]_i_24_n_0 ,\icmp_ln49_253_reg_8767[0]_i_25_n_0 ,\icmp_ln49_253_reg_8767[0]_i_26_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8767_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8767[0]_i_27_n_0 ,\icmp_ln49_253_reg_8767[0]_i_28_n_0 ,\icmp_ln49_253_reg_8767[0]_i_29_n_0 ,\icmp_ln49_253_reg_8767[0]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8767_reg[0]_i_2 
       (.CI(\icmp_ln49_253_reg_8767_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln49_253_reg_8767_reg[0]_i_2_n_0 ,\icmp_ln49_253_reg_8767_reg[0]_i_2_n_1 ,\icmp_ln49_253_reg_8767_reg[0]_i_2_n_2 ,\icmp_ln49_253_reg_8767_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8767[0]_i_12_n_0 ,\icmp_ln49_253_reg_8767[0]_i_13_n_0 ,\icmp_ln49_253_reg_8767[0]_i_14_n_0 ,\icmp_ln49_253_reg_8767[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8767_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8767[0]_i_16_n_0 ,\icmp_ln49_253_reg_8767[0]_i_17_n_0 ,\icmp_ln49_253_reg_8767[0]_i_18_n_0 ,\icmp_ln49_253_reg_8767[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8767_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\icmp_ln49_253_reg_8767_reg[0]_i_22_n_0 ,\icmp_ln49_253_reg_8767_reg[0]_i_22_n_1 ,\icmp_ln49_253_reg_8767_reg[0]_i_22_n_2 ,\icmp_ln49_253_reg_8767_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8767[0]_i_31_n_0 ,\icmp_ln49_253_reg_8767[0]_i_32_n_0 ,appearances_t_q1[3],\icmp_ln49_253_reg_8767[0]_i_34_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8767_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8767[0]_i_35_n_0 ,\icmp_ln49_253_reg_8767[0]_i_36_n_0 ,\icmp_ln49_253_reg_8767[0]_i_37_n_0 ,\icmp_ln49_253_reg_8767[0]_i_38_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/appearances_U/gen_buffer[1].byte_count_appearances_RAM_AUTO_1R1W_memcore_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ram_reg_3[2:1],\buf_a1[1]_4 [5:3],ram_reg_3[0],\buf_a1[1]_4 [1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ram_reg_4[3],\buf_a0[1]_6 ,ram_reg_4[2:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(ram_reg_5),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\buf_q1[1]__0 ),
        .DOBDO(\buf_q0[1]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\buf_ce1[1]_11 ),
        .ENBWREN(\buf_ce0[1]_9 ),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\buf_we1[1]_2 ,\buf_we1[1]_2 ,\buf_we1[1]_2 ,\buf_we1[1]_2 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\buf_we0[1]_0 ,\buf_we0[1]_0 ,\buf_we0[1]_0 ,\buf_we0[1]_0 }));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_10
       (.I0(ram_reg_8),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .O(\buf_a1[1]_4 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_100
       (.CI(ram_reg_i_101_n_0),
        .CO({ram_reg_i_100_n_0,ram_reg_i_100_n_1,ram_reg_i_100_n_2,ram_reg_i_100_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[15:12]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_101
       (.CI(ram_reg_i_102_n_0),
        .CO({ram_reg_i_101_n_0,ram_reg_i_101_n_1,ram_reg_i_101_n_2,ram_reg_i_101_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[11:8]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_102
       (.CI(ram_reg_i_103_n_0),
        .CO({ram_reg_i_102_n_0,ram_reg_i_102_n_1,ram_reg_i_102_n_2,ram_reg_i_102_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[7:4]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_103
       (.CI(1'b0),
        .CO({ram_reg_i_103_n_0,ram_reg_i_103_n_1,ram_reg_i_103_n_2,ram_reg_i_103_n_3}),
        .CYINIT(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[3:0]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [4:1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_12
       (.I0(count_threshold_U0_appearances_address0[3]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[3]),
        .O(\buf_a0[1]_6 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_13
       (.I0(count_threshold_U0_appearances_address0[2]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[2]),
        .O(\buf_a0[1]_6 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_14
       (.I0(count_threshold_U0_appearances_address0[1]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[1]),
        .O(\buf_a0[1]_6 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_15
       (.I0(count_threshold_U0_appearances_address0[0]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[0]),
        .O(\buf_a0[1]_6 [3]));
  LUT6 #(
    .INIT(64'hEEEEF000F000F000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_8),
        .I1(ram_reg_12),
        .I2(count_appearances_U0_appearances_ce1),
        .I3(iptr),
        .I4(ram_reg_7),
        .I5(ram_reg_6),
        .O(\buf_ce1[1]_11 ));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_232
       (.I0(\buf_q1[1]__0 [31]),
        .I1(prev_iptr),
        .I2(DOADO[31]),
        .I3(Q[31]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [31]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_233
       (.I0(\buf_q1[1]__0 [30]),
        .I1(prev_iptr),
        .I2(DOADO[30]),
        .I3(Q[30]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [30]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_234
       (.I0(\buf_q1[1]__0 [29]),
        .I1(prev_iptr),
        .I2(DOADO[29]),
        .I3(Q[29]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [29]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_235
       (.I0(\buf_q1[1]__0 [28]),
        .I1(prev_iptr),
        .I2(DOADO[28]),
        .I3(Q[28]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [28]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_236
       (.I0(\buf_q1[1]__0 [27]),
        .I1(prev_iptr),
        .I2(DOADO[27]),
        .I3(Q[27]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [27]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_237
       (.I0(\buf_q1[1]__0 [26]),
        .I1(prev_iptr),
        .I2(DOADO[26]),
        .I3(Q[26]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [26]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_238
       (.I0(\buf_q1[1]__0 [25]),
        .I1(prev_iptr),
        .I2(DOADO[25]),
        .I3(Q[25]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [25]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_239
       (.I0(\buf_q1[1]__0 [24]),
        .I1(prev_iptr),
        .I2(DOADO[24]),
        .I3(Q[24]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [24]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_240
       (.I0(\buf_q1[1]__0 [23]),
        .I1(prev_iptr),
        .I2(DOADO[23]),
        .I3(Q[23]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [23]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_241
       (.I0(\buf_q1[1]__0 [22]),
        .I1(prev_iptr),
        .I2(DOADO[22]),
        .I3(Q[22]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [22]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_242
       (.I0(\buf_q1[1]__0 [21]),
        .I1(prev_iptr),
        .I2(DOADO[21]),
        .I3(Q[21]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [21]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_243
       (.I0(\buf_q1[1]__0 [20]),
        .I1(prev_iptr),
        .I2(DOADO[20]),
        .I3(Q[20]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [20]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_244
       (.I0(\buf_q1[1]__0 [19]),
        .I1(prev_iptr),
        .I2(DOADO[19]),
        .I3(Q[19]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [19]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_245
       (.I0(\buf_q1[1]__0 [18]),
        .I1(prev_iptr),
        .I2(DOADO[18]),
        .I3(Q[18]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [18]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_246
       (.I0(\buf_q1[1]__0 [17]),
        .I1(prev_iptr),
        .I2(DOADO[17]),
        .I3(Q[17]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [17]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_247
       (.I0(\buf_q1[1]__0 [16]),
        .I1(prev_iptr),
        .I2(DOADO[16]),
        .I3(Q[16]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [16]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_248
       (.I0(\buf_q1[1]__0 [15]),
        .I1(prev_iptr),
        .I2(DOADO[15]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_249
       (.I0(\buf_q1[1]__0 [14]),
        .I1(prev_iptr),
        .I2(DOADO[14]),
        .I3(Q[14]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [14]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_250
       (.I0(\buf_q1[1]__0 [13]),
        .I1(prev_iptr),
        .I2(DOADO[13]),
        .I3(Q[13]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [13]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_251
       (.I0(\buf_q1[1]__0 [12]),
        .I1(prev_iptr),
        .I2(DOADO[12]),
        .I3(Q[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [12]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_252
       (.I0(\buf_q1[1]__0 [11]),
        .I1(prev_iptr),
        .I2(DOADO[11]),
        .I3(Q[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [11]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_253
       (.I0(\buf_q1[1]__0 [10]),
        .I1(prev_iptr),
        .I2(DOADO[10]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [10]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_254
       (.I0(\buf_q1[1]__0 [9]),
        .I1(prev_iptr),
        .I2(DOADO[9]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [9]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_255
       (.I0(\buf_q1[1]__0 [8]),
        .I1(prev_iptr),
        .I2(DOADO[8]),
        .I3(Q[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [8]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_256
       (.I0(\buf_q1[1]__0 [7]),
        .I1(prev_iptr),
        .I2(DOADO[7]),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [7]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_257
       (.I0(\buf_q1[1]__0 [6]),
        .I1(prev_iptr),
        .I2(DOADO[6]),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [6]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_258
       (.I0(\buf_q1[1]__0 [5]),
        .I1(prev_iptr),
        .I2(DOADO[5]),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [5]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_259
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_iptr),
        .I2(DOADO[0]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [0]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_260
       (.I0(\buf_q1[1]__0 [4]),
        .I1(prev_iptr),
        .I2(DOADO[4]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [4]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_261
       (.I0(\buf_q1[1]__0 [3]),
        .I1(prev_iptr),
        .I2(DOADO[3]),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [3]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_262
       (.I0(\buf_q1[1]__0 [2]),
        .I1(prev_iptr),
        .I2(DOADO[2]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [2]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_263
       (.I0(\buf_q1[1]__0 [1]),
        .I1(prev_iptr),
        .I2(DOADO[1]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_258),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [1]));
  LUT6 #(
    .INIT(64'hF0F0EE00EE00EE00)) 
    ram_reg_i_2__0
       (.I0(ram_reg_11),
        .I1(count_appearances_U0_appearances_ce1),
        .I2(count_threshold_U0_appearances_ce0),
        .I3(iptr),
        .I4(ram_reg_7),
        .I5(ram_reg_6),
        .O(\buf_ce0[1]_9 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(count_threshold_U0_appearances_address1[3]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[3]),
        .O(\buf_a1[1]_4 [5]));
  LUT4 #(
    .INIT(16'h7000)) 
    ram_reg_i_51
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(iptr),
        .I3(count_appearances_U0_appearances_we1),
        .O(\buf_we1[1]_2 ));
  LUT4 #(
    .INIT(16'h7000)) 
    ram_reg_i_52
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(iptr),
        .I3(count_appearances_U0_appearances_we0),
        .O(\buf_we0[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_53__0
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(count_threshold_U0_appearances_address1[2]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[2]),
        .O(\buf_a1[1]_4 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(count_threshold_U0_appearances_address1[1]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[1]),
        .O(\buf_a1[1]_4 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[0]),
        .O(\buf_a1[1]_4 [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_96
       (.CI(ram_reg_i_97_n_0),
        .CO({NLW_ram_reg_i_96_CO_UNCONNECTED[3:2],ram_reg_i_96_n_2,ram_reg_i_96_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_96_O_UNCONNECTED[3],count_1_fu_198_p2[30:28]}),
        .S({1'b0,\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_97
       (.CI(ram_reg_i_98_n_0),
        .CO({ram_reg_i_97_n_0,ram_reg_i_97_n_1,ram_reg_i_97_n_2,ram_reg_i_97_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[27:24]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_98
       (.CI(ram_reg_i_99_n_0),
        .CO({ram_reg_i_98_n_0,ram_reg_i_98_n_1,ram_reg_i_98_n_2,ram_reg_i_98_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[23:20]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_99
       (.CI(ram_reg_i_100_n_0),
        .CO({ram_reg_i_99_n_0,ram_reg_i_99_n_1,ram_reg_i_99_n_2,ram_reg_i_99_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_198_p2[19:16]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2893/ap_sig_allocacmp_count_load_2 [20:17]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[0]_i_1 
       (.I0(\buf_q0[1]__0 [0]),
        .I1(prev_tptr),
        .I2(DOBDO[0]),
        .O(ram_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[10]_i_1 
       (.I0(\buf_q0[1]__0 [10]),
        .I1(prev_tptr),
        .I2(DOBDO[10]),
        .O(ram_reg_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[11]_i_1 
       (.I0(\buf_q0[1]__0 [11]),
        .I1(prev_tptr),
        .I2(DOBDO[11]),
        .O(ram_reg_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[12]_i_1 
       (.I0(\buf_q0[1]__0 [12]),
        .I1(prev_tptr),
        .I2(DOBDO[12]),
        .O(ram_reg_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[13]_i_1 
       (.I0(\buf_q0[1]__0 [13]),
        .I1(prev_tptr),
        .I2(DOBDO[13]),
        .O(ram_reg_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[14]_i_1 
       (.I0(\buf_q0[1]__0 [14]),
        .I1(prev_tptr),
        .I2(DOBDO[14]),
        .O(ram_reg_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[15]_i_1 
       (.I0(\buf_q0[1]__0 [15]),
        .I1(prev_tptr),
        .I2(DOBDO[15]),
        .O(ram_reg_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[16]_i_1 
       (.I0(\buf_q0[1]__0 [16]),
        .I1(prev_tptr),
        .I2(DOBDO[16]),
        .O(ram_reg_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[17]_i_1 
       (.I0(\buf_q0[1]__0 [17]),
        .I1(prev_tptr),
        .I2(DOBDO[17]),
        .O(ram_reg_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[18]_i_1 
       (.I0(\buf_q0[1]__0 [18]),
        .I1(prev_tptr),
        .I2(DOBDO[18]),
        .O(ram_reg_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[19]_i_1 
       (.I0(\buf_q0[1]__0 [19]),
        .I1(prev_tptr),
        .I2(DOBDO[19]),
        .O(ram_reg_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[1]_i_1 
       (.I0(\buf_q0[1]__0 [1]),
        .I1(prev_tptr),
        .I2(DOBDO[1]),
        .O(ram_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[20]_i_1 
       (.I0(\buf_q0[1]__0 [20]),
        .I1(prev_tptr),
        .I2(DOBDO[20]),
        .O(ram_reg_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[21]_i_1 
       (.I0(\buf_q0[1]__0 [21]),
        .I1(prev_tptr),
        .I2(DOBDO[21]),
        .O(ram_reg_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[22]_i_1 
       (.I0(\buf_q0[1]__0 [22]),
        .I1(prev_tptr),
        .I2(DOBDO[22]),
        .O(ram_reg_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[23]_i_1 
       (.I0(\buf_q0[1]__0 [23]),
        .I1(prev_tptr),
        .I2(DOBDO[23]),
        .O(ram_reg_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[24]_i_1 
       (.I0(\buf_q0[1]__0 [24]),
        .I1(prev_tptr),
        .I2(DOBDO[24]),
        .O(ram_reg_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[25]_i_1 
       (.I0(\buf_q0[1]__0 [25]),
        .I1(prev_tptr),
        .I2(DOBDO[25]),
        .O(ram_reg_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[26]_i_1 
       (.I0(\buf_q0[1]__0 [26]),
        .I1(prev_tptr),
        .I2(DOBDO[26]),
        .O(ram_reg_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[27]_i_1 
       (.I0(\buf_q0[1]__0 [27]),
        .I1(prev_tptr),
        .I2(DOBDO[27]),
        .O(ram_reg_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[28]_i_1 
       (.I0(\buf_q0[1]__0 [28]),
        .I1(prev_tptr),
        .I2(DOBDO[28]),
        .O(ram_reg_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[29]_i_1 
       (.I0(\buf_q0[1]__0 [29]),
        .I1(prev_tptr),
        .I2(DOBDO[29]),
        .O(ram_reg_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[2]_i_1 
       (.I0(\buf_q0[1]__0 [2]),
        .I1(prev_tptr),
        .I2(DOBDO[2]),
        .O(ram_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[30]_i_1 
       (.I0(\buf_q0[1]__0 [30]),
        .I1(prev_tptr),
        .I2(DOBDO[30]),
        .O(ram_reg_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[31]_i_2 
       (.I0(\buf_q0[1]__0 [31]),
        .I1(prev_tptr),
        .I2(DOBDO[31]),
        .O(ram_reg_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[3]_i_1 
       (.I0(\buf_q0[1]__0 [3]),
        .I1(prev_tptr),
        .I2(DOBDO[3]),
        .O(ram_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[4]_i_1 
       (.I0(\buf_q0[1]__0 [4]),
        .I1(prev_tptr),
        .I2(DOBDO[4]),
        .O(ram_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[5]_i_1 
       (.I0(\buf_q0[1]__0 [5]),
        .I1(prev_tptr),
        .I2(DOBDO[5]),
        .O(ram_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[6]_i_1 
       (.I0(\buf_q0[1]__0 [6]),
        .I1(prev_tptr),
        .I2(DOBDO[6]),
        .O(ram_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[7]_i_1 
       (.I0(\buf_q0[1]__0 [7]),
        .I1(prev_tptr),
        .I2(DOBDO[7]),
        .O(ram_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[8]_i_1 
       (.I0(\buf_q0[1]__0 [8]),
        .I1(prev_tptr),
        .I2(DOBDO[8]),
        .O(ram_reg_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[9]_i_1 
       (.I0(\buf_q0[1]__0 [9]),
        .I1(prev_tptr),
        .I2(DOBDO[9]),
        .O(ram_reg_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[0]_i_1 
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_tptr),
        .I2(DOADO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[10]_i_1 
       (.I0(\buf_q1[1]__0 [10]),
        .I1(prev_tptr),
        .I2(DOADO[10]),
        .O(ram_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[11]_i_1 
       (.I0(\buf_q1[1]__0 [11]),
        .I1(prev_tptr),
        .I2(DOADO[11]),
        .O(ram_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[12]_i_1 
       (.I0(\buf_q1[1]__0 [12]),
        .I1(prev_tptr),
        .I2(DOADO[12]),
        .O(ram_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[13]_i_1 
       (.I0(\buf_q1[1]__0 [13]),
        .I1(prev_tptr),
        .I2(DOADO[13]),
        .O(ram_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[14]_i_1 
       (.I0(\buf_q1[1]__0 [14]),
        .I1(prev_tptr),
        .I2(DOADO[14]),
        .O(ram_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[15]_i_1 
       (.I0(\buf_q1[1]__0 [15]),
        .I1(prev_tptr),
        .I2(DOADO[15]),
        .O(ram_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[16]_i_1 
       (.I0(\buf_q1[1]__0 [16]),
        .I1(prev_tptr),
        .I2(DOADO[16]),
        .O(ram_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[17]_i_1 
       (.I0(\buf_q1[1]__0 [17]),
        .I1(prev_tptr),
        .I2(DOADO[17]),
        .O(ram_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[18]_i_1 
       (.I0(\buf_q1[1]__0 [18]),
        .I1(prev_tptr),
        .I2(DOADO[18]),
        .O(ram_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[19]_i_1 
       (.I0(\buf_q1[1]__0 [19]),
        .I1(prev_tptr),
        .I2(DOADO[19]),
        .O(ram_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[1]_i_1 
       (.I0(\buf_q1[1]__0 [1]),
        .I1(prev_tptr),
        .I2(DOADO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[20]_i_1 
       (.I0(\buf_q1[1]__0 [20]),
        .I1(prev_tptr),
        .I2(DOADO[20]),
        .O(ram_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[21]_i_1 
       (.I0(\buf_q1[1]__0 [21]),
        .I1(prev_tptr),
        .I2(DOADO[21]),
        .O(ram_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[22]_i_1 
       (.I0(\buf_q1[1]__0 [22]),
        .I1(prev_tptr),
        .I2(DOADO[22]),
        .O(ram_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[23]_i_1 
       (.I0(\buf_q1[1]__0 [23]),
        .I1(prev_tptr),
        .I2(DOADO[23]),
        .O(ram_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[24]_i_1 
       (.I0(\buf_q1[1]__0 [24]),
        .I1(prev_tptr),
        .I2(DOADO[24]),
        .O(ram_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[25]_i_1 
       (.I0(\buf_q1[1]__0 [25]),
        .I1(prev_tptr),
        .I2(DOADO[25]),
        .O(ram_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[26]_i_1 
       (.I0(\buf_q1[1]__0 [26]),
        .I1(prev_tptr),
        .I2(DOADO[26]),
        .O(ram_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[27]_i_1 
       (.I0(\buf_q1[1]__0 [27]),
        .I1(prev_tptr),
        .I2(DOADO[27]),
        .O(ram_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[28]_i_1 
       (.I0(\buf_q1[1]__0 [28]),
        .I1(prev_tptr),
        .I2(DOADO[28]),
        .O(ram_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[29]_i_1 
       (.I0(\buf_q1[1]__0 [29]),
        .I1(prev_tptr),
        .I2(DOADO[29]),
        .O(ram_reg_0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[2]_i_1 
       (.I0(\buf_q1[1]__0 [2]),
        .I1(prev_tptr),
        .I2(DOADO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[30]_i_1 
       (.I0(\buf_q1[1]__0 [30]),
        .I1(prev_tptr),
        .I2(DOADO[30]),
        .O(ram_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[31]_i_2 
       (.I0(\buf_q1[1]__0 [31]),
        .I1(prev_tptr),
        .I2(DOADO[31]),
        .O(ram_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[3]_i_1 
       (.I0(\buf_q1[1]__0 [3]),
        .I1(prev_tptr),
        .I2(DOADO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[4]_i_1 
       (.I0(\buf_q1[1]__0 [4]),
        .I1(prev_tptr),
        .I2(DOADO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[5]_i_1 
       (.I0(\buf_q1[1]__0 [5]),
        .I1(prev_tptr),
        .I2(DOADO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[6]_i_1 
       (.I0(\buf_q1[1]__0 [6]),
        .I1(prev_tptr),
        .I2(DOADO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[7]_i_1 
       (.I0(\buf_q1[1]__0 [7]),
        .I1(prev_tptr),
        .I2(DOADO[7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[8]_i_1 
       (.I0(\buf_q1[1]__0 [8]),
        .I1(prev_tptr),
        .I2(DOADO[8]),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[9]_i_1 
       (.I0(\buf_q1[1]__0 [9]),
        .I1(prev_tptr),
        .I2(DOADO[9]),
        .O(ram_reg_0[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_control_s_axi
   (interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    Q,
    count_appearances_U0_ap_start,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    SR,
    ap_idle,
    ap_clk,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WDATA,
    \int_output_r_reg[0]_0 ,
    count_threshold_U0_ap_start,
    int_ap_start_reg_0,
    s_axi_control_AWADDR,
    D);
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [31:0]Q;
  output count_appearances_U0_ap_start;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_idle;
  input ap_clk;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input [31:0]s_axi_control_WDATA;
  input [1:0]\int_output_r_reg[0]_0 ;
  input count_threshold_U0_ap_start;
  input [1:0]int_ap_start_reg_0;
  input [4:0]s_axi_control_AWADDR;
  input [8:0]D;

  wire [8:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_idle;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire count_appearances_U0_ap_start;
  wire count_threshold_U0_ap_start;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_2_n_0;
  wire [1:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire \int_input_r[0]_i_1_n_0 ;
  wire \int_input_r[10]_i_1_n_0 ;
  wire \int_input_r[11]_i_1_n_0 ;
  wire \int_input_r[12]_i_1_n_0 ;
  wire \int_input_r[13]_i_1_n_0 ;
  wire \int_input_r[14]_i_1_n_0 ;
  wire \int_input_r[15]_i_1_n_0 ;
  wire \int_input_r[16]_i_1_n_0 ;
  wire \int_input_r[17]_i_1_n_0 ;
  wire \int_input_r[18]_i_1_n_0 ;
  wire \int_input_r[19]_i_1_n_0 ;
  wire \int_input_r[1]_i_1_n_0 ;
  wire \int_input_r[20]_i_1_n_0 ;
  wire \int_input_r[21]_i_1_n_0 ;
  wire \int_input_r[22]_i_1_n_0 ;
  wire \int_input_r[23]_i_1_n_0 ;
  wire \int_input_r[24]_i_1_n_0 ;
  wire \int_input_r[25]_i_1_n_0 ;
  wire \int_input_r[26]_i_1_n_0 ;
  wire \int_input_r[27]_i_1_n_0 ;
  wire \int_input_r[28]_i_1_n_0 ;
  wire \int_input_r[29]_i_1_n_0 ;
  wire \int_input_r[2]_i_1_n_0 ;
  wire \int_input_r[30]_i_1_n_0 ;
  wire \int_input_r[31]_i_1_n_0 ;
  wire \int_input_r[31]_i_2_n_0 ;
  wire \int_input_r[31]_i_3_n_0 ;
  wire \int_input_r[3]_i_1_n_0 ;
  wire \int_input_r[4]_i_1_n_0 ;
  wire \int_input_r[5]_i_1_n_0 ;
  wire \int_input_r[6]_i_1_n_0 ;
  wire \int_input_r[7]_i_1_n_0 ;
  wire \int_input_r[8]_i_1_n_0 ;
  wire \int_input_r[9]_i_1_n_0 ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [8:0]int_output_r;
  wire int_output_r_ap_vld;
  wire int_output_r_ap_vld_i_1_n_0;
  wire int_output_r_ap_vld_i_2_n_0;
  wire [1:0]\int_output_r_reg[0]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF1D0C1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAAAAAAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(\int_output_r_reg[0]_0 [0]),
        .I2(count_threshold_U0_ap_start),
        .I3(count_appearances_U0_ap_start),
        .I4(int_ap_start_reg_0[0]),
        .I5(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(SR));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFFFEFEF00FF0000)) 
    int_ap_ready_i_1
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(p_3_in[7]),
        .I4(int_ap_start_reg_0[1]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBBFBB88888F88)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(int_ap_start_reg_0[1]),
        .I2(int_ap_start_i_2_n_0),
        .I3(s_axi_control_WDATA[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(count_appearances_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_ap_start_i_2
       (.I0(\int_input_r[31]_i_3_n_0 ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_ap_start_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(count_appearances_U0_ap_start),
        .R(SR));
  LUT4 #(
    .INIT(16'hFE02)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_ap_start_i_2_n_0),
        .I3(p_3_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_3_in[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_ap_start_i_2_n_0),
        .I3(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_input_r[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(\int_input_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(\int_input_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(\int_input_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(\int_input_r[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(\int_input_r[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(\int_input_r[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[15]),
        .O(\int_input_r[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(\int_input_r[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[17]),
        .O(\int_input_r[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[18]),
        .O(\int_input_r[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[19]),
        .O(\int_input_r[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(\int_input_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[20]),
        .O(\int_input_r[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[21]),
        .O(\int_input_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[22]),
        .O(\int_input_r[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[23]),
        .O(\int_input_r[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[24]),
        .O(\int_input_r[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[25]),
        .O(\int_input_r[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[26]),
        .O(\int_input_r[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[27]),
        .O(\int_input_r[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[28]),
        .O(\int_input_r[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[29]),
        .O(\int_input_r[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(\int_input_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[30]),
        .O(\int_input_r[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_input_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_input_r[31]_i_3_n_0 ),
        .O(\int_input_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[31]),
        .O(\int_input_r[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_input_r[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\int_input_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(\int_input_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(\int_input_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(\int_input_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(\int_input_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[7]),
        .O(\int_input_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(\int_input_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(\int_input_r[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[31]_i_2_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(\int_input_r[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_output_r_reg[0]_0 [1]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(\int_ier_reg_n_0_[1] ),
        .I1(int_ap_start_reg_0[1]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    int_output_r_ap_vld_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(int_output_r_ap_vld_i_2_n_0),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(\int_output_r_reg[0]_0 [1]),
        .I5(int_output_r_ap_vld),
        .O(int_output_r_ap_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_output_r_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(int_output_r_ap_vld_i_2_n_0));
  FDRE int_output_r_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_output_r_ap_vld_i_1_n_0),
        .Q(int_output_r_ap_vld),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[0]),
        .Q(int_output_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[1]),
        .Q(int_output_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[2]),
        .Q(int_output_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[3]),
        .Q(int_output_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[4]),
        .Q(int_output_r[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[5]),
        .Q(int_output_r[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[6]),
        .Q(int_output_r[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[7]),
        .Q(int_output_r[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[8]),
        .Q(int_output_r[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(\int_output_r_reg[0]_0 [1]),
        .I2(auto_restart_status_reg_n_0),
        .I3(p_3_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(ar_hs),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h000C000A)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[4]),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(count_appearances_U0_ap_start),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[0]_i_3 
       (.I0(Q[0]),
        .I1(int_output_r[0]),
        .I2(int_output_r_ap_vld),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000C0005)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[4]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h3437F4F7)) 
    \rdata[1]_i_2 
       (.I0(\int_ier_reg_n_0_[1] ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(int_task_ap_done),
        .I4(data3[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2320)) 
    \rdata[1]_i_3 
       (.I0(int_output_r[1]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(Q[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0F0A0E0E0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\rdata[2]_i_2_n_0 ),
        .I3(int_output_r[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h000000000000FF10)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_3_in[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hA0A0A0A0F0A0E0E0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\rdata[3]_i_2_n_0 ),
        .I3(int_output_r[3]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h000000000000FF10)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(int_ap_ready),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \rdata[4]_i_1 
       (.I0(int_output_r[4]),
        .I1(Q[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \rdata[5]_i_1 
       (.I0(int_output_r[5]),
        .I1(Q[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \rdata[6]_i_1 
       (.I0(int_output_r[6]),
        .I1(Q[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hA0A0A0A0F0A0E0E0)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(int_output_r[7]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF10)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_3_in[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \rdata[8]_i_1 
       (.I0(int_output_r[8]),
        .I1(Q[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    \rdata[9]_i_1 
       (.I0(Q[9]),
        .I1(interrupt),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(\rdata[9]_i_2_n_0 ),
        .O(rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(Q[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances
   (icmp_ln32_reg_258,
    ap_enable_reg_pp0_iter3,
    ap_done_reg,
    Q,
    count_appearances_U0_appearances_we0,
    count_appearances_U0_appearances_we1,
    \ap_CS_fsm_reg[130]_0 ,
    count_appearances_U0_appearances_ce1,
    count_appearances_U0_ap_done,
    in,
    count_appearances_U0_appearances_address1,
    count_appearances_U0_appearances_address0,
    \prev_1_fu_56_reg[1] ,
    \prev_2_reg_251_reg[0] ,
    ram_reg_i_115_0,
    \ap_CS_fsm_reg[130]_1 ,
    \bus_wide_gen.data_valid_reg ,
    \count_fu_64_reg[31] ,
    DIBDI,
    ap_idle,
    push,
    empty_n_reg,
    ADDRBWRADDR,
    ap_clk,
    SR,
    D,
    count_1_fu_198_p2,
    gmem_RVALID,
    \ap_CS_fsm_reg[128]_0 ,
    ap_rst_n,
    count_appearances_U0_ap_continue,
    ram_reg_i_104_0,
    gmem_ARREADY,
    \gmem_addr_reg_2941_reg[31]_0 ,
    count_appearances_U0_ap_start,
    tptr,
    count_threshold_U0_ap_start,
    ram_reg,
    ram_reg_0,
    int_ap_idle_reg,
    count_threshold_U0_appearances_address0,
    \prev_2_reg_251_reg[7] );
  output icmp_ln32_reg_258;
  output ap_enable_reg_pp0_iter3;
  output ap_done_reg;
  output [31:0]Q;
  output count_appearances_U0_appearances_we0;
  output count_appearances_U0_appearances_we1;
  output [4:0]\ap_CS_fsm_reg[130]_0 ;
  output count_appearances_U0_appearances_ce1;
  output count_appearances_U0_ap_done;
  output [32:0]in;
  output [6:0]count_appearances_U0_appearances_address1;
  output [5:0]count_appearances_U0_appearances_address0;
  output \prev_1_fu_56_reg[1] ;
  output [0:0]\prev_2_reg_251_reg[0] ;
  output ram_reg_i_115_0;
  output \ap_CS_fsm_reg[130]_1 ;
  output \bus_wide_gen.data_valid_reg ;
  output [31:0]\count_fu_64_reg[31] ;
  output [31:0]DIBDI;
  output ap_idle;
  output push;
  output [0:0]empty_n_reg;
  output [0:0]ADDRBWRADDR;
  input ap_clk;
  input [0:0]SR;
  input [0:0]D;
  input [30:0]count_1_fu_198_p2;
  input gmem_RVALID;
  input [1:0]\ap_CS_fsm_reg[128]_0 ;
  input ap_rst_n;
  input count_appearances_U0_ap_continue;
  input ram_reg_i_104_0;
  input gmem_ARREADY;
  input [31:0]\gmem_addr_reg_2941_reg[31]_0 ;
  input count_appearances_U0_ap_start;
  input tptr;
  input count_threshold_U0_ap_start;
  input ram_reg;
  input ram_reg_0;
  input [0:0]int_ap_idle_reg;
  input [0:0]count_threshold_U0_appearances_address0;
  input [7:0]\prev_2_reg_251_reg[7] ;

  wire [0:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [31:0]DIBDI;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[118]_i_10_n_0 ;
  wire \ap_CS_fsm[118]_i_11_n_0 ;
  wire \ap_CS_fsm[118]_i_12_n_0 ;
  wire \ap_CS_fsm[118]_i_13_n_0 ;
  wire \ap_CS_fsm[118]_i_14_n_0 ;
  wire \ap_CS_fsm[118]_i_15_n_0 ;
  wire \ap_CS_fsm[118]_i_16_n_0 ;
  wire \ap_CS_fsm[118]_i_17_n_0 ;
  wire \ap_CS_fsm[118]_i_18_n_0 ;
  wire \ap_CS_fsm[118]_i_19_n_0 ;
  wire \ap_CS_fsm[118]_i_20_n_0 ;
  wire \ap_CS_fsm[118]_i_21_n_0 ;
  wire \ap_CS_fsm[118]_i_22_n_0 ;
  wire \ap_CS_fsm[118]_i_23_n_0 ;
  wire \ap_CS_fsm[118]_i_24_n_0 ;
  wire \ap_CS_fsm[118]_i_25_n_0 ;
  wire \ap_CS_fsm[118]_i_26_n_0 ;
  wire \ap_CS_fsm[118]_i_27_n_0 ;
  wire \ap_CS_fsm[118]_i_28_n_0 ;
  wire \ap_CS_fsm[118]_i_29_n_0 ;
  wire \ap_CS_fsm[118]_i_2_n_0 ;
  wire \ap_CS_fsm[118]_i_3_n_0 ;
  wire \ap_CS_fsm[118]_i_4_n_0 ;
  wire \ap_CS_fsm[118]_i_5_n_0 ;
  wire \ap_CS_fsm[118]_i_6_n_0 ;
  wire \ap_CS_fsm[118]_i_7_n_0 ;
  wire \ap_CS_fsm[118]_i_8_n_0 ;
  wire \ap_CS_fsm[118]_i_9_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[128]_0 ;
  wire [4:0]\ap_CS_fsm_reg[130]_0 ;
  wire \ap_CS_fsm_reg[130]_1 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [130:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_idle;
  wire ap_rst_n;
  wire \bus_wide_gen.data_valid_reg ;
  wire [30:0]count_1_fu_198_p2;
  wire count_appearances_U0_ap_continue;
  wire count_appearances_U0_ap_done;
  wire count_appearances_U0_ap_start;
  wire [5:0]count_appearances_U0_appearances_address0;
  wire [6:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [31:0]\count_fu_64_reg[31] ;
  wire count_threshold_U0_ap_start;
  wire [0:0]count_threshold_U0_appearances_address0;
  wire [0:0]empty_n_reg;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [31:0]gmem_addr_reg_2941;
  wire [31:0]\gmem_addr_reg_2941_reg[31]_0 ;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_n_53;
  wire icmp_ln32_reg_258;
  wire [32:0]in;
  wire [0:0]int_ap_idle_reg;
  wire \prev_1_fu_56_reg[1] ;
  wire [0:0]\prev_2_reg_251_reg[0] ;
  wire [7:0]\prev_2_reg_251_reg[7] ;
  wire [7:0]prev_reg_2947;
  wire push;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_i_104_0;
  wire ram_reg_i_115_0;
  wire ram_reg_i_115_n_0;
  wire ram_reg_i_116_n_0;
  wire ram_reg_i_117_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_121_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_127_n_0;
  wire ram_reg_i_128_n_0;
  wire ram_reg_i_129_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_136_n_0;
  wire ram_reg_i_137_n_0;
  wire ram_reg_i_138_n_0;
  wire ram_reg_i_140_n_0;
  wire ram_reg_i_147_n_0;
  wire ram_reg_i_149_n_0;
  wire ram_reg_i_150_n_0;
  wire ram_reg_i_164_n_0;
  wire ram_reg_i_166_n_0;
  wire ram_reg_i_167_n_0;
  wire ram_reg_i_174_n_0;
  wire ram_reg_i_175_n_0;
  wire ram_reg_i_177_n_0;
  wire ram_reg_i_186_n_0;
  wire ram_reg_i_187_n_0;
  wire ram_reg_i_200_n_0;
  wire ram_reg_i_230_n_0;
  wire ram_reg_i_231_n_0;
  wire ram_reg_i_264_n_0;
  wire ram_reg_i_265_n_0;
  wire ram_reg_i_266_n_0;
  wire ram_reg_i_267_n_0;
  wire ram_reg_i_268_n_0;
  wire ram_reg_i_269_n_0;
  wire ram_reg_i_284_n_0;
  wire ram_reg_i_285_n_0;
  wire ram_reg_i_286_n_0;
  wire ram_reg_i_287_n_0;
  wire ram_reg_i_292_n_0;
  wire ram_reg_i_293_n_0;
  wire ram_reg_i_294_n_0;
  wire ram_reg_i_295_n_0;
  wire ram_reg_i_296_n_0;
  wire ram_reg_i_297_n_0;
  wire ram_reg_i_301_n_0;
  wire ram_reg_i_303_n_0;
  wire ram_reg_i_304_n_0;
  wire ram_reg_i_305_n_0;
  wire ram_reg_i_309_n_0;
  wire ram_reg_i_310_n_0;
  wire ram_reg_i_311_n_0;
  wire ram_reg_i_312_n_0;
  wire ram_reg_i_313_n_0;
  wire ram_reg_i_314_n_0;
  wire ram_reg_i_315_n_0;
  wire ram_reg_i_316_n_0;
  wire ram_reg_i_317_n_0;
  wire ram_reg_i_318_n_0;
  wire ram_reg_i_319_n_0;
  wire ram_reg_i_320_n_0;
  wire ram_reg_i_332_n_0;
  wire ram_reg_i_333_n_0;
  wire ram_reg_i_335_n_0;
  wire ram_reg_i_336_n_0;
  wire ram_reg_i_337_n_0;
  wire ram_reg_i_338_n_0;
  wire ram_reg_i_339_n_0;
  wire ram_reg_i_340_n_0;
  wire ram_reg_i_355_n_0;
  wire ram_reg_i_356_n_0;
  wire ram_reg_i_357_n_0;
  wire ram_reg_i_358_n_0;
  wire ram_reg_i_359_n_0;
  wire ram_reg_i_360_n_0;
  wire ram_reg_i_361_n_0;
  wire ram_reg_i_362_n_0;
  wire ram_reg_i_363_n_0;
  wire ram_reg_i_364_n_0;
  wire ram_reg_i_365_n_0;
  wire ram_reg_i_374_n_0;
  wire ram_reg_i_375_n_0;
  wire ram_reg_i_376_n_0;
  wire ram_reg_i_377_n_0;
  wire ram_reg_i_378_n_0;
  wire ram_reg_i_379_n_0;
  wire ram_reg_i_380_n_0;
  wire ram_reg_i_381_n_0;
  wire ram_reg_i_382_n_0;
  wire ram_reg_i_383_n_0;
  wire ram_reg_i_384_n_0;
  wire ram_reg_i_385_n_0;
  wire ram_reg_i_389_n_0;
  wire ram_reg_i_390_n_0;
  wire ram_reg_i_395_n_0;
  wire ram_reg_i_427_n_0;
  wire ram_reg_i_445_n_0;
  wire ram_reg_i_446_n_0;
  wire ram_reg_i_447_n_0;
  wire ram_reg_i_448_n_0;
  wire ram_reg_i_449_n_0;
  wire ram_reg_i_450_n_0;
  wire ram_reg_i_451_n_0;
  wire ram_reg_i_452_n_0;
  wire ram_reg_i_453_n_0;
  wire ram_reg_i_454_n_0;
  wire ram_reg_i_455_n_0;
  wire ram_reg_i_456_n_0;
  wire ram_reg_i_457_n_0;
  wire ram_reg_i_458_n_0;
  wire ram_reg_i_459_n_0;
  wire ram_reg_i_466_n_0;
  wire ram_reg_i_467_n_0;
  wire ram_reg_i_468_n_0;
  wire ram_reg_i_469_n_0;
  wire ram_reg_i_473_n_0;
  wire ram_reg_i_474_n_0;
  wire ram_reg_i_481_n_0;
  wire ram_reg_i_482_n_0;
  wire ram_reg_i_483_n_0;
  wire ram_reg_i_484_n_0;
  wire ram_reg_i_485_n_0;
  wire ram_reg_i_486_n_0;
  wire ram_reg_i_487_n_0;
  wire ram_reg_i_493_n_0;
  wire ram_reg_i_494_n_0;
  wire ram_reg_i_495_n_0;
  wire ram_reg_i_496_n_0;
  wire ram_reg_i_497_n_0;
  wire ram_reg_i_498_n_0;
  wire ram_reg_i_499_n_0;
  wire ram_reg_i_500_n_0;
  wire ram_reg_i_501_n_0;
  wire ram_reg_i_502_n_0;
  wire ram_reg_i_503_n_0;
  wire ram_reg_i_504_n_0;
  wire ram_reg_i_514_n_0;
  wire ram_reg_i_515_n_0;
  wire ram_reg_i_516_n_0;
  wire ram_reg_i_517_n_0;
  wire ram_reg_i_518_n_0;
  wire ram_reg_i_519_n_0;
  wire ram_reg_i_520_n_0;
  wire ram_reg_i_522_n_0;
  wire ram_reg_i_536_n_0;
  wire ram_reg_i_537_n_0;
  wire ram_reg_i_538_n_0;
  wire ram_reg_i_539_n_0;
  wire ram_reg_i_540_n_0;
  wire ram_reg_i_541_n_0;
  wire ram_reg_i_542_n_0;
  wire ram_reg_i_543_n_0;
  wire ram_reg_i_549_n_0;
  wire ram_reg_i_550_n_0;
  wire ram_reg_i_551_n_0;
  wire ram_reg_i_562_n_0;
  wire ram_reg_i_563_n_0;
  wire ram_reg_i_564_n_0;
  wire ram_reg_i_565_n_0;
  wire ram_reg_i_566_n_0;
  wire tptr;

  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[130]_0 [4]),
        .I1(ap_done_reg),
        .I2(count_appearances_U0_ap_start),
        .I3(\ap_CS_fsm_reg[130]_0 [0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[118]_i_1 
       (.I0(\ap_CS_fsm[118]_i_2_n_0 ),
        .I1(\ap_CS_fsm[118]_i_3_n_0 ),
        .I2(\ap_CS_fsm[118]_i_4_n_0 ),
        .I3(\ap_CS_fsm[118]_i_5_n_0 ),
        .I4(\ap_CS_fsm[118]_i_6_n_0 ),
        .I5(\ap_CS_fsm[118]_i_7_n_0 ),
        .O(ap_NS_fsm[118]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[118]_i_10 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .O(\ap_CS_fsm[118]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[118]_i_11 
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state90),
        .O(\ap_CS_fsm[118]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[118]_i_12 
       (.I0(ram_reg_i_453_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[118]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[118]_i_13 
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state49),
        .O(\ap_CS_fsm[118]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_14 
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(\ap_CS_fsm_reg[130]_0 [0]),
        .I3(\ap_CS_fsm_reg[130]_0 [3]),
        .I4(ap_CS_fsm_state82),
        .I5(ap_CS_fsm_state81),
        .O(\ap_CS_fsm[118]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_15 
       (.I0(\ap_CS_fsm_reg[130]_0 [1]),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm[118]_i_23_n_0 ),
        .I5(ram_reg_i_450_n_0),
        .O(\ap_CS_fsm[118]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_16 
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .I4(\ap_CS_fsm[118]_i_24_n_0 ),
        .I5(\ap_CS_fsm[118]_i_25_n_0 ),
        .O(\ap_CS_fsm[118]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \ap_CS_fsm[118]_i_17 
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_458_n_0),
        .I4(ram_reg_i_335_n_0),
        .I5(\ap_CS_fsm[118]_i_26_n_0 ),
        .O(\ap_CS_fsm[118]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_18 
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .O(\ap_CS_fsm[118]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[118]_i_19 
       (.I0(\ap_CS_fsm[118]_i_27_n_0 ),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state83),
        .I3(\ap_CS_fsm_reg[130]_0 [2]),
        .I4(ap_CS_fsm_state119),
        .O(\ap_CS_fsm[118]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_2 
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state25),
        .I4(\ap_CS_fsm[118]_i_8_n_0 ),
        .I5(\ap_CS_fsm[118]_i_9_n_0 ),
        .O(\ap_CS_fsm[118]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_20 
       (.I0(\ap_CS_fsm[118]_i_28_n_0 ),
        .I1(ap_CS_fsm_state108),
        .I2(ram_reg_i_317_n_0),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state126),
        .I5(ap_CS_fsm_state127),
        .O(\ap_CS_fsm[118]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[118]_i_21 
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .O(\ap_CS_fsm[118]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_22 
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state18),
        .O(\ap_CS_fsm[118]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_23 
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .O(\ap_CS_fsm[118]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_24 
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state115),
        .O(\ap_CS_fsm[118]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_25 
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state60),
        .I2(\ap_CS_fsm_reg[130]_0 [4]),
        .I3(ap_CS_fsm_state107),
        .I4(\ap_CS_fsm[118]_i_29_n_0 ),
        .I5(ram_reg_i_449_n_0),
        .O(\ap_CS_fsm[118]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[118]_i_26 
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .O(\ap_CS_fsm[118]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_27 
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state103),
        .O(\ap_CS_fsm[118]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_28 
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state110),
        .O(\ap_CS_fsm[118]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_29 
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state98),
        .O(\ap_CS_fsm[118]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[118]_i_3 
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state36),
        .I5(\ap_CS_fsm[118]_i_10_n_0 ),
        .O(\ap_CS_fsm[118]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_4 
       (.I0(\ap_CS_fsm[118]_i_11_n_0 ),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state89),
        .O(\ap_CS_fsm[118]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[118]_i_5 
       (.I0(\ap_CS_fsm[118]_i_12_n_0 ),
        .I1(\ap_CS_fsm[118]_i_13_n_0 ),
        .I2(ram_reg_i_266_n_0),
        .I3(\ap_CS_fsm[118]_i_14_n_0 ),
        .I4(\ap_CS_fsm[118]_i_15_n_0 ),
        .I5(\ap_CS_fsm[118]_i_16_n_0 ),
        .O(\ap_CS_fsm[118]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_6 
       (.I0(\ap_CS_fsm[118]_i_17_n_0 ),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state17),
        .I4(\ap_CS_fsm[118]_i_18_n_0 ),
        .I5(\ap_CS_fsm[118]_i_19_n_0 ),
        .O(\ap_CS_fsm[118]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \ap_CS_fsm[118]_i_7 
       (.I0(\ap_CS_fsm[118]_i_20_n_0 ),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state57),
        .I4(\ap_CS_fsm[118]_i_21_n_0 ),
        .I5(\ap_CS_fsm[118]_i_22_n_0 ),
        .O(\ap_CS_fsm[118]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_8 
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state66),
        .O(\ap_CS_fsm[118]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_9 
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state78),
        .O(\ap_CS_fsm[118]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[120]_i_1 
       (.I0(gmem_ARREADY),
        .I1(ap_CS_fsm_state120),
        .I2(\ap_CS_fsm_reg[130]_0 [1]),
        .O(ap_NS_fsm[120]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(\ap_CS_fsm_reg[130]_0 [1]),
        .I1(\ap_CS_fsm_reg[130]_0 [2]),
        .I2(gmem_ARREADY),
        .O(ap_NS_fsm[121]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[127]_i_1 
       (.I0(gmem_RVALID),
        .I1(ap_CS_fsm_state127),
        .I2(\ap_CS_fsm_reg[130]_0 [3]),
        .O(ap_NS_fsm[127]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[130]_0 [0]),
        .I1(count_appearances_U0_ap_start),
        .I2(ap_done_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[130]_0 [0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[118]),
        .Q(ap_CS_fsm_state119),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(\ap_CS_fsm_reg[130]_0 [1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(\ap_CS_fsm_reg[130]_0 [2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[128]_0 [0]),
        .Q(ap_CS_fsm_state123),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[127]),
        .Q(\ap_CS_fsm_reg[130]_0 [3]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[128]_0 [1]),
        .Q(ap_CS_fsm_state129),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[129]),
        .Q(ap_CS_fsm_state130),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[130]),
        .Q(\ap_CS_fsm_reg[130]_0 [4]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(\ap_CS_fsm_reg[130]_0 [4]),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(count_appearances_U0_ap_continue),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[130]_0 [4]),
        .O(count_appearances_U0_ap_done));
  FDRE \gmem_addr_reg_2941_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [0]),
        .Q(gmem_addr_reg_2941[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [10]),
        .Q(gmem_addr_reg_2941[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [11]),
        .Q(gmem_addr_reg_2941[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [12]),
        .Q(gmem_addr_reg_2941[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [13]),
        .Q(gmem_addr_reg_2941[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [14]),
        .Q(gmem_addr_reg_2941[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [15]),
        .Q(gmem_addr_reg_2941[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [16]),
        .Q(gmem_addr_reg_2941[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [17]),
        .Q(gmem_addr_reg_2941[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [18]),
        .Q(gmem_addr_reg_2941[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [19]),
        .Q(gmem_addr_reg_2941[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [1]),
        .Q(gmem_addr_reg_2941[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [20]),
        .Q(gmem_addr_reg_2941[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [21]),
        .Q(gmem_addr_reg_2941[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [22]),
        .Q(gmem_addr_reg_2941[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [23]),
        .Q(gmem_addr_reg_2941[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [24]),
        .Q(gmem_addr_reg_2941[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [25]),
        .Q(gmem_addr_reg_2941[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [26]),
        .Q(gmem_addr_reg_2941[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [27]),
        .Q(gmem_addr_reg_2941[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [28]),
        .Q(gmem_addr_reg_2941[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [29]),
        .Q(gmem_addr_reg_2941[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [2]),
        .Q(gmem_addr_reg_2941[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [30]),
        .Q(gmem_addr_reg_2941[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [31]),
        .Q(gmem_addr_reg_2941[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [3]),
        .Q(gmem_addr_reg_2941[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [4]),
        .Q(gmem_addr_reg_2941[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [5]),
        .Q(gmem_addr_reg_2941[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [6]),
        .Q(gmem_addr_reg_2941[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [7]),
        .Q(gmem_addr_reg_2941[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [8]),
        .Q(gmem_addr_reg_2941[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2941_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [1]),
        .D(\gmem_addr_reg_2941_reg[31]_0 [9]),
        .Q(gmem_addr_reg_2941[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances_Pipeline_APPEARANCES grp_count_appearances_Pipeline_APPEARANCES_fu_2893
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(ap_NS_fsm[130:129]),
        .DIBDI(DIBDI),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[128] (grp_count_appearances_Pipeline_APPEARANCES_fu_2893_n_53),
        .\ap_CS_fsm_reg[130] (\ap_CS_fsm_reg[130]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .count_1_fu_198_p2(count_1_fu_198_p2),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .\count_fu_64_reg[0]_0 (D),
        .\count_fu_64_reg[31]_0 (\count_fu_64_reg[31] ),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .empty_n_reg(empty_n_reg),
        .gmem_RVALID(gmem_RVALID),
        .grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .icmp_ln32_reg_258(icmp_ln32_reg_258),
        .\prev_1_fu_56_reg[1]_0 (\prev_1_fu_56_reg[1] ),
        .\prev_1_fu_56_reg[7]_0 (prev_reg_2947),
        .\prev_2_reg_251_reg[0]_0 (\prev_2_reg_251_reg[0] ),
        .\prev_2_reg_251_reg[7]_0 (\prev_2_reg_251_reg[7] ),
        .ram_reg({\ap_CS_fsm_reg[130]_0 [4],ap_CS_fsm_state130,ap_CS_fsm_state129,\ap_CS_fsm_reg[130]_0 [3],ap_CS_fsm_state127,ap_CS_fsm_state126,ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[130]_0 [0]}),
        .ram_reg_0(ram_reg_i_164_n_0),
        .ram_reg_1(ram_reg_i_166_n_0),
        .ram_reg_10(ram_reg_i_174_n_0),
        .ram_reg_11(ram_reg_i_175_n_0),
        .ram_reg_12(ram_reg_i_140_n_0),
        .ram_reg_13(ram_reg_i_177_n_0),
        .ram_reg_14(ram_reg_i_230_n_0),
        .ram_reg_15(ram_reg_i_231_n_0),
        .ram_reg_16(ram_reg_i_127_n_0),
        .ram_reg_17(ram_reg_i_128_n_0),
        .ram_reg_18(ram_reg_i_129_n_0),
        .ram_reg_19(ram_reg_i_130_n_0),
        .ram_reg_2(ram_reg_i_115_n_0),
        .ram_reg_20(ram_reg_i_136_n_0),
        .ram_reg_21(ram_reg_i_137_n_0),
        .ram_reg_22(ram_reg_i_138_n_0),
        .ram_reg_23(ram_reg_i_187_n_0),
        .ram_reg_24(ram_reg_i_120_n_0),
        .ram_reg_25(ram_reg_i_122_n_0),
        .ram_reg_26(ram_reg_i_117_n_0),
        .ram_reg_27(ram_reg_i_123_n_0),
        .ram_reg_28(ram_reg_i_116_n_0),
        .ram_reg_29(ram_reg_i_115_0),
        .ram_reg_3(ram_reg_i_167_n_0),
        .ram_reg_30(ram_reg),
        .ram_reg_31(ram_reg_0),
        .ram_reg_4(ram_reg_i_186_n_0),
        .ram_reg_5(ram_reg_i_147_n_0),
        .ram_reg_6(ram_reg_i_149_n_0),
        .ram_reg_7(ram_reg_i_121_n_0),
        .ram_reg_8(ram_reg_i_150_n_0),
        .ram_reg_9(ram_reg_i_200_n_0),
        .ram_reg_i_188_0(ram_reg_i_286_n_0),
        .ram_reg_i_188_1(ram_reg_i_301_n_0),
        .ram_reg_i_188_2(ram_reg_i_320_n_0),
        .ram_reg_i_188_3(\ap_CS_fsm[118]_i_12_n_0 ),
        .ram_reg_i_193_0(ram_reg_i_522_n_0),
        .ram_reg_i_193_1(ram_reg_i_466_n_0),
        .ram_reg_i_62_0(ram_reg_i_295_n_0),
        .ram_reg_i_80_0(ram_reg_i_292_n_0),
        .ram_reg_i_82_0(ram_reg_i_304_n_0),
        .ram_reg_i_82_1(ram_reg_i_303_n_0),
        .ram_reg_i_82_2(ram_reg_i_389_n_0),
        .ram_reg_i_82_3(ram_reg_i_390_n_0),
        .ram_reg_i_82_4(ram_reg_i_284_n_0),
        .ram_reg_i_82_5(ram_reg_i_285_n_0),
        .ram_reg_i_84_0(ram_reg_i_395_n_0),
        .ram_reg_i_84_1(ram_reg_i_309_n_0),
        .ram_reg_i_86_0(ram_reg_i_313_n_0),
        .ram_reg_i_86_1(ram_reg_i_338_n_0),
        .ram_reg_i_86_2(ram_reg_i_335_n_0),
        .ram_reg_i_86_3(ram_reg_i_336_n_0),
        .ram_reg_i_90_0(ram_reg_i_365_n_0),
        .ram_reg_i_90_1(ram_reg_i_427_n_0),
        .ram_reg_i_90_2(ram_reg_i_364_n_0),
        .ram_reg_i_90_3(ram_reg_i_359_n_0),
        .ram_reg_i_90_4(ram_reg_i_360_n_0),
        .ram_reg_i_93_0(ram_reg_i_287_n_0),
        .ram_reg_i_93_1(ram_reg_i_384_n_0),
        .ram_reg_i_93_2(ram_reg_i_385_n_0),
        .tptr(tptr));
  FDRE #(
    .INIT(1'b0)) 
    grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_n_53),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg[130]_0 [0]),
        .I1(count_appearances_U0_ap_start),
        .I2(count_threshold_U0_ap_start),
        .I3(int_ap_idle_reg),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(\ap_CS_fsm_reg[130]_0 [1]),
        .I1(\ap_CS_fsm_reg[130]_0 [2]),
        .I2(gmem_ARREADY),
        .O(push));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(gmem_addr_reg_2941[0]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [0]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[10]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [10]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[11]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [11]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[12]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [12]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[13]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [13]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[14]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [14]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[15]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [15]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[16]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [16]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[17]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [17]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[18]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [18]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[19]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [19]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[1]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [1]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[20]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [20]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[21]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [21]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[22]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [22]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[23]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [23]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[24]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [24]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[25]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [25]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[26]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [26]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[27]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [27]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[28]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [28]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[29]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [29]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[2]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [2]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[30]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [30]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[31]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [31]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(\ap_CS_fsm_reg[130]_0 [1]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[3]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [3]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[4]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [4]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[5]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [5]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[6]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [6]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[7]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [7]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[8]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [8]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(gmem_addr_reg_2941[9]),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[130]_0 [2]),
        .I3(\gmem_addr_reg_2941_reg[31]_0 [9]),
        .I4(\ap_CS_fsm_reg[130]_0 [1]),
        .O(in[9]));
  FDRE \prev_reg_2947_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [0]),
        .Q(prev_reg_2947[0]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [1]),
        .Q(prev_reg_2947[1]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [2]),
        .Q(prev_reg_2947[2]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [3]),
        .Q(prev_reg_2947[3]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [4]),
        .Q(prev_reg_2947[4]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [5]),
        .Q(prev_reg_2947[5]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [6]),
        .Q(prev_reg_2947[6]),
        .R(1'b0));
  FDRE \prev_reg_2947_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[130]_0 [3]),
        .D(\prev_2_reg_251_reg[7] [7]),
        .Q(prev_reg_2947[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_104
       (.I0(ram_reg_i_264_n_0),
        .I1(ram_reg_i_265_n_0),
        .I2(ram_reg_i_266_n_0),
        .I3(ram_reg_i_267_n_0),
        .I4(ram_reg_i_268_n_0),
        .I5(ram_reg_i_269_n_0),
        .O(count_appearances_U0_appearances_we1));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_115
       (.I0(ram_reg_i_121_n_0),
        .I1(ram_reg_i_122_n_0),
        .O(ram_reg_i_115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_116
       (.I0(ram_reg_i_284_n_0),
        .I1(ram_reg_i_285_n_0),
        .O(ram_reg_i_116_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_117
       (.I0(ram_reg_i_286_n_0),
        .I1(ram_reg_i_287_n_0),
        .I2(ram_reg_i_140_n_0),
        .O(ram_reg_i_117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_120
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state97),
        .I2(ram_reg_i_292_n_0),
        .O(ram_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_121
       (.I0(ram_reg_i_127_n_0),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state112),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_122
       (.I0(ram_reg_i_293_n_0),
        .I1(ram_reg_i_294_n_0),
        .O(ram_reg_i_122_n_0));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    ram_reg_i_123
       (.I0(ram_reg_i_295_n_0),
        .I1(ram_reg_i_296_n_0),
        .I2(\ap_CS_fsm[118]_i_10_n_0 ),
        .I3(ram_reg_i_297_n_0),
        .I4(ram_reg_i_116_n_0),
        .O(ram_reg_i_123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_127
       (.I0(ram_reg_i_304_n_0),
        .I1(\ap_CS_fsm_reg[130]_0 [3]),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .O(ram_reg_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_128
       (.I0(ram_reg_i_294_n_0),
        .I1(ram_reg_i_293_n_0),
        .O(ram_reg_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_129
       (.I0(ram_reg_i_305_n_0),
        .I1(ram_reg_i_292_n_0),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state98),
        .O(ram_reg_i_129_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_130
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hCCCACCCFFFFFFFFF)) 
    ram_reg_i_136
       (.I0(ram_reg_i_309_n_0),
        .I1(ram_reg_i_310_n_0),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_312_n_0),
        .I4(ram_reg_i_130_n_0),
        .I5(ram_reg_i_313_n_0),
        .O(ram_reg_i_136_n_0));
  LUT5 #(
    .INIT(32'hAA888A88)) 
    ram_reg_i_137
       (.I0(ram_reg_i_314_n_0),
        .I1(ram_reg_i_315_n_0),
        .I2(ram_reg_i_316_n_0),
        .I3(\ap_CS_fsm[118]_i_13_n_0 ),
        .I4(ram_reg_i_317_n_0),
        .O(ram_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h00005554FFFFFFFF)) 
    ram_reg_i_138
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .I3(ram_reg_i_318_n_0),
        .I4(ram_reg_i_285_n_0),
        .I5(ram_reg_i_319_n_0),
        .O(ram_reg_i_138_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_140
       (.I0(ram_reg_i_295_n_0),
        .I1(ram_reg_i_116_n_0),
        .I2(ram_reg_i_301_n_0),
        .O(ram_reg_i_140_n_0));
  LUT5 #(
    .INIT(32'h888AAAAA)) 
    ram_reg_i_147
       (.I0(ram_reg_i_332_n_0),
        .I1(ram_reg_i_333_n_0),
        .I2(\ap_CS_fsm[118]_i_13_n_0 ),
        .I3(ap_CS_fsm_state53),
        .I4(ram_reg_i_314_n_0),
        .O(ram_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    ram_reg_i_149
       (.I0(\ap_CS_fsm_reg[130]_0 [3]),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state127),
        .I3(ram_reg_i_337_n_0),
        .I4(ram_reg_i_311_n_0),
        .I5(ram_reg_i_338_n_0),
        .O(ram_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_i_150
       (.I0(ram_reg_i_339_n_0),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state85),
        .I5(ram_reg_i_340_n_0),
        .O(ram_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h0000000000F351F3)) 
    ram_reg_i_164
       (.I0(ram_reg_i_355_n_0),
        .I1(ram_reg_i_356_n_0),
        .I2(ram_reg_i_357_n_0),
        .I3(ram_reg_i_319_n_0),
        .I4(ap_CS_fsm_state72),
        .I5(ram_reg_i_358_n_0),
        .O(ram_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA000800A8)) 
    ram_reg_i_166
       (.I0(ram_reg_i_314_n_0),
        .I1(ram_reg_i_361_n_0),
        .I2(ram_reg_i_297_n_0),
        .I3(ram_reg_i_296_n_0),
        .I4(ram_reg_i_362_n_0),
        .I5(ram_reg_i_363_n_0),
        .O(ram_reg_i_166_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    ram_reg_i_167
       (.I0(ram_reg_i_364_n_0),
        .I1(ram_reg_i_121_n_0),
        .I2(\ap_CS_fsm_reg[130]_0 [3]),
        .I3(ap_CS_fsm_state127),
        .I4(ram_reg_i_365_n_0),
        .O(ram_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h1000101010101010)) 
    ram_reg_i_174
       (.I0(ram_reg_i_374_n_0),
        .I1(ram_reg_i_375_n_0),
        .I2(ram_reg_i_376_n_0),
        .I3(ram_reg_i_377_n_0),
        .I4(ram_reg_i_378_n_0),
        .I5(ram_reg_i_379_n_0),
        .O(ram_reg_i_174_n_0));
  LUT5 #(
    .INIT(32'h00D0DDDD)) 
    ram_reg_i_175
       (.I0(ram_reg_i_380_n_0),
        .I1(ram_reg_i_381_n_0),
        .I2(ram_reg_i_382_n_0),
        .I3(ap_CS_fsm_state16),
        .I4(ram_reg_i_383_n_0),
        .O(ram_reg_i_175_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    ram_reg_i_177
       (.I0(ram_reg_i_230_n_0),
        .I1(ram_reg_i_231_n_0),
        .I2(ram_reg_i_121_n_0),
        .O(ram_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_186
       (.I0(\ap_CS_fsm_reg[130]_0 [4]),
        .I1(ram_reg_i_130_n_0),
        .I2(ram_reg_i_304_n_0),
        .I3(\ap_CS_fsm_reg[130]_0 [3]),
        .I4(ap_CS_fsm_state126),
        .I5(ap_CS_fsm_state127),
        .O(ram_reg_i_186_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    ram_reg_i_187
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state98),
        .I2(ram_reg_i_305_n_0),
        .I3(ram_reg_i_292_n_0),
        .I4(ram_reg_i_128_n_0),
        .O(ram_reg_i_187_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_200
       (.I0(ram_reg_i_122_n_0),
        .I1(ram_reg_i_121_n_0),
        .I2(\ap_CS_fsm_reg[130]_0 [4]),
        .O(ram_reg_i_200_n_0));
  LUT5 #(
    .INIT(32'hD0D0D0DD)) 
    ram_reg_i_230
       (.I0(ap_CS_fsm_state127),
        .I1(\ap_CS_fsm_reg[130]_0 [3]),
        .I2(ram_reg_i_445_n_0),
        .I3(ram_reg_i_337_n_0),
        .I4(ram_reg_i_446_n_0),
        .O(ram_reg_i_230_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h0000FFF2)) 
    ram_reg_i_231
       (.I0(ram_reg_i_447_n_0),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state89),
        .I3(ram_reg_i_128_n_0),
        .I4(ram_reg_i_448_n_0),
        .O(ram_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_264
       (.I0(ram_reg_i_449_n_0),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(ram_reg_i_450_n_0),
        .O(ram_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_265
       (.I0(ram_reg_i_451_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ram_reg_i_390_n_0),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state47),
        .O(ram_reg_i_265_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ram_reg_i_266
       (.I0(ram_reg_i_452_n_0),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state74),
        .O(ram_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_267
       (.I0(ram_reg_i_453_n_0),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_i_454_n_0),
        .I5(ram_reg_i_455_n_0),
        .O(ram_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_268
       (.I0(\ap_CS_fsm[118]_i_3_n_0 ),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state83),
        .I4(ram_reg_i_456_n_0),
        .I5(\ap_CS_fsm[118]_i_2_n_0 ),
        .O(ram_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_269
       (.I0(\ap_CS_fsm[118]_i_4_n_0 ),
        .I1(ram_reg_i_457_n_0),
        .I2(\ap_CS_fsm[118]_i_18_n_0 ),
        .I3(ram_reg_i_458_n_0),
        .I4(ram_reg_i_459_n_0),
        .I5(ram_reg_i_104_0),
        .O(ram_reg_i_269_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_284
       (.I0(ram_reg_i_319_n_0),
        .I1(ap_CS_fsm_state72),
        .O(ram_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_285
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_i_450_n_0),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_286
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg[130]_0 [0]),
        .I2(ram_reg_i_466_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_286_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_287
       (.I0(\ap_CS_fsm[118]_i_12_n_0 ),
        .I1(ram_reg_i_320_n_0),
        .O(ram_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_292
       (.I0(ram_reg_i_467_n_0),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state100),
        .I5(ap_CS_fsm_state99),
        .O(ram_reg_i_292_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_293
       (.I0(ram_reg_i_305_n_0),
        .I1(ram_reg_i_292_n_0),
        .O(ram_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_294
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state84),
        .I4(ram_reg_i_468_n_0),
        .I5(ram_reg_i_469_n_0),
        .O(ram_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_295
       (.I0(ram_reg_i_318_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state63),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_295_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ram_reg_i_296
       (.I0(\ap_CS_fsm[118]_i_13_n_0 ),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_297
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state36),
        .I5(ram_reg_i_317_n_0),
        .O(ram_reg_i_297_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram_reg_i_301
       (.I0(ram_reg_i_296_n_0),
        .I1(ram_reg_i_297_n_0),
        .I2(\ap_CS_fsm[118]_i_21_n_0 ),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm[118]_i_10_n_0 ),
        .O(ram_reg_i_301_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_303
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state52),
        .I5(ram_reg_i_315_n_0),
        .O(ram_reg_i_303_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_304
       (.I0(ram_reg_i_311_n_0),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state113),
        .O(ram_reg_i_304_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_305
       (.I0(\ap_CS_fsm[118]_i_11_n_0 ),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state98),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .O(ram_reg_i_305_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    ram_reg_i_309
       (.I0(ram_reg_i_129_n_0),
        .I1(ap_CS_fsm_state89),
        .I2(ram_reg_i_293_n_0),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state106),
        .O(ram_reg_i_309_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_310
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state125),
        .I3(\ap_CS_fsm_reg[130]_0 [1]),
        .I4(\ap_CS_fsm_reg[130]_0 [2]),
        .O(ram_reg_i_310_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_311
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state117),
        .I3(ram_reg_i_310_n_0),
        .I4(ap_CS_fsm_state120),
        .O(ram_reg_i_311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_312
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state114),
        .O(ram_reg_i_312_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_313
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state126),
        .I2(\ap_CS_fsm_reg[130]_0 [3]),
        .O(ram_reg_i_313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_314
       (.I0(ram_reg_i_301_n_0),
        .I1(ram_reg_i_295_n_0),
        .I2(ram_reg_i_116_n_0),
        .O(ram_reg_i_314_n_0));
  LUT6 #(
    .INIT(64'h0404040004040404)) 
    ram_reg_i_315
       (.I0(ram_reg_i_297_n_0),
        .I1(\ap_CS_fsm[118]_i_10_n_0 ),
        .I2(ram_reg_i_296_n_0),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state27),
        .I5(\ap_CS_fsm[118]_i_21_n_0 ),
        .O(ram_reg_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_316
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state45),
        .O(ram_reg_i_316_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_317
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_317_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_318
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_i_318_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_319
       (.I0(ram_reg_i_473_n_0),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_319_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ram_reg_i_320
       (.I0(ram_reg_i_474_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state17),
        .O(ram_reg_i_320_n_0));
  LUT6 #(
    .INIT(64'h44444444F4FFF4F4)) 
    ram_reg_i_332
       (.I0(\ap_CS_fsm[118]_i_9_n_0 ),
        .I1(ram_reg_i_481_n_0),
        .I2(ram_reg_i_482_n_0),
        .I3(\ap_CS_fsm[118]_i_23_n_0 ),
        .I4(ram_reg_i_318_n_0),
        .I5(ram_reg_i_483_n_0),
        .O(ram_reg_i_332_n_0));
  LUT6 #(
    .INIT(64'h4455445544544455)) 
    ram_reg_i_333
       (.I0(ram_reg_i_296_n_0),
        .I1(ram_reg_i_317_n_0),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_i_484_n_0),
        .I4(\ap_CS_fsm[118]_i_10_n_0 ),
        .I5(\ap_CS_fsm[118]_i_21_n_0 ),
        .O(ram_reg_i_333_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_335
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .O(ram_reg_i_335_n_0));
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    ram_reg_i_336
       (.I0(ram_reg_i_452_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_320_n_0),
        .I4(ram_reg_i_453_n_0),
        .O(ram_reg_i_336_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    ram_reg_i_337
       (.I0(ram_reg_i_311_n_0),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state114),
        .I5(ram_reg_i_130_n_0),
        .O(ram_reg_i_337_n_0));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    ram_reg_i_338
       (.I0(ram_reg_i_310_n_0),
        .I1(ap_CS_fsm_state125),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_312_n_0),
        .I4(ram_reg_i_485_n_0),
        .O(ram_reg_i_338_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_339
       (.I0(ap_CS_fsm_state89),
        .I1(ram_reg_i_128_n_0),
        .O(ram_reg_i_339_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    ram_reg_i_340
       (.I0(ram_reg_i_486_n_0),
        .I1(ram_reg_i_467_n_0),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state94),
        .I4(ram_reg_i_487_n_0),
        .I5(ram_reg_i_129_n_0),
        .O(ram_reg_i_340_n_0));
  LUT6 #(
    .INIT(64'hFFFF000EFFFFFFFF)) 
    ram_reg_i_355
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state71),
        .I5(ram_reg_i_493_n_0),
        .O(ram_reg_i_355_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_356
       (.I0(ram_reg_i_284_n_0),
        .I1(ram_reg_i_482_n_0),
        .O(ram_reg_i_356_n_0));
  LUT6 #(
    .INIT(64'hF1F10000F1F100F1)) 
    ram_reg_i_357
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ram_reg_i_318_n_0),
        .I3(ap_CS_fsm_state59),
        .I4(\ap_CS_fsm[118]_i_23_n_0 ),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_i_357_n_0));
  LUT6 #(
    .INIT(64'hFCFDFCFDFCFDFCFC)) 
    ram_reg_i_358
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_i_358_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_359
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_359_n_0));
  LUT6 #(
    .INIT(64'hFFFD0000FFFDFFFD)) 
    ram_reg_i_360
       (.I0(ram_reg_i_494_n_0),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(ram_reg_i_474_n_0),
        .I4(ram_reg_i_495_n_0),
        .I5(ram_reg_i_383_n_0),
        .O(ram_reg_i_360_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFEAAAAAAAA)) 
    ram_reg_i_361
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .I3(ram_reg_i_496_n_0),
        .I4(ram_reg_i_497_n_0),
        .I5(\ap_CS_fsm[118]_i_10_n_0 ),
        .O(ram_reg_i_361_n_0));
  LUT6 #(
    .INIT(64'h1111111100000001)) 
    ram_reg_i_362
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state40),
        .I4(ram_reg_i_498_n_0),
        .I5(ram_reg_i_317_n_0),
        .O(ram_reg_i_362_n_0));
  LUT6 #(
    .INIT(64'h0000FFF00000FFFE)) 
    ram_reg_i_363
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state53),
        .I5(ram_reg_i_499_n_0),
        .O(ram_reg_i_363_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_364
       (.I0(ram_reg_i_500_n_0),
        .I1(ap_CS_fsm_state89),
        .I2(ram_reg_i_128_n_0),
        .I3(ram_reg_i_501_n_0),
        .I4(ap_CS_fsm_state107),
        .I5(ram_reg_i_502_n_0),
        .O(ram_reg_i_364_n_0));
  LUT6 #(
    .INIT(64'h22202222AAAAAAAA)) 
    ram_reg_i_365
       (.I0(ram_reg_i_313_n_0),
        .I1(ram_reg_i_337_n_0),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state115),
        .I4(ram_reg_i_503_n_0),
        .I5(ram_reg_i_504_n_0),
        .O(ram_reg_i_365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hC0CCC080)) 
    ram_reg_i_374
       (.I0(ap_CS_fsm_state63),
        .I1(ram_reg_i_284_n_0),
        .I2(ram_reg_i_514_n_0),
        .I3(ram_reg_i_285_n_0),
        .I4(ap_CS_fsm_state64),
        .O(ram_reg_i_374_n_0));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    ram_reg_i_375
       (.I0(ram_reg_i_356_n_0),
        .I1(ram_reg_i_515_n_0),
        .I2(ram_reg_i_318_n_0),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_375_n_0));
  LUT6 #(
    .INIT(64'h000000000F000F0D)) 
    ram_reg_i_376
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_516_n_0),
        .O(ram_reg_i_376_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B0A0)) 
    ram_reg_i_377
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state52),
        .I2(ram_reg_i_296_n_0),
        .I3(ap_CS_fsm_state51),
        .I4(ram_reg_i_517_n_0),
        .I5(ram_reg_i_518_n_0),
        .O(ram_reg_i_377_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_378
       (.I0(ram_reg_i_116_n_0),
        .I1(ram_reg_i_390_n_0),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state54),
        .I5(ram_reg_i_318_n_0),
        .O(ram_reg_i_378_n_0));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    ram_reg_i_379
       (.I0(ram_reg_i_296_n_0),
        .I1(ram_reg_i_297_n_0),
        .I2(ram_reg_i_519_n_0),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .O(ram_reg_i_379_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFFFFFF)) 
    ram_reg_i_380
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .I5(ram_reg_i_520_n_0),
        .O(ram_reg_i_380_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    ram_reg_i_381
       (.I0(ram_reg_i_452_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state26),
        .O(ram_reg_i_381_n_0));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_i_382
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_383
       (.I0(\ap_CS_fsm[118]_i_12_n_0 ),
        .I1(ram_reg_i_320_n_0),
        .O(ram_reg_i_383_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_384
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state3),
        .O(ram_reg_i_384_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h23222323)) 
    ram_reg_i_385
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state4),
        .O(ram_reg_i_385_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_389
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ram_reg_i_318_n_0),
        .O(ram_reg_i_389_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_390
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .O(ram_reg_i_390_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    ram_reg_i_395
       (.I0(\ap_CS_fsm_reg[130]_0 [2]),
        .I1(\ap_CS_fsm_reg[130]_0 [1]),
        .I2(ram_reg_i_458_n_0),
        .I3(ram_reg_i_304_n_0),
        .I4(ram_reg_i_130_n_0),
        .O(ram_reg_i_395_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_427
       (.I0(\ap_CS_fsm_reg[130]_0 [3]),
        .I1(ap_CS_fsm_state127),
        .O(ram_reg_i_427_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFEEFFFE)) 
    ram_reg_i_445
       (.I0(ap_CS_fsm_state126),
        .I1(\ap_CS_fsm_reg[130]_0 [3]),
        .I2(ram_reg_i_536_n_0),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_445_n_0));
  LUT6 #(
    .INIT(64'h0000FF0A0000FF02)) 
    ram_reg_i_446
       (.I0(ram_reg_i_537_n_0),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state113),
        .O(ram_reg_i_446_n_0));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_447
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_447_n_0));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEFFAEAE)) 
    ram_reg_i_448
       (.I0(ram_reg_i_538_n_0),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state107),
        .I3(ram_reg_i_539_n_0),
        .I4(ram_reg_i_305_n_0),
        .I5(ram_reg_i_292_n_0),
        .O(ram_reg_i_448_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_449
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_i_449_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_450
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_i_450_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_451
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .O(ram_reg_i_451_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_452
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_i_452_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_453
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_453_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_454
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_i_540_n_0),
        .O(ram_reg_i_454_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_455
       (.I0(ram_reg_i_541_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_542_n_0),
        .O(ram_reg_i_455_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_456
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_456_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_457
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .O(ram_reg_i_457_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_458
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state124),
        .O(ram_reg_i_458_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_459
       (.I0(\ap_CS_fsm[118]_i_24_n_0 ),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state118),
        .I5(ram_reg_i_543_n_0),
        .O(ram_reg_i_459_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_466
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .O(ram_reg_i_466_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_467
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state102),
        .O(ram_reg_i_467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_468
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state86),
        .O(ram_reg_i_468_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_469
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state82),
        .O(ram_reg_i_469_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_473
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state79),
        .O(ram_reg_i_473_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_474
       (.I0(ram_reg_i_452_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state18),
        .O(ram_reg_i_474_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_481
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state77),
        .O(ram_reg_i_481_n_0));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    ram_reg_i_482
       (.I0(ram_reg_i_318_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_i_285_n_0),
        .I5(ram_reg_i_390_n_0),
        .O(ram_reg_i_482_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    ram_reg_i_483
       (.I0(ram_reg_i_284_n_0),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_i_493_n_0),
        .O(ram_reg_i_483_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_484
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state40),
        .O(ram_reg_i_484_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_485
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .O(ram_reg_i_485_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_486
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .O(ram_reg_i_486_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_487
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .O(ram_reg_i_487_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    ram_reg_i_493
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ram_reg_i_285_n_0),
        .O(ram_reg_i_493_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_494
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_494_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_495
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_495_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_496
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .O(ram_reg_i_496_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_497
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .O(ram_reg_i_497_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_498
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state37),
        .O(ram_reg_i_498_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_499
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state50),
        .O(ram_reg_i_499_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_i_500
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state87),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_i_500_n_0));
  LUT6 #(
    .INIT(64'h888A888A888A8888)) 
    ram_reg_i_501
       (.I0(ram_reg_i_129_n_0),
        .I1(ram_reg_i_487_n_0),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state92),
        .I5(ap_CS_fsm_state91),
        .O(ram_reg_i_501_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF02)) 
    ram_reg_i_502
       (.I0(ram_reg_i_549_n_0),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .I5(ram_reg_i_550_n_0),
        .O(ram_reg_i_502_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFFB)) 
    ram_reg_i_503
       (.I0(ram_reg_i_312_n_0),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state112),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_503_n_0));
  LUT6 #(
    .INIT(64'hCCCFCCCFCCCCCCCD)) 
    ram_reg_i_504
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state120),
        .I5(ram_reg_i_551_n_0),
        .O(ram_reg_i_504_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_514
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_514_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_i_515
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_i_515_n_0));
  LUT6 #(
    .INIT(64'h0000000011110010)) 
    ram_reg_i_516
       (.I0(ram_reg_i_449_n_0),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state74),
        .I5(ram_reg_i_473_n_0),
        .O(ram_reg_i_516_n_0));
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_517
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state50),
        .O(ram_reg_i_517_n_0));
  LUT6 #(
    .INIT(64'h0000000000008808)) 
    ram_reg_i_518
       (.I0(ram_reg_i_562_n_0),
        .I1(ram_reg_i_297_n_0),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state44),
        .I5(ram_reg_i_296_n_0),
        .O(ram_reg_i_518_n_0));
  LUT6 #(
    .INIT(64'hFFFF00CE00000000)) 
    ram_reg_i_519
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state32),
        .I5(\ap_CS_fsm[118]_i_10_n_0 ),
        .O(ram_reg_i_519_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    ram_reg_i_520
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_520_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_522
       (.I0(\ap_CS_fsm_reg[130]_0 [0]),
        .I1(ap_CS_fsm_state2),
        .O(ram_reg_i_522_n_0));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_i_536
       (.I0(\ap_CS_fsm_reg[130]_0 [2]),
        .I1(\ap_CS_fsm_reg[130]_0 [1]),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state118),
        .O(ram_reg_i_536_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFFFEFEFEFF)) 
    ram_reg_i_537
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_537_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0BFF0A)) 
    ram_reg_i_538
       (.I0(ap_CS_fsm_state102),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state100),
        .I5(ram_reg_i_486_n_0),
        .O(ram_reg_i_538_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h0000F0FE)) 
    ram_reg_i_539
       (.I0(ram_reg_i_563_n_0),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state98),
        .O(ram_reg_i_539_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_540
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state41),
        .O(ram_reg_i_540_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_541
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_i_541_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_542
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state4),
        .I4(ram_reg_i_564_n_0),
        .O(ram_reg_i_542_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_543
       (.I0(ram_reg_i_565_n_0),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state120),
        .I4(ram_reg_i_566_n_0),
        .I5(\ap_CS_fsm[118]_i_27_n_0 ),
        .O(ram_reg_i_543_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_549
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state99),
        .O(ram_reg_i_549_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_550
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state105),
        .O(ram_reg_i_550_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_551
       (.I0(\ap_CS_fsm_reg[130]_0 [2]),
        .I1(\ap_CS_fsm_reg[130]_0 [1]),
        .O(ram_reg_i_551_n_0));
  LUT6 #(
    .INIT(64'hBABABBBBBABABABB)) 
    ram_reg_i_562
       (.I0(ram_reg_i_317_n_0),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_562_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_563
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state94),
        .O(ram_reg_i_563_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_564
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_i_564_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_565
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state102),
        .O(ram_reg_i_565_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_566
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state127),
        .O(ram_reg_i_566_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_75
       (.I0(ram_reg_i_117_n_0),
        .I1(ram_reg_i_115_n_0),
        .O(ram_reg_i_115_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances_Pipeline_APPEARANCES
   (icmp_ln32_reg_258,
    ap_enable_reg_pp0_iter3_reg_0,
    Q,
    D,
    count_appearances_U0_appearances_we0,
    count_appearances_U0_appearances_ce1,
    count_appearances_U0_appearances_address1,
    count_appearances_U0_appearances_address0,
    \prev_1_fu_56_reg[1]_0 ,
    \ap_CS_fsm_reg[130] ,
    \ap_CS_fsm_reg[128] ,
    \bus_wide_gen.data_valid_reg ,
    \count_fu_64_reg[31]_0 ,
    DIBDI,
    empty_n_reg,
    ADDRBWRADDR,
    \prev_2_reg_251_reg[0]_0 ,
    ap_clk,
    SR,
    count_1_fu_198_p2,
    gmem_RVALID,
    grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg,
    ram_reg,
    count_appearances_U0_appearances_we1,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_i_90_0,
    ram_reg_i_90_1,
    ram_reg_i_90_2,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_i_86_0,
    ram_reg_i_84_0,
    ram_reg_i_84_1,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_i_86_1,
    ram_reg_i_80_0,
    ram_reg_i_82_0,
    ram_reg_i_93_0,
    ram_reg_i_188_0,
    ram_reg_i_90_3,
    ram_reg_i_90_4,
    ram_reg_i_86_2,
    ram_reg_i_86_3,
    ram_reg_i_188_1,
    ram_reg_i_62_0,
    ram_reg_i_82_1,
    ram_reg_i_188_2,
    ram_reg_i_188_3,
    ram_reg_i_82_2,
    ram_reg_i_82_3,
    ram_reg_i_82_4,
    ram_reg_i_82_5,
    ram_reg_i_93_1,
    ram_reg_i_93_2,
    ram_reg_i_193_0,
    ram_reg_i_193_1,
    ram_reg_29,
    \count_fu_64_reg[0]_0 ,
    tptr,
    count_threshold_U0_ap_start,
    ram_reg_30,
    ram_reg_31,
    count_threshold_U0_appearances_address0,
    \prev_2_reg_251_reg[7]_0 ,
    ap_rst_n,
    \prev_1_fu_56_reg[7]_0 );
  output icmp_ln32_reg_258;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [31:0]Q;
  output [1:0]D;
  output count_appearances_U0_appearances_we0;
  output count_appearances_U0_appearances_ce1;
  output [6:0]count_appearances_U0_appearances_address1;
  output [5:0]count_appearances_U0_appearances_address0;
  output \prev_1_fu_56_reg[1]_0 ;
  output \ap_CS_fsm_reg[130] ;
  output \ap_CS_fsm_reg[128] ;
  output \bus_wide_gen.data_valid_reg ;
  output [31:0]\count_fu_64_reg[31]_0 ;
  output [31:0]DIBDI;
  output [0:0]empty_n_reg;
  output [0:0]ADDRBWRADDR;
  output [0:0]\prev_2_reg_251_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [30:0]count_1_fu_198_p2;
  input gmem_RVALID;
  input grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg;
  input [17:0]ram_reg;
  input count_appearances_U0_appearances_we1;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_i_90_0;
  input ram_reg_i_90_1;
  input ram_reg_i_90_2;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_i_86_0;
  input ram_reg_i_84_0;
  input ram_reg_i_84_1;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_i_86_1;
  input ram_reg_i_80_0;
  input ram_reg_i_82_0;
  input ram_reg_i_93_0;
  input ram_reg_i_188_0;
  input ram_reg_i_90_3;
  input ram_reg_i_90_4;
  input ram_reg_i_86_2;
  input ram_reg_i_86_3;
  input ram_reg_i_188_1;
  input ram_reg_i_62_0;
  input ram_reg_i_82_1;
  input ram_reg_i_188_2;
  input ram_reg_i_188_3;
  input ram_reg_i_82_2;
  input ram_reg_i_82_3;
  input ram_reg_i_82_4;
  input ram_reg_i_82_5;
  input ram_reg_i_93_1;
  input ram_reg_i_93_2;
  input ram_reg_i_193_0;
  input ram_reg_i_193_1;
  input ram_reg_29;
  input [0:0]\count_fu_64_reg[0]_0 ;
  input tptr;
  input count_threshold_U0_ap_start;
  input ram_reg_30;
  input ram_reg_31;
  input [0:0]count_threshold_U0_appearances_address0;
  input [7:0]\prev_2_reg_251_reg[7]_0 ;
  input ap_rst_n;
  input [7:0]\prev_1_fu_56_reg[7]_0 ;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [31:0]DIBDI;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln28_fu_148_p2;
  wire \ap_CS_fsm_reg[128] ;
  wire \ap_CS_fsm_reg[130] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire \bus_wide_gen.data_valid_reg ;
  wire [30:0]count_1_fu_198_p2;
  wire [5:0]count_appearances_U0_appearances_address0;
  wire [6:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire count_fu_64;
  wire [0:0]\count_fu_64_reg[0]_0 ;
  wire [31:0]\count_fu_64_reg[31]_0 ;
  wire count_threshold_U0_ap_start;
  wire [0:0]count_threshold_U0_appearances_address0;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire gmem_RVALID;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg;
  wire [7:1]grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_ce1;
  wire [31:1]grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0;
  wire [7:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out;
  wire i_fu_60;
  wire \i_fu_60[10]_i_3_n_0 ;
  wire \i_fu_60[10]_i_6_n_0 ;
  wire \i_fu_60[10]_i_7_n_0 ;
  wire \i_fu_60_reg_n_0_[0] ;
  wire \i_fu_60_reg_n_0_[10] ;
  wire \i_fu_60_reg_n_0_[1] ;
  wire \i_fu_60_reg_n_0_[2] ;
  wire \i_fu_60_reg_n_0_[3] ;
  wire \i_fu_60_reg_n_0_[4] ;
  wire \i_fu_60_reg_n_0_[5] ;
  wire \i_fu_60_reg_n_0_[6] ;
  wire \i_fu_60_reg_n_0_[7] ;
  wire \i_fu_60_reg_n_0_[8] ;
  wire \i_fu_60_reg_n_0_[9] ;
  wire icmp_ln28_fu_142_p2;
  wire \icmp_ln28_reg_247_reg_n_0_[0] ;
  wire icmp_ln32_fu_168_p2;
  wire icmp_ln32_reg_258;
  wire \icmp_ln32_reg_258[0]_i_2_n_0 ;
  wire \icmp_ln32_reg_258[0]_i_3_n_0 ;
  wire [7:0]p_0_in;
  wire prev_1_fu_56;
  wire \prev_1_fu_56_reg[1]_0 ;
  wire [7:0]\prev_1_fu_56_reg[7]_0 ;
  wire prev_2_reg_2510;
  wire [0:0]\prev_2_reg_251_reg[0]_0 ;
  wire [7:0]\prev_2_reg_251_reg[7]_0 ;
  wire [17:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_126_n_0;
  wire ram_reg_i_139_n_0;
  wire ram_reg_i_148_n_0;
  wire ram_reg_i_165_n_0;
  wire ram_reg_i_176_n_0;
  wire ram_reg_i_181_n_0;
  wire ram_reg_i_185_n_0;
  wire ram_reg_i_188_0;
  wire ram_reg_i_188_1;
  wire ram_reg_i_188_2;
  wire ram_reg_i_188_3;
  wire ram_reg_i_188_n_0;
  wire ram_reg_i_192_n_0;
  wire ram_reg_i_193_0;
  wire ram_reg_i_193_1;
  wire ram_reg_i_193_n_0;
  wire ram_reg_i_199_n_0;
  wire ram_reg_i_201_n_0;
  wire ram_reg_i_218_n_0;
  wire ram_reg_i_219_n_0;
  wire ram_reg_i_229_n_0;
  wire ram_reg_i_271_n_0;
  wire ram_reg_i_302_n_0;
  wire ram_reg_i_334_n_0;
  wire ram_reg_i_391_n_0;
  wire ram_reg_i_396_n_0;
  wire ram_reg_i_409_n_0;
  wire ram_reg_i_62_0;
  wire ram_reg_i_80_0;
  wire ram_reg_i_82_0;
  wire ram_reg_i_82_1;
  wire ram_reg_i_82_2;
  wire ram_reg_i_82_3;
  wire ram_reg_i_82_4;
  wire ram_reg_i_82_5;
  wire ram_reg_i_84_0;
  wire ram_reg_i_84_1;
  wire ram_reg_i_86_0;
  wire ram_reg_i_86_1;
  wire ram_reg_i_86_2;
  wire ram_reg_i_86_3;
  wire ram_reg_i_90_0;
  wire ram_reg_i_90_1;
  wire ram_reg_i_90_2;
  wire ram_reg_i_90_3;
  wire ram_reg_i_90_4;
  wire ram_reg_i_93_0;
  wire ram_reg_i_93_1;
  wire ram_reg_i_93_2;
  wire tptr;

  LUT4 #(
    .INIT(16'hAAAE)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_RVALID),
        .I3(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  LUT5 #(
    .INIT(32'h00A80000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_RVALID),
        .I3(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2202220222022222)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(gmem_RVALID),
        .I1(ram_reg[14]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .I4(ram_reg[15]),
        .I5(ram_reg[16]),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[10]_i_1 
       (.I0(count_1_fu_198_p2[9]),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[11]_i_1 
       (.I0(count_1_fu_198_p2[10]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[12]_i_1 
       (.I0(count_1_fu_198_p2[11]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[13]_i_1 
       (.I0(count_1_fu_198_p2[12]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[14]_i_1 
       (.I0(count_1_fu_198_p2[13]),
        .I1(Q[14]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[15]_i_1 
       (.I0(count_1_fu_198_p2[14]),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[16]_i_1 
       (.I0(count_1_fu_198_p2[15]),
        .I1(Q[16]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[17]_i_1 
       (.I0(count_1_fu_198_p2[16]),
        .I1(Q[17]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[18]_i_1 
       (.I0(count_1_fu_198_p2[17]),
        .I1(Q[18]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[19]_i_1 
       (.I0(count_1_fu_198_p2[18]),
        .I1(Q[19]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[1]_i_1 
       (.I0(count_1_fu_198_p2[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[20]_i_1 
       (.I0(count_1_fu_198_p2[19]),
        .I1(Q[20]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[21]_i_1 
       (.I0(count_1_fu_198_p2[20]),
        .I1(Q[21]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[22]_i_1 
       (.I0(count_1_fu_198_p2[21]),
        .I1(Q[22]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[23]_i_1 
       (.I0(count_1_fu_198_p2[22]),
        .I1(Q[23]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[24]_i_1 
       (.I0(count_1_fu_198_p2[23]),
        .I1(Q[24]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[25]_i_1 
       (.I0(count_1_fu_198_p2[24]),
        .I1(Q[25]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[26]_i_1 
       (.I0(count_1_fu_198_p2[25]),
        .I1(Q[26]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[27]_i_1 
       (.I0(count_1_fu_198_p2[26]),
        .I1(Q[27]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[28]_i_1 
       (.I0(count_1_fu_198_p2[27]),
        .I1(Q[28]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[29]_i_1 
       (.I0(count_1_fu_198_p2[28]),
        .I1(Q[29]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[2]_i_1 
       (.I0(count_1_fu_198_p2[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[30]_i_1 
       (.I0(count_1_fu_198_p2[29]),
        .I1(Q[30]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[31]_i_2 
       (.I0(count_1_fu_198_p2[30]),
        .I1(Q[31]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[3]_i_1 
       (.I0(count_1_fu_198_p2[2]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[4]_i_1 
       (.I0(count_1_fu_198_p2[3]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[5]_i_1 
       (.I0(count_1_fu_198_p2[4]),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[6]_i_1 
       (.I0(count_1_fu_198_p2[5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[7]_i_1 
       (.I0(count_1_fu_198_p2[6]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[8]_i_1 
       (.I0(count_1_fu_198_p2[7]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_64[9]_i_1 
       (.I0(count_1_fu_198_p2[8]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[9]));
  FDRE \count_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\count_fu_64_reg[0]_0 ),
        .Q(Q[0]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[10]),
        .Q(Q[10]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[11]),
        .Q(Q[11]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[12]),
        .Q(Q[12]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[13]),
        .Q(Q[13]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[14]),
        .Q(Q[14]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[15]),
        .Q(Q[15]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[16]),
        .Q(Q[16]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[17]),
        .Q(Q[17]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[18]),
        .Q(Q[18]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[19]),
        .Q(Q[19]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[1]),
        .Q(Q[1]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[20]),
        .Q(Q[20]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[21]),
        .Q(Q[21]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[22]),
        .Q(Q[22]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[23]),
        .Q(Q[23]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[24]),
        .Q(Q[24]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[25]),
        .Q(Q[25]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[26]),
        .Q(Q[26]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[27]),
        .Q(Q[27]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[28]),
        .Q(Q[28]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[29]),
        .Q(Q[29]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[2]),
        .Q(Q[2]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[30]),
        .Q(Q[30]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[31]),
        .Q(Q[31]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[3]),
        .Q(Q[3]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[4]),
        .Q(Q[4]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[5]),
        .Q(Q[5]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[6]),
        .Q(Q[6]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[7]),
        .Q(Q[7]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[8]),
        .Q(Q[8]),
        .R(count_fu_64));
  FDRE \count_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_d0[9]),
        .Q(Q[9]),
        .R(count_fu_64));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(prev_1_fu_56),
        .Q({grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1,\prev_2_reg_251_reg[0]_0 }),
        .SR(SR),
        .add_ln28_fu_148_p2({add_ln28_fu_148_p2[10:2],add_ln28_fu_148_p2[0]}),
        .\ap_CS_fsm_reg[128] (\ap_CS_fsm_reg[128] ),
        .\ap_CS_fsm_reg[129] (ram_reg[16:15]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .gmem_RVALID(gmem_RVALID),
        .grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready),
        .grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .i_fu_60(i_fu_60),
        .\i_fu_60_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\i_fu_60_reg[0]_0 (\i_fu_60[10]_i_3_n_0 ),
        .\i_fu_60_reg[10] (\i_fu_60_reg_n_0_[9] ),
        .\i_fu_60_reg[10]_0 (\i_fu_60_reg_n_0_[8] ),
        .\i_fu_60_reg[10]_1 (\i_fu_60_reg_n_0_[7] ),
        .\i_fu_60_reg[10]_2 (\i_fu_60_reg_n_0_[10] ),
        .\i_fu_60_reg[4] (\i_fu_60_reg_n_0_[0] ),
        .\i_fu_60_reg[4]_0 (\i_fu_60_reg_n_0_[1] ),
        .\i_fu_60_reg[4]_1 (\i_fu_60_reg_n_0_[3] ),
        .\i_fu_60_reg[4]_2 (\i_fu_60_reg_n_0_[2] ),
        .\i_fu_60_reg[4]_3 (\i_fu_60_reg_n_0_[4] ),
        .\i_fu_60_reg[6] (\i_fu_60_reg_n_0_[5] ),
        .\i_fu_60_reg[6]_0 (\i_fu_60_reg_n_0_[6] ),
        .icmp_ln28_fu_142_p2(icmp_ln28_fu_142_p2),
        .\icmp_ln28_reg_247_reg[0] (count_fu_64),
        .\prev_1_fu_56_reg[7] (\prev_1_fu_56_reg[7]_0 ),
        .\prev_2_reg_251_reg[7] (p_0_in));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \i_fu_60[10]_i_3 
       (.I0(\i_fu_60_reg_n_0_[10] ),
        .I1(\i_fu_60_reg_n_0_[9] ),
        .I2(\i_fu_60_reg_n_0_[0] ),
        .I3(\i_fu_60[10]_i_6_n_0 ),
        .I4(\i_fu_60[10]_i_7_n_0 ),
        .O(\i_fu_60[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_60[10]_i_6 
       (.I0(\i_fu_60_reg_n_0_[6] ),
        .I1(\i_fu_60_reg_n_0_[5] ),
        .I2(\i_fu_60_reg_n_0_[8] ),
        .I3(\i_fu_60_reg_n_0_[7] ),
        .O(\i_fu_60[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_60[10]_i_7 
       (.I0(\i_fu_60_reg_n_0_[2] ),
        .I1(\i_fu_60_reg_n_0_[1] ),
        .I2(\i_fu_60_reg_n_0_[4] ),
        .I3(\i_fu_60_reg_n_0_[3] ),
        .O(\i_fu_60[10]_i_7_n_0 ));
  FDRE \i_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[0]),
        .Q(\i_fu_60_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[10]),
        .Q(\i_fu_60_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\i_fu_60_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[2]),
        .Q(\i_fu_60_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[3]),
        .Q(\i_fu_60_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[4]),
        .Q(\i_fu_60_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[5]),
        .Q(\i_fu_60_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[6]),
        .Q(\i_fu_60_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[7]),
        .Q(\i_fu_60_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[8]),
        .Q(\i_fu_60_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \i_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_60),
        .D(add_ln28_fu_148_p2[9]),
        .Q(\i_fu_60_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \icmp_ln28_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln28_fu_142_p2),
        .Q(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \icmp_ln32_reg_258[0]_i_1 
       (.I0(\icmp_ln32_reg_258[0]_i_2_n_0 ),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[4]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[4]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[5]),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[5]),
        .I5(\icmp_ln32_reg_258[0]_i_3_n_0 ),
        .O(icmp_ln32_fu_168_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln32_reg_258[0]_i_2 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[2]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[2]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[1]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[1]),
        .I4(\prev_2_reg_251_reg[0]_0 ),
        .I5(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[0]),
        .O(\icmp_ln32_reg_258[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln32_reg_258[0]_i_3 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[7]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[7]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[6]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[6]),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[3]),
        .I5(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[3]),
        .O(\icmp_ln32_reg_258[0]_i_3_n_0 ));
  FDRE \icmp_ln32_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln32_fu_168_p2),
        .Q(icmp_ln32_reg_258),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[0]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[0]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[1]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[1]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[2]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[2]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[3]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[3]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[4]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[4]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[5]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[5]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[6]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[6]),
        .R(1'b0));
  FDRE \prev_1_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(prev_1_fu_56),
        .D(p_0_in[7]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \prev_2_reg_251[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_RVALID),
        .I2(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .O(prev_2_reg_2510));
  FDRE \prev_2_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [0]),
        .Q(\prev_2_reg_251_reg[0]_0 ),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [1]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[1]),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [2]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[2]),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [3]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[3]),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [4]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[4]),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [5]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[5]),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [6]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[6]),
        .R(1'b0));
  FDRE \prev_2_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(prev_2_reg_2510),
        .D(\prev_2_reg_251_reg[7]_0 [7]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAEAAA)) 
    ram_reg_i_105
       (.I0(count_appearances_U0_appearances_we1),
        .I1(ram_reg[16]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_ce1),
        .I3(ram_reg_i_271_n_0),
        .I4(\icmp_ln32_reg_258[0]_i_2_n_0 ),
        .I5(ram_reg[17]),
        .O(count_appearances_U0_appearances_we0));
  LUT5 #(
    .INIT(32'hC0C4C8CC)) 
    ram_reg_i_126
       (.I0(ram_reg_i_188_1),
        .I1(ram_reg_28),
        .I2(ram_reg_i_62_0),
        .I3(ram_reg_i_302_n_0),
        .I4(ram_reg_i_82_1),
        .O(ram_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF0D)) 
    ram_reg_i_139
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[4]),
        .I1(ram_reg_i_188_0),
        .I2(ram_reg_i_188_3),
        .I3(ram_reg_i_188_2),
        .I4(ram_reg[8]),
        .I5(ram_reg[9]),
        .O(ram_reg_i_139_n_0));
  LUT5 #(
    .INIT(32'h2022AAAA)) 
    ram_reg_i_148
       (.I0(ram_reg_12),
        .I1(ram_reg_i_93_0),
        .I2(ram_reg_i_334_n_0),
        .I3(ram_reg_i_86_2),
        .I4(ram_reg_i_86_3),
        .O(ram_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h00202222AAAAAAAA)) 
    ram_reg_i_165
       (.I0(ram_reg_12),
        .I1(ram_reg_i_93_0),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[2]),
        .I3(ram_reg_i_188_0),
        .I4(ram_reg_i_90_3),
        .I5(ram_reg_i_90_4),
        .O(ram_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h4444004055555555)) 
    ram_reg_i_176
       (.I0(ram_reg_i_93_0),
        .I1(ram_reg_i_93_1),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[1]),
        .I3(ram_reg[0]),
        .I4(ram_reg[1]),
        .I5(ram_reg_i_93_2),
        .O(ram_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF80BF80)) 
    ram_reg_i_18
       (.I0(count_threshold_U0_appearances_address0),
        .I1(count_threshold_U0_ap_start),
        .I2(tptr),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[0]),
        .I4(ram_reg[17]),
        .I5(ram_reg_29),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hDDDDDDD0DDDDDDDD)) 
    ram_reg_i_181
       (.I0(ram_reg[17]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[6]),
        .I2(ram_reg[11]),
        .I3(ram_reg[10]),
        .I4(ram_reg_i_80_0),
        .I5(ram_reg_4),
        .O(ram_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_185
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[5]),
        .I1(ram_reg[17]),
        .I2(ram_reg_i_82_0),
        .I3(ram_reg[14]),
        .I4(ram_reg[12]),
        .I5(ram_reg[13]),
        .O(ram_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'hFF4FFF0FFF0FFF0F)) 
    ram_reg_i_188
       (.I0(ram_reg_i_82_2),
        .I1(ram_reg_i_82_3),
        .I2(ram_reg_i_82_4),
        .I3(ram_reg_i_82_5),
        .I4(ram_reg_i_391_n_0),
        .I5(ram_reg_i_82_1),
        .O(ram_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hFB08FBFBFB08FB08)) 
    ram_reg_i_18__0
       (.I0(count_threshold_U0_appearances_address0),
        .I1(count_threshold_U0_ap_start),
        .I2(tptr),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[0]),
        .I4(ram_reg[17]),
        .I5(ram_reg_29),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_19
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[30]),
        .I2(Q[31]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFF0000BB8BBB8B)) 
    ram_reg_i_192
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[4]),
        .I1(ram_reg[17]),
        .I2(ram_reg_i_86_0),
        .I3(ram_reg_i_84_0),
        .I4(ram_reg_i_84_1),
        .I5(ram_reg_4),
        .O(ram_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8AAAAA8AA)) 
    ram_reg_i_193
       (.I0(ram_reg_12),
        .I1(ram_reg[9]),
        .I2(ram_reg[8]),
        .I3(ram_reg_i_396_n_0),
        .I4(ram_reg_i_188_3),
        .I5(ram_reg_i_188_2),
        .O(ram_reg_i_193_n_0));
  LUT5 #(
    .INIT(32'h2022AAAA)) 
    ram_reg_i_199
       (.I0(ram_reg_12),
        .I1(ram_reg_i_93_0),
        .I2(ram_reg_i_409_n_0),
        .I3(ram_reg_i_86_2),
        .I4(ram_reg_i_86_3),
        .O(ram_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_19__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[30]),
        .I2(Q[31]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[31]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_20
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[29]),
        .I2(Q[30]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'h0000FB0B)) 
    ram_reg_i_201
       (.I0(ram_reg_i_86_1),
        .I1(ram_reg_i_86_0),
        .I2(ram_reg[17]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[3]),
        .I4(ram_reg_4),
        .O(ram_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_20__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[29]),
        .I2(Q[30]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[30]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_21
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[28]),
        .I2(Q[29]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'h00202222AAAAAAAA)) 
    ram_reg_i_218
       (.I0(ram_reg_12),
        .I1(ram_reg_i_93_0),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[2]),
        .I3(ram_reg_i_188_0),
        .I4(ram_reg_i_90_3),
        .I5(ram_reg_i_90_4),
        .O(ram_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFB8BBB8BB)) 
    ram_reg_i_219
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[2]),
        .I1(ram_reg[17]),
        .I2(ram_reg_i_90_0),
        .I3(ram_reg_i_90_1),
        .I4(ram_reg_i_90_2),
        .I5(ram_reg_4),
        .O(ram_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_21__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[28]),
        .I2(Q[29]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[29]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_22
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[27]),
        .I2(Q[28]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    ram_reg_i_229
       (.I0(ram_reg_i_93_0),
        .I1(ram_reg_i_93_1),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[1]),
        .I3(ram_reg[0]),
        .I4(ram_reg[1]),
        .I5(ram_reg_i_93_2),
        .O(ram_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_22__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[27]),
        .I2(Q[28]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[28]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_23
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[26]),
        .I2(Q[27]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_23__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[26]),
        .I2(Q[27]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[27]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_24
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[25]),
        .I2(Q[26]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_24__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[25]),
        .I2(Q[26]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[26]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_25
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[24]),
        .I2(Q[25]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_25__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[24]),
        .I2(Q[25]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[25]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_26
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[23]),
        .I2(Q[24]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_26__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[23]),
        .I2(Q[24]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[24]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_27
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[22]),
        .I2(Q[23]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    ram_reg_i_270
       (.I0(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_ce1));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    ram_reg_i_271
       (.I0(\icmp_ln32_reg_258[0]_i_3_n_0 ),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[5]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[5]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[4]),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[4]),
        .O(ram_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_27__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[22]),
        .I2(Q[23]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[23]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_28
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[21]),
        .I2(Q[22]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_28__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[21]),
        .I2(Q[22]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[22]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_29
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[20]),
        .I2(Q[21]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_29__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[20]),
        .I2(Q[21]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[21]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_30
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[19]),
        .I2(Q[20]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'h5545)) 
    ram_reg_i_302
       (.I0(ram_reg_i_188_2),
        .I1(ram_reg_i_188_3),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[5]),
        .I3(ram_reg_i_188_0),
        .O(ram_reg_i_302_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_30__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[19]),
        .I2(Q[20]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[20]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_31
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[18]),
        .I2(Q[19]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_31__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[18]),
        .I2(Q[19]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[19]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_32
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[17]),
        .I2(Q[18]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_32__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[17]),
        .I2(Q[18]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[18]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_33
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[16]),
        .I2(Q[17]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_334
       (.I0(ram_reg[0]),
        .I1(ram_reg[1]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[3]),
        .I3(ram_reg[3]),
        .I4(ram_reg[4]),
        .I5(ram_reg[2]),
        .O(ram_reg_i_334_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_33__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[16]),
        .I2(Q[17]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[17]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_34
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[15]),
        .I2(Q[16]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_34__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[15]),
        .I2(Q[16]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[16]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_35
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[14]),
        .I2(Q[15]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_35__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[14]),
        .I2(Q[15]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[15]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_36
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[13]),
        .I2(Q[14]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_36__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[13]),
        .I2(Q[14]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[14]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_37
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[12]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_37__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[12]),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[13]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_38
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[11]),
        .I2(Q[12]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_38__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[11]),
        .I2(Q[12]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[12]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_39
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[10]),
        .I2(Q[11]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hAAAAFFEF)) 
    ram_reg_i_391
       (.I0(ram_reg_i_188_1),
        .I1(ram_reg_i_188_0),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[5]),
        .I3(ram_reg_i_188_3),
        .I4(ram_reg_i_188_2),
        .O(ram_reg_i_391_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_396
       (.I0(ram_reg[5]),
        .I1(ram_reg[7]),
        .I2(ram_reg[6]),
        .I3(ram_reg_i_193_0),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[4]),
        .I5(ram_reg_i_193_1),
        .O(ram_reg_i_396_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_39__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[10]),
        .I2(Q[11]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[11]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_40
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[9]),
        .I2(Q[10]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_409
       (.I0(ram_reg[0]),
        .I1(ram_reg[1]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[3]),
        .I3(ram_reg[3]),
        .I4(ram_reg[4]),
        .I5(ram_reg[2]),
        .O(ram_reg_i_409_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_40__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[9]),
        .I2(Q[10]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[10]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_41
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[8]),
        .I2(Q[9]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_41__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[8]),
        .I2(Q[9]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[9]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_42
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[7]),
        .I2(Q[8]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_42__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[7]),
        .I2(Q[8]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[8]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_43
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[6]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_43__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[6]),
        .I2(Q[7]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_44
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[5]),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_44__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[5]),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_45
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[4]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_45__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[4]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_46
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[3]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_46__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[3]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_47
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_47__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[2]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_48
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_48__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_49
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_30),
        .O(\count_fu_64_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_49__0
       (.I0(ram_reg_29),
        .I1(count_1_fu_198_p2[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ram_reg[17]),
        .I5(ram_reg_31),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'h0000F404F404F404)) 
    ram_reg_i_50
       (.I0(ram_reg_29),
        .I1(\count_fu_64_reg[0]_0 ),
        .I2(ram_reg[17]),
        .I3(Q[0]),
        .I4(tptr),
        .I5(count_threshold_U0_ap_start),
        .O(\count_fu_64_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hF4040000F404F404)) 
    ram_reg_i_50__0
       (.I0(ram_reg_29),
        .I1(\count_fu_64_reg[0]_0 ),
        .I2(ram_reg[17]),
        .I3(Q[0]),
        .I4(tptr),
        .I5(count_threshold_U0_ap_start),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF000000)) 
    ram_reg_i_54
       (.I0(\icmp_ln28_reg_247_reg_n_0_[0] ),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg[16]),
        .I5(count_appearances_U0_appearances_we1),
        .O(count_appearances_U0_appearances_ce1));
  LUT4 #(
    .INIT(16'h7F77)) 
    ram_reg_i_58
       (.I0(ram_reg_2),
        .I1(ram_reg_28),
        .I2(ram_reg_26),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[7]),
        .O(count_appearances_U0_appearances_address1[6]));
  LUT6 #(
    .INIT(64'hEEEFEEEEEFEFEFEF)) 
    ram_reg_i_60
       (.I0(ram_reg_24),
        .I1(ram_reg_7),
        .I2(ram_reg_25),
        .I3(ram_reg_26),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_appearances_address1[6]),
        .I5(ram_reg_27),
        .O(count_appearances_U0_appearances_address1[5]));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8B8)) 
    ram_reg_i_62
       (.I0(ram_reg_i_126_n_0),
        .I1(ram_reg_2),
        .I2(ram_reg_16),
        .I3(ram_reg_17),
        .I4(ram_reg_18),
        .I5(ram_reg_19),
        .O(count_appearances_U0_appearances_address1[4]));
  LUT6 #(
    .INIT(64'hFEFFFEFEAAAAAAAA)) 
    ram_reg_i_64
       (.I0(ram_reg_20),
        .I1(ram_reg_21),
        .I2(ram_reg_22),
        .I3(ram_reg_i_139_n_0),
        .I4(ram_reg_12),
        .I5(ram_reg_2),
        .O(count_appearances_U0_appearances_address1[3]));
  LUT6 #(
    .INIT(64'hD0DFD0DFD0DFD0D0)) 
    ram_reg_i_66
       (.I0(ram_reg_5),
        .I1(ram_reg_i_148_n_0),
        .I2(ram_reg_2),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(count_appearances_U0_appearances_address1[2]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    ram_reg_i_72
       (.I0(ram_reg_0),
        .I1(ram_reg_i_165_n_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .O(count_appearances_U0_appearances_address1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    ram_reg_i_74
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(ram_reg_i_176_n_0),
        .I3(ram_reg_12),
        .I4(ram_reg_2),
        .I5(ram_reg_13),
        .O(count_appearances_U0_appearances_address1[0]));
  LUT5 #(
    .INIT(32'hC4CFCFCF)) 
    ram_reg_i_78
       (.I0(ram_reg_26),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[7]),
        .I2(ram_reg[17]),
        .I3(ram_reg_28),
        .I4(ram_reg_2),
        .O(count_appearances_U0_appearances_address0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBAAAA)) 
    ram_reg_i_80
       (.I0(ram_reg_i_181_n_0),
        .I1(ram_reg_27),
        .I2(ram_reg_26),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[6]),
        .I4(ram_reg_2),
        .I5(ram_reg[17]),
        .O(count_appearances_U0_appearances_address0[4]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2FFE2E2)) 
    ram_reg_i_82
       (.I0(ram_reg_i_185_n_0),
        .I1(ram_reg_4),
        .I2(ram_reg_23),
        .I3(ram_reg_i_188_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg[17]),
        .O(count_appearances_U0_appearances_address0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEAAAA)) 
    ram_reg_i_84
       (.I0(ram_reg_i_192_n_0),
        .I1(ram_reg_21),
        .I2(ram_reg_i_193_n_0),
        .I3(ram_reg_22),
        .I4(ram_reg_2),
        .I5(ram_reg[17]),
        .O(count_appearances_U0_appearances_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    ram_reg_i_86
       (.I0(ram_reg_5),
        .I1(ram_reg_i_199_n_0),
        .I2(ram_reg_9),
        .I3(ram_reg_4),
        .I4(ram_reg_8),
        .I5(ram_reg_i_201_n_0),
        .O(count_appearances_U0_appearances_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FD00)) 
    ram_reg_i_90
       (.I0(ram_reg_0),
        .I1(ram_reg_i_218_n_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg[17]),
        .I5(ram_reg_i_219_n_0),
        .O(count_appearances_U0_appearances_address0[0]));
  LUT6 #(
    .INIT(64'h0040404044444444)) 
    ram_reg_i_93
       (.I0(ram_reg[17]),
        .I1(ram_reg_2),
        .I2(ram_reg_12),
        .I3(ram_reg_11),
        .I4(ram_reg_i_229_n_0),
        .I5(ram_reg_10),
        .O(\ap_CS_fsm_reg[130] ));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_94
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_prev_1_out[1]),
        .I1(ram_reg[17]),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_4),
        .O(\prev_1_fu_56_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_threshold
   (count_threshold_U0_appearances_address1,
    Q,
    count_threshold_U0_appearances_address0,
    count_threshold_U0_appearances_ce0,
    \ap_CS_fsm_reg[48]_0 ,
    \over_thresh_379_reg_8761_reg[7]_0 ,
    empty_n_reg,
    ADDRARDADDR,
    empty_n_reg_0,
    ADDRBWRADDR,
    pop_buf,
    \ap_CS_fsm_reg[125]_0 ,
    \ap_CS_fsm_reg[128]_0 ,
    E,
    CO,
    ap_clk,
    \icmp_ln49_6_reg_6177_reg[0]_0 ,
    D,
    count_threshold_U0_ap_start,
    ram_reg,
    count_appearances_U0_appearances_address1,
    ram_reg_0,
    count_appearances_U0_appearances_address0,
    ram_reg_1,
    ram_reg_2,
    tptr,
    reg_valid1,
    SR);
  output [4:0]count_threshold_U0_appearances_address1;
  output [1:0]Q;
  output [4:0]count_threshold_U0_appearances_address0;
  output count_threshold_U0_appearances_ce0;
  output \ap_CS_fsm_reg[48]_0 ;
  output [8:0]\over_thresh_379_reg_8761_reg[7]_0 ;
  output [2:0]empty_n_reg;
  output [2:0]ADDRARDADDR;
  output [2:0]empty_n_reg_0;
  output [2:0]ADDRBWRADDR;
  output pop_buf;
  output \ap_CS_fsm_reg[125]_0 ;
  output \ap_CS_fsm_reg[128]_0 ;
  output [0:0]E;
  input [0:0]CO;
  input ap_clk;
  input [0:0]\icmp_ln49_6_reg_6177_reg[0]_0 ;
  input [0:0]D;
  input count_threshold_U0_ap_start;
  input ram_reg;
  input [2:0]count_appearances_U0_appearances_address1;
  input ram_reg_0;
  input [1:0]count_appearances_U0_appearances_address0;
  input ram_reg_1;
  input ram_reg_2;
  input tptr;
  input reg_valid1;
  input [0:0]SR;

  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[120]_i_10_n_0 ;
  wire \ap_CS_fsm[120]_i_11_n_0 ;
  wire \ap_CS_fsm[120]_i_12_n_0 ;
  wire \ap_CS_fsm[120]_i_13_n_0 ;
  wire \ap_CS_fsm[120]_i_14_n_0 ;
  wire \ap_CS_fsm[120]_i_15_n_0 ;
  wire \ap_CS_fsm[120]_i_16_n_0 ;
  wire \ap_CS_fsm[120]_i_17_n_0 ;
  wire \ap_CS_fsm[120]_i_18_n_0 ;
  wire \ap_CS_fsm[120]_i_19_n_0 ;
  wire \ap_CS_fsm[120]_i_20_n_0 ;
  wire \ap_CS_fsm[120]_i_21_n_0 ;
  wire \ap_CS_fsm[120]_i_22_n_0 ;
  wire \ap_CS_fsm[120]_i_23_n_0 ;
  wire \ap_CS_fsm[120]_i_24_n_0 ;
  wire \ap_CS_fsm[120]_i_25_n_0 ;
  wire \ap_CS_fsm[120]_i_26_n_0 ;
  wire \ap_CS_fsm[120]_i_27_n_0 ;
  wire \ap_CS_fsm[120]_i_28_n_0 ;
  wire \ap_CS_fsm[120]_i_2_n_0 ;
  wire \ap_CS_fsm[120]_i_3_n_0 ;
  wire \ap_CS_fsm[120]_i_4_n_0 ;
  wire \ap_CS_fsm[120]_i_5_n_0 ;
  wire \ap_CS_fsm[120]_i_6_n_0 ;
  wire \ap_CS_fsm[120]_i_7_n_0 ;
  wire \ap_CS_fsm[120]_i_8_n_0 ;
  wire \ap_CS_fsm[120]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[125]_0 ;
  wire \ap_CS_fsm_reg[128]_0 ;
  wire \ap_CS_fsm_reg[48]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [120:0]ap_NS_fsm;
  wire ap_clk;
  wire [1:0]count_appearances_U0_appearances_address0;
  wire [2:0]count_appearances_U0_appearances_address1;
  wire count_threshold_U0_ap_start;
  wire [4:0]count_threshold_U0_appearances_address0;
  wire [4:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire [2:0]empty_n_reg;
  wire [2:0]empty_n_reg_0;
  wire icmp_ln49_100_reg_7161;
  wire icmp_ln49_102_reg_7182;
  wire icmp_ln49_104_reg_7203;
  wire icmp_ln49_106_reg_7224;
  wire icmp_ln49_108_reg_7245;
  wire icmp_ln49_10_reg_6219;
  wire icmp_ln49_110_reg_7266;
  wire icmp_ln49_112_reg_7287;
  wire icmp_ln49_114_reg_7308;
  wire icmp_ln49_116_reg_7329;
  wire icmp_ln49_118_reg_7350;
  wire icmp_ln49_120_reg_7371;
  wire icmp_ln49_122_reg_7392;
  wire icmp_ln49_124_reg_7413;
  wire icmp_ln49_126_reg_7433;
  wire icmp_ln49_128_reg_7454;
  wire icmp_ln49_12_reg_6240;
  wire icmp_ln49_130_reg_7475;
  wire icmp_ln49_132_reg_7496;
  wire icmp_ln49_134_reg_7517;
  wire icmp_ln49_136_reg_7538;
  wire icmp_ln49_138_reg_7559;
  wire icmp_ln49_140_reg_7580;
  wire icmp_ln49_142_reg_7601;
  wire icmp_ln49_144_reg_7622;
  wire icmp_ln49_146_reg_7643;
  wire icmp_ln49_148_reg_7664;
  wire icmp_ln49_14_reg_6260;
  wire icmp_ln49_150_reg_7685;
  wire icmp_ln49_152_reg_7706;
  wire icmp_ln49_154_reg_7727;
  wire icmp_ln49_156_reg_7748;
  wire icmp_ln49_158_reg_7769;
  wire icmp_ln49_160_reg_7790;
  wire icmp_ln49_162_reg_7811;
  wire icmp_ln49_164_reg_7832;
  wire icmp_ln49_166_reg_7853;
  wire icmp_ln49_168_reg_7874;
  wire icmp_ln49_16_reg_6281;
  wire icmp_ln49_170_reg_7895;
  wire icmp_ln49_172_reg_7916;
  wire icmp_ln49_174_reg_7937;
  wire icmp_ln49_176_reg_7958;
  wire icmp_ln49_178_reg_7979;
  wire icmp_ln49_180_reg_8000;
  wire icmp_ln49_182_reg_8021;
  wire icmp_ln49_184_reg_8042;
  wire icmp_ln49_186_reg_8063;
  wire icmp_ln49_188_reg_8084;
  wire icmp_ln49_18_reg_6302;
  wire icmp_ln49_190_reg_8105;
  wire icmp_ln49_192_reg_8126;
  wire icmp_ln49_194_reg_8147;
  wire icmp_ln49_196_reg_8168;
  wire icmp_ln49_198_reg_8189;
  wire icmp_ln49_200_reg_8210;
  wire icmp_ln49_202_reg_8231;
  wire icmp_ln49_204_reg_8252;
  wire icmp_ln49_206_reg_8273;
  wire icmp_ln49_208_reg_8294;
  wire icmp_ln49_20_reg_6323;
  wire icmp_ln49_210_reg_8315;
  wire icmp_ln49_212_reg_8336;
  wire icmp_ln49_214_reg_8357;
  wire icmp_ln49_216_reg_8378;
  wire icmp_ln49_218_reg_8399;
  wire icmp_ln49_220_reg_8420;
  wire icmp_ln49_222_reg_8441;
  wire icmp_ln49_224_reg_8462;
  wire icmp_ln49_226_reg_8483;
  wire icmp_ln49_228_reg_8504;
  wire icmp_ln49_22_reg_6344;
  wire icmp_ln49_230_reg_8525;
  wire icmp_ln49_232_reg_8546;
  wire icmp_ln49_234_reg_8567;
  wire icmp_ln49_236_reg_8588;
  wire icmp_ln49_238_reg_8609;
  wire icmp_ln49_240_reg_8630;
  wire icmp_ln49_242_reg_8651;
  wire icmp_ln49_244_reg_8672;
  wire icmp_ln49_246_reg_8693;
  wire icmp_ln49_248_reg_8714;
  wire icmp_ln49_24_reg_6365;
  wire icmp_ln49_251_reg_8746;
  wire icmp_ln49_253_reg_8767;
  wire icmp_ln49_26_reg_6386;
  wire icmp_ln49_28_reg_6407;
  wire icmp_ln49_2_reg_6136;
  wire \icmp_ln49_2_reg_6136[0]_i_1_n_0 ;
  wire icmp_ln49_30_reg_6427;
  wire icmp_ln49_32_reg_6448;
  wire icmp_ln49_34_reg_6469;
  wire icmp_ln49_36_reg_6490;
  wire icmp_ln49_38_reg_6511;
  wire icmp_ln49_40_reg_6532;
  wire icmp_ln49_42_reg_6553;
  wire icmp_ln49_44_reg_6574;
  wire icmp_ln49_46_reg_6595;
  wire icmp_ln49_48_reg_6616;
  wire icmp_ln49_4_reg_6157;
  wire icmp_ln49_50_reg_6637;
  wire icmp_ln49_52_reg_6658;
  wire icmp_ln49_54_reg_6679;
  wire icmp_ln49_56_reg_6700;
  wire icmp_ln49_58_reg_6721;
  wire icmp_ln49_60_reg_6742;
  wire icmp_ln49_62_reg_6762;
  wire icmp_ln49_64_reg_6783;
  wire icmp_ln49_66_reg_6804;
  wire icmp_ln49_68_reg_6825;
  wire icmp_ln49_6_reg_6177;
  wire [0:0]\icmp_ln49_6_reg_6177_reg[0]_0 ;
  wire icmp_ln49_70_reg_6846;
  wire icmp_ln49_72_reg_6867;
  wire icmp_ln49_74_reg_6888;
  wire icmp_ln49_76_reg_6909;
  wire icmp_ln49_78_reg_6930;
  wire icmp_ln49_80_reg_6951;
  wire icmp_ln49_82_reg_6972;
  wire icmp_ln49_84_reg_6993;
  wire icmp_ln49_86_reg_7014;
  wire icmp_ln49_88_reg_7035;
  wire icmp_ln49_8_reg_6198;
  wire icmp_ln49_90_reg_7056;
  wire icmp_ln49_92_reg_7077;
  wire icmp_ln49_94_reg_7098;
  wire icmp_ln49_96_reg_7119;
  wire icmp_ln49_98_reg_7140;
  wire icmp_ln49_reg_6116;
  wire \icmp_ln49_reg_6116[0]_i_1_n_0 ;
  wire \int_output_r[4]_i_2_n_0 ;
  wire \int_output_r[8]_i_2_n_0 ;
  wire \int_output_r[8]_i_3_n_0 ;
  wire [6:0]over_thresh_102_fu_3741_p3;
  wire [6:0]over_thresh_102_reg_6819;
  wire \over_thresh_102_reg_6819[6]_i_2_n_0 ;
  wire [6:0]over_thresh_105_fu_3766_p3;
  wire [6:0]over_thresh_105_reg_6840;
  wire \over_thresh_105_reg_6840[6]_i_2_n_0 ;
  wire [6:0]over_thresh_108_fu_3791_p3;
  wire [6:0]over_thresh_108_reg_6861;
  wire \over_thresh_108_reg_6861[6]_i_2_n_0 ;
  wire [6:0]over_thresh_111_fu_3816_p3;
  wire [6:0]over_thresh_111_reg_6882;
  wire \over_thresh_111_reg_6882[6]_i_2_n_0 ;
  wire [6:0]over_thresh_114_fu_3841_p3;
  wire [6:0]over_thresh_114_reg_6903;
  wire \over_thresh_114_reg_6903[6]_i_2_n_0 ;
  wire [6:0]over_thresh_117_fu_3866_p3;
  wire [6:0]over_thresh_117_reg_6924;
  wire \over_thresh_117_reg_6924[6]_i_2_n_0 ;
  wire [6:0]over_thresh_120_fu_3891_p3;
  wire [6:0]over_thresh_120_reg_6945;
  wire \over_thresh_120_reg_6945[6]_i_2_n_0 ;
  wire [6:0]over_thresh_123_fu_3916_p3;
  wire [6:0]over_thresh_123_reg_6966;
  wire \over_thresh_123_reg_6966[6]_i_2_n_0 ;
  wire [6:0]over_thresh_126_fu_3941_p3;
  wire [6:0]over_thresh_126_reg_6987;
  wire \over_thresh_126_reg_6987[6]_i_2_n_0 ;
  wire [6:0]over_thresh_129_fu_3966_p3;
  wire [6:0]over_thresh_129_reg_7008;
  wire \over_thresh_129_reg_7008[6]_i_2_n_0 ;
  wire [3:0]over_thresh_12_fu_2976_p3;
  wire [3:0]over_thresh_12_reg_6192;
  wire [6:0]over_thresh_132_fu_3991_p3;
  wire [6:0]over_thresh_132_reg_7029;
  wire \over_thresh_132_reg_7029[6]_i_2_n_0 ;
  wire [6:0]over_thresh_135_fu_4016_p3;
  wire [6:0]over_thresh_135_reg_7050;
  wire \over_thresh_135_reg_7050[6]_i_2_n_0 ;
  wire [6:0]over_thresh_138_fu_4041_p3;
  wire [6:0]over_thresh_138_reg_7071;
  wire \over_thresh_138_reg_7071[6]_i_2_n_0 ;
  wire [6:0]over_thresh_141_fu_4066_p3;
  wire [6:0]over_thresh_141_reg_7092;
  wire \over_thresh_141_reg_7092[6]_i_2_n_0 ;
  wire [6:0]over_thresh_144_fu_4091_p3;
  wire [6:0]over_thresh_144_reg_7113;
  wire \over_thresh_144_reg_7113[6]_i_2_n_0 ;
  wire [6:0]over_thresh_147_fu_4116_p3;
  wire [6:0]over_thresh_147_reg_7134;
  wire \over_thresh_147_reg_7134[6]_i_2_n_0 ;
  wire [6:0]over_thresh_150_fu_4141_p3;
  wire [6:0]over_thresh_150_reg_7155;
  wire \over_thresh_150_reg_7155[6]_i_2_n_0 ;
  wire [6:0]over_thresh_153_fu_4166_p3;
  wire [6:0]over_thresh_153_reg_7176;
  wire \over_thresh_153_reg_7176[6]_i_2_n_0 ;
  wire [6:0]over_thresh_156_fu_4191_p3;
  wire [6:0]over_thresh_156_reg_7197;
  wire \over_thresh_156_reg_7197[6]_i_2_n_0 ;
  wire [6:0]over_thresh_159_fu_4216_p3;
  wire [6:0]over_thresh_159_reg_7218;
  wire \over_thresh_159_reg_7218[6]_i_2_n_0 ;
  wire [3:0]over_thresh_15_fu_3001_p3;
  wire [3:0]over_thresh_15_reg_6213;
  wire [6:0]over_thresh_162_fu_4241_p3;
  wire [6:0]over_thresh_162_reg_7239;
  wire \over_thresh_162_reg_7239[6]_i_2_n_0 ;
  wire [6:0]over_thresh_165_fu_4266_p3;
  wire [6:0]over_thresh_165_reg_7260;
  wire \over_thresh_165_reg_7260[6]_i_2_n_0 ;
  wire [6:0]over_thresh_168_fu_4291_p3;
  wire [6:0]over_thresh_168_reg_7281;
  wire \over_thresh_168_reg_7281[6]_i_2_n_0 ;
  wire [6:0]over_thresh_171_fu_4316_p3;
  wire [6:0]over_thresh_171_reg_7302;
  wire \over_thresh_171_reg_7302[6]_i_2_n_0 ;
  wire [6:0]over_thresh_174_fu_4341_p3;
  wire [6:0]over_thresh_174_reg_7323;
  wire \over_thresh_174_reg_7323[6]_i_2_n_0 ;
  wire [6:0]over_thresh_177_fu_4366_p3;
  wire [6:0]over_thresh_177_reg_7344;
  wire \over_thresh_177_reg_7344[6]_i_2_n_0 ;
  wire [6:0]over_thresh_180_fu_4391_p3;
  wire [6:0]over_thresh_180_reg_7365;
  wire \over_thresh_180_reg_7365[6]_i_2_n_0 ;
  wire [6:0]over_thresh_183_fu_4416_p3;
  wire [6:0]over_thresh_183_reg_7386;
  wire \over_thresh_183_reg_7386[6]_i_2_n_0 ;
  wire [6:0]over_thresh_186_fu_4441_p3;
  wire [6:0]over_thresh_186_reg_7407;
  wire \over_thresh_186_reg_7407[6]_i_2_n_0 ;
  wire [6:0]over_thresh_189_fu_4466_p3;
  wire [6:0]over_thresh_189_reg_7428;
  wire \over_thresh_189_reg_7428[6]_i_2_n_0 ;
  wire [3:0]over_thresh_18_fu_3026_p3;
  wire [3:0]over_thresh_18_reg_6234;
  wire [7:0]over_thresh_192_fu_4496_p3;
  wire [7:0]over_thresh_192_reg_7448;
  wire \over_thresh_192_reg_7448[7]_i_2_n_0 ;
  wire [7:0]over_thresh_195_fu_4521_p3;
  wire [7:0]over_thresh_195_reg_7469;
  wire \over_thresh_195_reg_7469[7]_i_2_n_0 ;
  wire [7:0]over_thresh_198_fu_4546_p3;
  wire [7:0]over_thresh_198_reg_7490;
  wire \over_thresh_198_reg_7490[7]_i_2_n_0 ;
  wire [7:0]over_thresh_201_fu_4571_p3;
  wire [7:0]over_thresh_201_reg_7511;
  wire \over_thresh_201_reg_7511[7]_i_2_n_0 ;
  wire [7:0]over_thresh_204_fu_4596_p3;
  wire [7:0]over_thresh_204_reg_7532;
  wire \over_thresh_204_reg_7532[7]_i_2_n_0 ;
  wire [7:0]over_thresh_207_fu_4621_p3;
  wire [7:0]over_thresh_207_reg_7553;
  wire \over_thresh_207_reg_7553[7]_i_2_n_0 ;
  wire [7:0]over_thresh_210_fu_4646_p3;
  wire [7:0]over_thresh_210_reg_7574;
  wire \over_thresh_210_reg_7574[7]_i_2_n_0 ;
  wire [7:0]over_thresh_213_fu_4671_p3;
  wire [7:0]over_thresh_213_reg_7595;
  wire \over_thresh_213_reg_7595[7]_i_2_n_0 ;
  wire [7:0]over_thresh_216_fu_4696_p3;
  wire [7:0]over_thresh_216_reg_7616;
  wire \over_thresh_216_reg_7616[7]_i_2_n_0 ;
  wire [7:0]over_thresh_219_fu_4721_p3;
  wire [7:0]over_thresh_219_reg_7637;
  wire \over_thresh_219_reg_7637[7]_i_2_n_0 ;
  wire [3:0]over_thresh_21_fu_3051_p3;
  wire [3:0]over_thresh_21_reg_6255;
  wire [7:0]over_thresh_222_fu_4746_p3;
  wire [7:0]over_thresh_222_reg_7658;
  wire \over_thresh_222_reg_7658[7]_i_2_n_0 ;
  wire [7:0]over_thresh_225_fu_4771_p3;
  wire [7:0]over_thresh_225_reg_7679;
  wire \over_thresh_225_reg_7679[7]_i_2_n_0 ;
  wire [7:0]over_thresh_228_fu_4796_p3;
  wire [7:0]over_thresh_228_reg_7700;
  wire \over_thresh_228_reg_7700[7]_i_2_n_0 ;
  wire [7:0]over_thresh_231_fu_4821_p3;
  wire [7:0]over_thresh_231_reg_7721;
  wire \over_thresh_231_reg_7721[7]_i_2_n_0 ;
  wire [7:0]over_thresh_234_fu_4846_p3;
  wire [7:0]over_thresh_234_reg_7742;
  wire \over_thresh_234_reg_7742[7]_i_2_n_0 ;
  wire [7:0]over_thresh_237_fu_4871_p3;
  wire [7:0]over_thresh_237_reg_7763;
  wire \over_thresh_237_reg_7763[7]_i_2_n_0 ;
  wire [7:0]over_thresh_240_fu_4896_p3;
  wire [7:0]over_thresh_240_reg_7784;
  wire \over_thresh_240_reg_7784[7]_i_2_n_0 ;
  wire [7:0]over_thresh_243_fu_4921_p3;
  wire [7:0]over_thresh_243_reg_7805;
  wire \over_thresh_243_reg_7805[7]_i_2_n_0 ;
  wire [7:0]over_thresh_246_fu_4946_p3;
  wire [7:0]over_thresh_246_reg_7826;
  wire \over_thresh_246_reg_7826[7]_i_2_n_0 ;
  wire [7:0]over_thresh_249_fu_4971_p3;
  wire [7:0]over_thresh_249_reg_7847;
  wire \over_thresh_249_reg_7847[7]_i_2_n_0 ;
  wire [4:0]over_thresh_24_fu_3081_p3;
  wire [4:0]over_thresh_24_reg_6275;
  wire [7:0]over_thresh_252_fu_4996_p3;
  wire [7:0]over_thresh_252_reg_7868;
  wire \over_thresh_252_reg_7868[7]_i_2_n_0 ;
  wire [7:0]over_thresh_255_fu_5021_p3;
  wire [7:0]over_thresh_255_reg_7889;
  wire \over_thresh_255_reg_7889[7]_i_2_n_0 ;
  wire [7:0]over_thresh_258_fu_5046_p3;
  wire [7:0]over_thresh_258_reg_7910;
  wire \over_thresh_258_reg_7910[7]_i_2_n_0 ;
  wire [7:0]over_thresh_261_fu_5071_p3;
  wire [7:0]over_thresh_261_reg_7931;
  wire \over_thresh_261_reg_7931[7]_i_2_n_0 ;
  wire [7:0]over_thresh_264_fu_5096_p3;
  wire [7:0]over_thresh_264_reg_7952;
  wire \over_thresh_264_reg_7952[7]_i_2_n_0 ;
  wire [7:0]over_thresh_267_fu_5121_p3;
  wire [7:0]over_thresh_267_reg_7973;
  wire \over_thresh_267_reg_7973[7]_i_2_n_0 ;
  wire [7:0]over_thresh_270_fu_5146_p3;
  wire [7:0]over_thresh_270_reg_7994;
  wire \over_thresh_270_reg_7994[7]_i_2_n_0 ;
  wire [7:0]over_thresh_273_fu_5171_p3;
  wire [7:0]over_thresh_273_reg_8015;
  wire \over_thresh_273_reg_8015[7]_i_2_n_0 ;
  wire [7:0]over_thresh_276_fu_5196_p3;
  wire [7:0]over_thresh_276_reg_8036;
  wire \over_thresh_276_reg_8036[7]_i_2_n_0 ;
  wire [7:0]over_thresh_279_fu_5221_p3;
  wire [7:0]over_thresh_279_reg_8057;
  wire \over_thresh_279_reg_8057[7]_i_2_n_0 ;
  wire [4:0]over_thresh_27_fu_3106_p3;
  wire [4:0]over_thresh_27_reg_6296;
  wire \over_thresh_27_reg_6296[4]_i_2_n_0 ;
  wire [7:0]over_thresh_282_fu_5246_p3;
  wire [7:0]over_thresh_282_reg_8078;
  wire \over_thresh_282_reg_8078[7]_i_2_n_0 ;
  wire [7:0]over_thresh_285_fu_5271_p3;
  wire [7:0]over_thresh_285_reg_8099;
  wire \over_thresh_285_reg_8099[7]_i_2_n_0 ;
  wire [7:0]over_thresh_288_fu_5296_p3;
  wire [7:0]over_thresh_288_reg_8120;
  wire \over_thresh_288_reg_8120[7]_i_2_n_0 ;
  wire [7:0]over_thresh_291_fu_5321_p3;
  wire [7:0]over_thresh_291_reg_8141;
  wire \over_thresh_291_reg_8141[7]_i_2_n_0 ;
  wire [7:0]over_thresh_294_fu_5346_p3;
  wire [7:0]over_thresh_294_reg_8162;
  wire \over_thresh_294_reg_8162[7]_i_2_n_0 ;
  wire [7:0]over_thresh_297_fu_5371_p3;
  wire [7:0]over_thresh_297_reg_8183;
  wire \over_thresh_297_reg_8183[7]_i_2_n_0 ;
  wire [7:0]over_thresh_300_fu_5396_p3;
  wire [7:0]over_thresh_300_reg_8204;
  wire \over_thresh_300_reg_8204[7]_i_2_n_0 ;
  wire [7:0]over_thresh_303_fu_5421_p3;
  wire [7:0]over_thresh_303_reg_8225;
  wire \over_thresh_303_reg_8225[7]_i_2_n_0 ;
  wire [7:0]over_thresh_306_fu_5446_p3;
  wire [7:0]over_thresh_306_reg_8246;
  wire \over_thresh_306_reg_8246[7]_i_2_n_0 ;
  wire [7:0]over_thresh_309_fu_5471_p3;
  wire [7:0]over_thresh_309_reg_8267;
  wire \over_thresh_309_reg_8267[7]_i_2_n_0 ;
  wire [4:0]over_thresh_30_fu_3131_p3;
  wire [4:0]over_thresh_30_reg_6317;
  wire \over_thresh_30_reg_6317[4]_i_2_n_0 ;
  wire [7:0]over_thresh_312_fu_5496_p3;
  wire [7:0]over_thresh_312_reg_8288;
  wire \over_thresh_312_reg_8288[7]_i_2_n_0 ;
  wire [7:0]over_thresh_315_fu_5521_p3;
  wire [7:0]over_thresh_315_reg_8309;
  wire \over_thresh_315_reg_8309[7]_i_2_n_0 ;
  wire [7:0]over_thresh_318_fu_5546_p3;
  wire [7:0]over_thresh_318_reg_8330;
  wire \over_thresh_318_reg_8330[7]_i_2_n_0 ;
  wire [7:0]over_thresh_321_fu_5571_p3;
  wire [7:0]over_thresh_321_reg_8351;
  wire \over_thresh_321_reg_8351[7]_i_2_n_0 ;
  wire [7:0]over_thresh_324_fu_5596_p3;
  wire [7:0]over_thresh_324_reg_8372;
  wire \over_thresh_324_reg_8372[7]_i_2_n_0 ;
  wire [7:0]over_thresh_327_fu_5621_p3;
  wire [7:0]over_thresh_327_reg_8393;
  wire \over_thresh_327_reg_8393[7]_i_2_n_0 ;
  wire [7:0]over_thresh_330_fu_5646_p3;
  wire [7:0]over_thresh_330_reg_8414;
  wire \over_thresh_330_reg_8414[7]_i_2_n_0 ;
  wire [7:0]over_thresh_333_fu_5671_p3;
  wire [7:0]over_thresh_333_reg_8435;
  wire \over_thresh_333_reg_8435[7]_i_2_n_0 ;
  wire [7:0]over_thresh_336_fu_5696_p3;
  wire [7:0]over_thresh_336_reg_8456;
  wire \over_thresh_336_reg_8456[7]_i_2_n_0 ;
  wire [7:0]over_thresh_339_fu_5721_p3;
  wire [7:0]over_thresh_339_reg_8477;
  wire \over_thresh_339_reg_8477[7]_i_2_n_0 ;
  wire [4:0]over_thresh_33_fu_3156_p3;
  wire [4:0]over_thresh_33_reg_6338;
  wire \over_thresh_33_reg_6338[4]_i_2_n_0 ;
  wire [7:0]over_thresh_342_fu_5746_p3;
  wire [7:0]over_thresh_342_reg_8498;
  wire \over_thresh_342_reg_8498[7]_i_2_n_0 ;
  wire [7:0]over_thresh_345_fu_5771_p3;
  wire [7:0]over_thresh_345_reg_8519;
  wire \over_thresh_345_reg_8519[7]_i_2_n_0 ;
  wire [7:0]over_thresh_348_fu_5796_p3;
  wire [7:0]over_thresh_348_reg_8540;
  wire \over_thresh_348_reg_8540[7]_i_2_n_0 ;
  wire [7:0]over_thresh_351_fu_5821_p3;
  wire [7:0]over_thresh_351_reg_8561;
  wire \over_thresh_351_reg_8561[7]_i_2_n_0 ;
  wire [7:0]over_thresh_354_fu_5846_p3;
  wire [7:0]over_thresh_354_reg_8582;
  wire \over_thresh_354_reg_8582[7]_i_2_n_0 ;
  wire [7:0]over_thresh_357_fu_5871_p3;
  wire [7:0]over_thresh_357_reg_8603;
  wire \over_thresh_357_reg_8603[7]_i_2_n_0 ;
  wire [7:0]over_thresh_360_fu_5896_p3;
  wire [7:0]over_thresh_360_reg_8624;
  wire \over_thresh_360_reg_8624[7]_i_2_n_0 ;
  wire [7:0]over_thresh_363_fu_5921_p3;
  wire [7:0]over_thresh_363_reg_8645;
  wire \over_thresh_363_reg_8645[7]_i_2_n_0 ;
  wire [7:0]over_thresh_366_fu_5946_p3;
  wire [7:0]over_thresh_366_reg_8666;
  wire \over_thresh_366_reg_8666[7]_i_2_n_0 ;
  wire [7:0]over_thresh_369_fu_5971_p3;
  wire [7:0]over_thresh_369_reg_8687;
  wire \over_thresh_369_reg_8687[7]_i_2_n_0 ;
  wire [4:0]over_thresh_36_fu_3181_p3;
  wire [4:0]over_thresh_36_reg_6359;
  wire \over_thresh_36_reg_6359[4]_i_2_n_0 ;
  wire [7:0]over_thresh_372_fu_5996_p3;
  wire [7:0]over_thresh_372_reg_8708;
  wire \over_thresh_372_reg_8708[7]_i_2_n_0 ;
  wire [7:0]over_thresh_375_fu_6021_p3;
  wire [7:0]over_thresh_375_reg_8724;
  wire \over_thresh_375_reg_8724[7]_i_2_n_0 ;
  wire [7:0]over_thresh_376_fu_6034_p3;
  wire [7:0]over_thresh_376_reg_8740;
  wire \over_thresh_376_reg_8740[7]_i_2_n_0 ;
  wire [7:0]over_thresh_379_fu_6058_p3;
  wire [7:0]over_thresh_379_reg_8761;
  wire \over_thresh_379_reg_8761[7]_i_2_n_0 ;
  wire [8:0]\over_thresh_379_reg_8761_reg[7]_0 ;
  wire [4:0]over_thresh_39_fu_3206_p3;
  wire [4:0]over_thresh_39_reg_6380;
  wire \over_thresh_39_reg_6380[4]_i_2_n_0 ;
  wire [1:0]over_thresh_3_reg_6131;
  wire \over_thresh_3_reg_6131[0]_i_1_n_0 ;
  wire \over_thresh_3_reg_6131[1]_i_1_n_0 ;
  wire [4:0]over_thresh_42_fu_3231_p3;
  wire [4:0]over_thresh_42_reg_6401;
  wire \over_thresh_42_reg_6401[4]_i_2_n_0 ;
  wire [4:0]over_thresh_45_fu_3256_p3;
  wire [4:0]over_thresh_45_reg_6422;
  wire \over_thresh_45_reg_6422[4]_i_2_n_0 ;
  wire [5:0]over_thresh_48_fu_3286_p3;
  wire [5:0]over_thresh_48_reg_6442;
  wire \over_thresh_48_reg_6442[5]_i_2_n_0 ;
  wire [5:0]over_thresh_51_fu_3311_p3;
  wire [5:0]over_thresh_51_reg_6463;
  wire \over_thresh_51_reg_6463[5]_i_2_n_0 ;
  wire [5:0]over_thresh_54_fu_3336_p3;
  wire [5:0]over_thresh_54_reg_6484;
  wire \over_thresh_54_reg_6484[5]_i_2_n_0 ;
  wire [5:0]over_thresh_57_fu_3361_p3;
  wire [5:0]over_thresh_57_reg_6505;
  wire \over_thresh_57_reg_6505[5]_i_2_n_0 ;
  wire [5:0]over_thresh_60_fu_3386_p3;
  wire [5:0]over_thresh_60_reg_6526;
  wire \over_thresh_60_reg_6526[5]_i_2_n_0 ;
  wire [5:0]over_thresh_63_fu_3411_p3;
  wire [5:0]over_thresh_63_reg_6547;
  wire \over_thresh_63_reg_6547[5]_i_2_n_0 ;
  wire [5:0]over_thresh_66_fu_3436_p3;
  wire [5:0]over_thresh_66_reg_6568;
  wire \over_thresh_66_reg_6568[5]_i_2_n_0 ;
  wire [5:0]over_thresh_69_fu_3461_p3;
  wire [5:0]over_thresh_69_reg_6589;
  wire \over_thresh_69_reg_6589[5]_i_2_n_0 ;
  wire [2:0]over_thresh_6_fu_2921_p3;
  wire [2:0]over_thresh_6_reg_6151;
  wire [5:0]over_thresh_72_fu_3486_p3;
  wire [5:0]over_thresh_72_reg_6610;
  wire \over_thresh_72_reg_6610[5]_i_2_n_0 ;
  wire [5:0]over_thresh_75_fu_3511_p3;
  wire [5:0]over_thresh_75_reg_6631;
  wire \over_thresh_75_reg_6631[5]_i_2_n_0 ;
  wire [5:0]over_thresh_78_fu_3536_p3;
  wire [5:0]over_thresh_78_reg_6652;
  wire \over_thresh_78_reg_6652[5]_i_2_n_0 ;
  wire [5:0]over_thresh_81_fu_3561_p3;
  wire [5:0]over_thresh_81_reg_6673;
  wire \over_thresh_81_reg_6673[5]_i_2_n_0 ;
  wire [5:0]over_thresh_84_fu_3586_p3;
  wire [5:0]over_thresh_84_reg_6694;
  wire \over_thresh_84_reg_6694[5]_i_2_n_0 ;
  wire [5:0]over_thresh_87_fu_3611_p3;
  wire [5:0]over_thresh_87_reg_6715;
  wire \over_thresh_87_reg_6715[5]_i_2_n_0 ;
  wire [5:0]over_thresh_90_fu_3636_p3;
  wire [5:0]over_thresh_90_reg_6736;
  wire \over_thresh_90_reg_6736[5]_i_2_n_0 ;
  wire [5:0]over_thresh_93_fu_3661_p3;
  wire [5:0]over_thresh_93_reg_6757;
  wire \over_thresh_93_reg_6757[5]_i_2_n_0 ;
  wire [6:0]over_thresh_96_fu_3691_p3;
  wire [6:0]over_thresh_96_reg_6777;
  wire \over_thresh_96_reg_6777[6]_i_2_n_0 ;
  wire [6:0]over_thresh_99_fu_3716_p3;
  wire [6:0]over_thresh_99_reg_6798;
  wire \over_thresh_99_reg_6798[6]_i_2_n_0 ;
  wire [2:0]over_thresh_9_fu_2946_p3;
  wire [2:0]over_thresh_9_reg_6172;
  wire over_thresh_reg_6110;
  wire \over_thresh_reg_6110[0]_i_1_n_0 ;
  wire pop_buf;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_106_n_0;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_108_n_0;
  wire ram_reg_i_109_n_0;
  wire ram_reg_i_110_n_0;
  wire ram_reg_i_111_n_0;
  wire ram_reg_i_112_n_0;
  wire ram_reg_i_113_n_0;
  wire ram_reg_i_114_n_0;
  wire ram_reg_i_118_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_124_n_0;
  wire ram_reg_i_125_n_0;
  wire ram_reg_i_131_n_0;
  wire ram_reg_i_132_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_134_n_0;
  wire ram_reg_i_135_n_0;
  wire ram_reg_i_141_n_0;
  wire ram_reg_i_142_n_0;
  wire ram_reg_i_143_n_0;
  wire ram_reg_i_144_n_0;
  wire ram_reg_i_145_n_0;
  wire ram_reg_i_146_n_0;
  wire ram_reg_i_151_n_0;
  wire ram_reg_i_152_n_0;
  wire ram_reg_i_153_n_0;
  wire ram_reg_i_154_n_0;
  wire ram_reg_i_155_n_0;
  wire ram_reg_i_156_n_0;
  wire ram_reg_i_157_n_0;
  wire ram_reg_i_158_n_0;
  wire ram_reg_i_159_n_0;
  wire ram_reg_i_160_n_0;
  wire ram_reg_i_161_n_0;
  wire ram_reg_i_162_n_0;
  wire ram_reg_i_163_n_0;
  wire ram_reg_i_168_n_0;
  wire ram_reg_i_169_n_0;
  wire ram_reg_i_170_n_0;
  wire ram_reg_i_171_n_0;
  wire ram_reg_i_172_n_0;
  wire ram_reg_i_173_n_0;
  wire ram_reg_i_178_n_0;
  wire ram_reg_i_179_n_0;
  wire ram_reg_i_180_n_0;
  wire ram_reg_i_182_n_0;
  wire ram_reg_i_183_n_0;
  wire ram_reg_i_184_n_0;
  wire ram_reg_i_189_n_0;
  wire ram_reg_i_190_n_0;
  wire ram_reg_i_191_n_0;
  wire ram_reg_i_194_n_0;
  wire ram_reg_i_195_n_0;
  wire ram_reg_i_196_n_0;
  wire ram_reg_i_197_n_0;
  wire ram_reg_i_198_n_0;
  wire ram_reg_i_202_n_0;
  wire ram_reg_i_203_n_0;
  wire ram_reg_i_204_n_0;
  wire ram_reg_i_205_n_0;
  wire ram_reg_i_206_n_0;
  wire ram_reg_i_207_n_0;
  wire ram_reg_i_208_n_0;
  wire ram_reg_i_209_n_0;
  wire ram_reg_i_210_n_0;
  wire ram_reg_i_211_n_0;
  wire ram_reg_i_212_n_0;
  wire ram_reg_i_213_n_0;
  wire ram_reg_i_214_n_0;
  wire ram_reg_i_215_n_0;
  wire ram_reg_i_216_n_0;
  wire ram_reg_i_217_n_0;
  wire ram_reg_i_220_n_0;
  wire ram_reg_i_221_n_0;
  wire ram_reg_i_222_n_0;
  wire ram_reg_i_223_n_0;
  wire ram_reg_i_224_n_0;
  wire ram_reg_i_225_n_0;
  wire ram_reg_i_226_n_0;
  wire ram_reg_i_227_n_0;
  wire ram_reg_i_228_n_0;
  wire ram_reg_i_272_n_0;
  wire ram_reg_i_273_n_0;
  wire ram_reg_i_274_n_0;
  wire ram_reg_i_275_n_0;
  wire ram_reg_i_276_n_0;
  wire ram_reg_i_277_n_0;
  wire ram_reg_i_278_n_0;
  wire ram_reg_i_279_n_0;
  wire ram_reg_i_280_n_0;
  wire ram_reg_i_281_n_0;
  wire ram_reg_i_282_n_0;
  wire ram_reg_i_283_n_0;
  wire ram_reg_i_288_n_0;
  wire ram_reg_i_289_n_0;
  wire ram_reg_i_290_n_0;
  wire ram_reg_i_291_n_0;
  wire ram_reg_i_298_n_0;
  wire ram_reg_i_299_n_0;
  wire ram_reg_i_300_n_0;
  wire ram_reg_i_306_n_0;
  wire ram_reg_i_307_n_0;
  wire ram_reg_i_308_n_0;
  wire ram_reg_i_321_n_0;
  wire ram_reg_i_322_n_0;
  wire ram_reg_i_323_n_0;
  wire ram_reg_i_324_n_0;
  wire ram_reg_i_325_n_0;
  wire ram_reg_i_326_n_0;
  wire ram_reg_i_327_n_0;
  wire ram_reg_i_328_n_0;
  wire ram_reg_i_329_n_0;
  wire ram_reg_i_330_n_0;
  wire ram_reg_i_331_n_0;
  wire ram_reg_i_341_n_0;
  wire ram_reg_i_342_n_0;
  wire ram_reg_i_343_n_0;
  wire ram_reg_i_344_n_0;
  wire ram_reg_i_345_n_0;
  wire ram_reg_i_346_n_0;
  wire ram_reg_i_347_n_0;
  wire ram_reg_i_348_n_0;
  wire ram_reg_i_349_n_0;
  wire ram_reg_i_350_n_0;
  wire ram_reg_i_351_n_0;
  wire ram_reg_i_352_n_0;
  wire ram_reg_i_353_n_0;
  wire ram_reg_i_354_n_0;
  wire ram_reg_i_366_n_0;
  wire ram_reg_i_367_n_0;
  wire ram_reg_i_368_n_0;
  wire ram_reg_i_369_n_0;
  wire ram_reg_i_370_n_0;
  wire ram_reg_i_371_n_0;
  wire ram_reg_i_372_n_0;
  wire ram_reg_i_373_n_0;
  wire ram_reg_i_386_n_0;
  wire ram_reg_i_387_n_0;
  wire ram_reg_i_388_n_0;
  wire ram_reg_i_392_n_0;
  wire ram_reg_i_393_n_0;
  wire ram_reg_i_394_n_0;
  wire ram_reg_i_397_n_0;
  wire ram_reg_i_398_n_0;
  wire ram_reg_i_399_n_0;
  wire ram_reg_i_400_n_0;
  wire ram_reg_i_401_n_0;
  wire ram_reg_i_402_n_0;
  wire ram_reg_i_403_n_0;
  wire ram_reg_i_404_n_0;
  wire ram_reg_i_405_n_0;
  wire ram_reg_i_406_n_0;
  wire ram_reg_i_407_n_0;
  wire ram_reg_i_408_n_0;
  wire ram_reg_i_410_n_0;
  wire ram_reg_i_411_n_0;
  wire ram_reg_i_412_n_0;
  wire ram_reg_i_413_n_0;
  wire ram_reg_i_414_n_0;
  wire ram_reg_i_415_n_0;
  wire ram_reg_i_416_n_0;
  wire ram_reg_i_417_n_0;
  wire ram_reg_i_418_n_0;
  wire ram_reg_i_419_n_0;
  wire ram_reg_i_420_n_0;
  wire ram_reg_i_421_n_0;
  wire ram_reg_i_422_n_0;
  wire ram_reg_i_423_n_0;
  wire ram_reg_i_424_n_0;
  wire ram_reg_i_425_n_0;
  wire ram_reg_i_426_n_0;
  wire ram_reg_i_428_n_0;
  wire ram_reg_i_429_n_0;
  wire ram_reg_i_430_n_0;
  wire ram_reg_i_431_n_0;
  wire ram_reg_i_432_n_0;
  wire ram_reg_i_433_n_0;
  wire ram_reg_i_434_n_0;
  wire ram_reg_i_435_n_0;
  wire ram_reg_i_436_n_0;
  wire ram_reg_i_437_n_0;
  wire ram_reg_i_438_n_0;
  wire ram_reg_i_439_n_0;
  wire ram_reg_i_440_n_0;
  wire ram_reg_i_441_n_0;
  wire ram_reg_i_442_n_0;
  wire ram_reg_i_443_n_0;
  wire ram_reg_i_444_n_0;
  wire ram_reg_i_461_n_0;
  wire ram_reg_i_462_n_0;
  wire ram_reg_i_463_n_0;
  wire ram_reg_i_464_n_0;
  wire ram_reg_i_465_n_0;
  wire ram_reg_i_470_n_0;
  wire ram_reg_i_471_n_0;
  wire ram_reg_i_472_n_0;
  wire ram_reg_i_475_n_0;
  wire ram_reg_i_476_n_0;
  wire ram_reg_i_477_n_0;
  wire ram_reg_i_478_n_0;
  wire ram_reg_i_479_n_0;
  wire ram_reg_i_480_n_0;
  wire ram_reg_i_488_n_0;
  wire ram_reg_i_489_n_0;
  wire ram_reg_i_490_n_0;
  wire ram_reg_i_491_n_0;
  wire ram_reg_i_492_n_0;
  wire ram_reg_i_505_n_0;
  wire ram_reg_i_506_n_0;
  wire ram_reg_i_507_n_0;
  wire ram_reg_i_508_n_0;
  wire ram_reg_i_509_n_0;
  wire ram_reg_i_510_n_0;
  wire ram_reg_i_511_n_0;
  wire ram_reg_i_512_n_0;
  wire ram_reg_i_513_n_0;
  wire ram_reg_i_521_n_0;
  wire ram_reg_i_523_n_0;
  wire ram_reg_i_524_n_0;
  wire ram_reg_i_525_n_0;
  wire ram_reg_i_526_n_0;
  wire ram_reg_i_527_n_0;
  wire ram_reg_i_528_n_0;
  wire ram_reg_i_529_n_0;
  wire ram_reg_i_530_n_0;
  wire ram_reg_i_531_n_0;
  wire ram_reg_i_532_n_0;
  wire ram_reg_i_533_n_0;
  wire ram_reg_i_534_n_0;
  wire ram_reg_i_535_n_0;
  wire ram_reg_i_545_n_0;
  wire ram_reg_i_546_n_0;
  wire ram_reg_i_547_n_0;
  wire ram_reg_i_548_n_0;
  wire ram_reg_i_552_n_0;
  wire ram_reg_i_553_n_0;
  wire ram_reg_i_554_n_0;
  wire ram_reg_i_555_n_0;
  wire ram_reg_i_556_n_0;
  wire ram_reg_i_557_n_0;
  wire ram_reg_i_558_n_0;
  wire ram_reg_i_559_n_0;
  wire ram_reg_i_560_n_0;
  wire ram_reg_i_561_n_0;
  wire ram_reg_i_567_n_0;
  wire ram_reg_i_568_n_0;
  wire ram_reg_i_569_n_0;
  wire ram_reg_i_56_n_0;
  wire ram_reg_i_570_n_0;
  wire ram_reg_i_571_n_0;
  wire ram_reg_i_572_n_0;
  wire ram_reg_i_573_n_0;
  wire ram_reg_i_574_n_0;
  wire ram_reg_i_575_n_0;
  wire ram_reg_i_576_n_0;
  wire ram_reg_i_577_n_0;
  wire ram_reg_i_578_n_0;
  wire ram_reg_i_579_n_0;
  wire ram_reg_i_57_n_0;
  wire ram_reg_i_580_n_0;
  wire ram_reg_i_581_n_0;
  wire ram_reg_i_582_n_0;
  wire ram_reg_i_583_n_0;
  wire ram_reg_i_584_n_0;
  wire ram_reg_i_585_n_0;
  wire ram_reg_i_586_n_0;
  wire ram_reg_i_59_n_0;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_68_n_0;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_70_n_0;
  wire ram_reg_i_76_n_0;
  wire ram_reg_i_77_n_0;
  wire ram_reg_i_87_n_0;
  wire ram_reg_i_88_n_0;
  wire ram_reg_i_89_n_0;
  wire ram_reg_i_91_n_0;
  wire ram_reg_i_92_n_0;
  wire reg_valid1;
  wire tptr;

  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(count_threshold_U0_ap_start),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[120]_i_10 
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state22),
        .I4(\ap_CS_fsm[120]_i_23_n_0 ),
        .O(\ap_CS_fsm[120]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[120]_i_11 
       (.I0(\ap_CS_fsm[120]_i_24_n_0 ),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[120]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \ap_CS_fsm[120]_i_12 
       (.I0(ram_reg_i_142_n_0),
        .I1(ram_reg_i_283_n_0),
        .I2(ram_reg_i_125_n_0),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state103),
        .O(\ap_CS_fsm[120]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_13 
       (.I0(\ap_CS_fsm[120]_i_25_n_0 ),
        .I1(\ap_CS_fsm[120]_i_26_n_0 ),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .I4(ram_reg_i_403_n_0),
        .I5(ram_reg_i_168_n_0),
        .O(\ap_CS_fsm[120]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[120]_i_14 
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state92),
        .O(\ap_CS_fsm[120]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_15 
       (.I0(\ap_CS_fsm[120]_i_27_n_0 ),
        .I1(\ap_CS_fsm[120]_i_28_n_0 ),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state90),
        .I5(ap_CS_fsm_state118),
        .O(\ap_CS_fsm[120]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_16 
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state25),
        .O(\ap_CS_fsm[120]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_17 
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[120]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_18 
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state41),
        .O(\ap_CS_fsm[120]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[120]_i_19 
       (.I0(ram_reg_i_350_n_0),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state54),
        .O(\ap_CS_fsm[120]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ap_CS_fsm[120]_i_1__0 
       (.I0(\ap_CS_fsm[120]_i_2_n_0 ),
        .I1(\ap_CS_fsm[120]_i_3_n_0 ),
        .I2(\ap_CS_fsm[120]_i_4_n_0 ),
        .I3(ap_CS_fsm_state32),
        .I4(\ap_CS_fsm[120]_i_5_n_0 ),
        .I5(\ap_CS_fsm[120]_i_6_n_0 ),
        .O(ap_NS_fsm[120]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[120]_i_2 
       (.I0(\ap_CS_fsm[120]_i_7_n_0 ),
        .I1(\ap_CS_fsm[120]_i_8_n_0 ),
        .I2(\ap_CS_fsm[120]_i_9_n_0 ),
        .I3(\ap_CS_fsm[120]_i_10_n_0 ),
        .I4(\ap_CS_fsm[120]_i_11_n_0 ),
        .I5(\ap_CS_fsm[120]_i_12_n_0 ),
        .O(\ap_CS_fsm[120]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_20 
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state26),
        .O(\ap_CS_fsm[120]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_21 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[120]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_22 
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state78),
        .O(\ap_CS_fsm[120]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_23 
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .O(\ap_CS_fsm[120]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_24 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state52),
        .O(\ap_CS_fsm[120]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_25 
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state97),
        .I5(ap_CS_fsm_state98),
        .O(\ap_CS_fsm[120]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_26 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[120]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_27 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state31),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state125),
        .I4(ram_reg_i_512_n_0),
        .I5(ram_reg_i_278_n_0),
        .O(\ap_CS_fsm[120]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_28 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state119),
        .O(\ap_CS_fsm[120]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \ap_CS_fsm[120]_i_3 
       (.I0(\ap_CS_fsm[120]_i_13_n_0 ),
        .I1(\ap_CS_fsm[120]_i_14_n_0 ),
        .I2(\ap_CS_fsm[120]_i_15_n_0 ),
        .I3(\ap_CS_fsm[120]_i_16_n_0 ),
        .I4(ram_reg_i_141_n_0),
        .I5(\ap_CS_fsm[120]_i_17_n_0 ),
        .O(\ap_CS_fsm[120]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_4 
       (.I0(ram_reg_i_110_n_0),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state57),
        .O(\ap_CS_fsm[120]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[120]_i_5 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state37),
        .O(\ap_CS_fsm[120]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_6 
       (.I0(\ap_CS_fsm[120]_i_18_n_0 ),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state42),
        .I5(\ap_CS_fsm[120]_i_19_n_0 ),
        .O(\ap_CS_fsm[120]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[120]_i_7 
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state73),
        .I2(\ap_CS_fsm[120]_i_20_n_0 ),
        .I3(ram_reg_i_421_n_0),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state81),
        .O(\ap_CS_fsm[120]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_8 
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state27),
        .I4(\ap_CS_fsm[120]_i_21_n_0 ),
        .I5(\ap_CS_fsm[120]_i_22_n_0 ),
        .O(\ap_CS_fsm[120]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[120]_i_9 
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .O(\ap_CS_fsm[120]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(ap_CS_fsm_state121),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(count_threshold_U0_appearances_address1[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count_threshold_U0_appearances_address1[0]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2 
       (.I0(Q[1]),
        .I1(count_threshold_U0_ap_start),
        .O(pop_buf));
  FDRE \icmp_ln49_100_reg_7161_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_100_reg_7161),
        .R(1'b0));
  FDRE \icmp_ln49_102_reg_7182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_102_reg_7182),
        .R(1'b0));
  FDRE \icmp_ln49_104_reg_7203_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_104_reg_7203),
        .R(1'b0));
  FDRE \icmp_ln49_106_reg_7224_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_106_reg_7224),
        .R(1'b0));
  FDRE \icmp_ln49_108_reg_7245_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_108_reg_7245),
        .R(1'b0));
  FDRE \icmp_ln49_10_reg_6219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_10_reg_6219),
        .R(1'b0));
  FDRE \icmp_ln49_110_reg_7266_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_110_reg_7266),
        .R(1'b0));
  FDRE \icmp_ln49_112_reg_7287_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_112_reg_7287),
        .R(1'b0));
  FDRE \icmp_ln49_114_reg_7308_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_114_reg_7308),
        .R(1'b0));
  FDRE \icmp_ln49_116_reg_7329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_116_reg_7329),
        .R(1'b0));
  FDRE \icmp_ln49_118_reg_7350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_118_reg_7350),
        .R(1'b0));
  FDRE \icmp_ln49_120_reg_7371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_120_reg_7371),
        .R(1'b0));
  FDRE \icmp_ln49_122_reg_7392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_122_reg_7392),
        .R(1'b0));
  FDRE \icmp_ln49_124_reg_7413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_124_reg_7413),
        .R(1'b0));
  FDRE \icmp_ln49_126_reg_7433_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_126_reg_7433),
        .R(1'b0));
  FDRE \icmp_ln49_128_reg_7454_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_128_reg_7454),
        .R(1'b0));
  FDRE \icmp_ln49_12_reg_6240_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_12_reg_6240),
        .R(1'b0));
  FDRE \icmp_ln49_130_reg_7475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_130_reg_7475),
        .R(1'b0));
  FDRE \icmp_ln49_132_reg_7496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_132_reg_7496),
        .R(1'b0));
  FDRE \icmp_ln49_134_reg_7517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_134_reg_7517),
        .R(1'b0));
  FDRE \icmp_ln49_136_reg_7538_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_136_reg_7538),
        .R(1'b0));
  FDRE \icmp_ln49_138_reg_7559_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_138_reg_7559),
        .R(1'b0));
  FDRE \icmp_ln49_140_reg_7580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_140_reg_7580),
        .R(1'b0));
  FDRE \icmp_ln49_142_reg_7601_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_142_reg_7601),
        .R(1'b0));
  FDRE \icmp_ln49_144_reg_7622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_144_reg_7622),
        .R(1'b0));
  FDRE \icmp_ln49_146_reg_7643_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_146_reg_7643),
        .R(1'b0));
  FDRE \icmp_ln49_148_reg_7664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_148_reg_7664),
        .R(1'b0));
  FDRE \icmp_ln49_14_reg_6260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_14_reg_6260),
        .R(1'b0));
  FDRE \icmp_ln49_150_reg_7685_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_150_reg_7685),
        .R(1'b0));
  FDRE \icmp_ln49_152_reg_7706_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_152_reg_7706),
        .R(1'b0));
  FDRE \icmp_ln49_154_reg_7727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_154_reg_7727),
        .R(1'b0));
  FDRE \icmp_ln49_156_reg_7748_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_156_reg_7748),
        .R(1'b0));
  FDRE \icmp_ln49_158_reg_7769_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_158_reg_7769),
        .R(1'b0));
  FDRE \icmp_ln49_160_reg_7790_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_160_reg_7790),
        .R(1'b0));
  FDRE \icmp_ln49_162_reg_7811_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_162_reg_7811),
        .R(1'b0));
  FDRE \icmp_ln49_164_reg_7832_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_164_reg_7832),
        .R(1'b0));
  FDRE \icmp_ln49_166_reg_7853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_166_reg_7853),
        .R(1'b0));
  FDRE \icmp_ln49_168_reg_7874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_168_reg_7874),
        .R(1'b0));
  FDRE \icmp_ln49_16_reg_6281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_16_reg_6281),
        .R(1'b0));
  FDRE \icmp_ln49_170_reg_7895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_170_reg_7895),
        .R(1'b0));
  FDRE \icmp_ln49_172_reg_7916_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_172_reg_7916),
        .R(1'b0));
  FDRE \icmp_ln49_174_reg_7937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_174_reg_7937),
        .R(1'b0));
  FDRE \icmp_ln49_176_reg_7958_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_176_reg_7958),
        .R(1'b0));
  FDRE \icmp_ln49_178_reg_7979_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_178_reg_7979),
        .R(1'b0));
  FDRE \icmp_ln49_180_reg_8000_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_180_reg_8000),
        .R(1'b0));
  FDRE \icmp_ln49_182_reg_8021_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_182_reg_8021),
        .R(1'b0));
  FDRE \icmp_ln49_184_reg_8042_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_184_reg_8042),
        .R(1'b0));
  FDRE \icmp_ln49_186_reg_8063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_186_reg_8063),
        .R(1'b0));
  FDRE \icmp_ln49_188_reg_8084_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_188_reg_8084),
        .R(1'b0));
  FDRE \icmp_ln49_18_reg_6302_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_18_reg_6302),
        .R(1'b0));
  FDRE \icmp_ln49_190_reg_8105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_190_reg_8105),
        .R(1'b0));
  FDRE \icmp_ln49_192_reg_8126_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_192_reg_8126),
        .R(1'b0));
  FDRE \icmp_ln49_194_reg_8147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_194_reg_8147),
        .R(1'b0));
  FDRE \icmp_ln49_196_reg_8168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_196_reg_8168),
        .R(1'b0));
  FDRE \icmp_ln49_198_reg_8189_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_198_reg_8189),
        .R(1'b0));
  FDRE \icmp_ln49_200_reg_8210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_200_reg_8210),
        .R(1'b0));
  FDRE \icmp_ln49_202_reg_8231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_202_reg_8231),
        .R(1'b0));
  FDRE \icmp_ln49_204_reg_8252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_204_reg_8252),
        .R(1'b0));
  FDRE \icmp_ln49_206_reg_8273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_206_reg_8273),
        .R(1'b0));
  FDRE \icmp_ln49_208_reg_8294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_208_reg_8294),
        .R(1'b0));
  FDRE \icmp_ln49_20_reg_6323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_20_reg_6323),
        .R(1'b0));
  FDRE \icmp_ln49_210_reg_8315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_210_reg_8315),
        .R(1'b0));
  FDRE \icmp_ln49_212_reg_8336_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_212_reg_8336),
        .R(1'b0));
  FDRE \icmp_ln49_214_reg_8357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_214_reg_8357),
        .R(1'b0));
  FDRE \icmp_ln49_216_reg_8378_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_216_reg_8378),
        .R(1'b0));
  FDRE \icmp_ln49_218_reg_8399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_218_reg_8399),
        .R(1'b0));
  FDRE \icmp_ln49_220_reg_8420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_220_reg_8420),
        .R(1'b0));
  FDRE \icmp_ln49_222_reg_8441_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_222_reg_8441),
        .R(1'b0));
  FDRE \icmp_ln49_224_reg_8462_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_224_reg_8462),
        .R(1'b0));
  FDRE \icmp_ln49_226_reg_8483_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_226_reg_8483),
        .R(1'b0));
  FDRE \icmp_ln49_228_reg_8504_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_228_reg_8504),
        .R(1'b0));
  FDRE \icmp_ln49_22_reg_6344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_22_reg_6344),
        .R(1'b0));
  FDRE \icmp_ln49_230_reg_8525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_230_reg_8525),
        .R(1'b0));
  FDRE \icmp_ln49_232_reg_8546_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_232_reg_8546),
        .R(1'b0));
  FDRE \icmp_ln49_234_reg_8567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_234_reg_8567),
        .R(1'b0));
  FDRE \icmp_ln49_236_reg_8588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_236_reg_8588),
        .R(1'b0));
  FDRE \icmp_ln49_238_reg_8609_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_238_reg_8609),
        .R(1'b0));
  FDRE \icmp_ln49_240_reg_8630_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_240_reg_8630),
        .R(1'b0));
  FDRE \icmp_ln49_242_reg_8651_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_242_reg_8651),
        .R(1'b0));
  FDRE \icmp_ln49_244_reg_8672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_244_reg_8672),
        .R(1'b0));
  FDRE \icmp_ln49_246_reg_8693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_246_reg_8693),
        .R(1'b0));
  FDRE \icmp_ln49_248_reg_8714_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_248_reg_8714),
        .R(1'b0));
  FDRE \icmp_ln49_24_reg_6365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_24_reg_6365),
        .R(1'b0));
  FDRE \icmp_ln49_251_reg_8746_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(CO),
        .Q(icmp_ln49_251_reg_8746),
        .R(1'b0));
  FDRE \icmp_ln49_253_reg_8767_reg[0] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(CO),
        .Q(icmp_ln49_253_reg_8767),
        .R(1'b0));
  FDRE \icmp_ln49_26_reg_6386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_26_reg_6386),
        .R(1'b0));
  FDRE \icmp_ln49_28_reg_6407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_28_reg_6407),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln49_2_reg_6136[0]_i_1 
       (.I0(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln49_2_reg_6136),
        .O(\icmp_ln49_2_reg_6136[0]_i_1_n_0 ));
  FDRE \icmp_ln49_2_reg_6136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln49_2_reg_6136[0]_i_1_n_0 ),
        .Q(icmp_ln49_2_reg_6136),
        .R(1'b0));
  FDRE \icmp_ln49_30_reg_6427_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_30_reg_6427),
        .R(1'b0));
  FDRE \icmp_ln49_32_reg_6448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_32_reg_6448),
        .R(1'b0));
  FDRE \icmp_ln49_34_reg_6469_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_34_reg_6469),
        .R(1'b0));
  FDRE \icmp_ln49_36_reg_6490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_36_reg_6490),
        .R(1'b0));
  FDRE \icmp_ln49_38_reg_6511_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_38_reg_6511),
        .R(1'b0));
  FDRE \icmp_ln49_40_reg_6532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_40_reg_6532),
        .R(1'b0));
  FDRE \icmp_ln49_42_reg_6553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_42_reg_6553),
        .R(1'b0));
  FDRE \icmp_ln49_44_reg_6574_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_44_reg_6574),
        .R(1'b0));
  FDRE \icmp_ln49_46_reg_6595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_46_reg_6595),
        .R(1'b0));
  FDRE \icmp_ln49_48_reg_6616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_48_reg_6616),
        .R(1'b0));
  FDRE \icmp_ln49_4_reg_6157_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_4_reg_6157),
        .R(1'b0));
  FDRE \icmp_ln49_50_reg_6637_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_50_reg_6637),
        .R(1'b0));
  FDRE \icmp_ln49_52_reg_6658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_52_reg_6658),
        .R(1'b0));
  FDRE \icmp_ln49_54_reg_6679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_54_reg_6679),
        .R(1'b0));
  FDRE \icmp_ln49_56_reg_6700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_56_reg_6700),
        .R(1'b0));
  FDRE \icmp_ln49_58_reg_6721_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_58_reg_6721),
        .R(1'b0));
  FDRE \icmp_ln49_60_reg_6742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_60_reg_6742),
        .R(1'b0));
  FDRE \icmp_ln49_62_reg_6762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_62_reg_6762),
        .R(1'b0));
  FDRE \icmp_ln49_64_reg_6783_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_64_reg_6783),
        .R(1'b0));
  FDRE \icmp_ln49_66_reg_6804_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_66_reg_6804),
        .R(1'b0));
  FDRE \icmp_ln49_68_reg_6825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_68_reg_6825),
        .R(1'b0));
  FDRE \icmp_ln49_6_reg_6177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_6_reg_6177),
        .R(1'b0));
  FDRE \icmp_ln49_70_reg_6846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_70_reg_6846),
        .R(1'b0));
  FDRE \icmp_ln49_72_reg_6867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_72_reg_6867),
        .R(1'b0));
  FDRE \icmp_ln49_74_reg_6888_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_74_reg_6888),
        .R(1'b0));
  FDRE \icmp_ln49_76_reg_6909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_76_reg_6909),
        .R(1'b0));
  FDRE \icmp_ln49_78_reg_6930_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_78_reg_6930),
        .R(1'b0));
  FDRE \icmp_ln49_80_reg_6951_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_80_reg_6951),
        .R(1'b0));
  FDRE \icmp_ln49_82_reg_6972_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_82_reg_6972),
        .R(1'b0));
  FDRE \icmp_ln49_84_reg_6993_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_84_reg_6993),
        .R(1'b0));
  FDRE \icmp_ln49_86_reg_7014_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_86_reg_7014),
        .R(1'b0));
  FDRE \icmp_ln49_88_reg_7035_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_88_reg_7035),
        .R(1'b0));
  FDRE \icmp_ln49_8_reg_6198_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_8_reg_6198),
        .R(1'b0));
  FDRE \icmp_ln49_90_reg_7056_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_90_reg_7056),
        .R(1'b0));
  FDRE \icmp_ln49_92_reg_7077_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_92_reg_7077),
        .R(1'b0));
  FDRE \icmp_ln49_94_reg_7098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_94_reg_7098),
        .R(1'b0));
  FDRE \icmp_ln49_96_reg_7119_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_96_reg_7119),
        .R(1'b0));
  FDRE \icmp_ln49_98_reg_7140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .Q(icmp_ln49_98_reg_7140),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln49_reg_6116[0]_i_1 
       (.I0(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln49_reg_6116),
        .O(\icmp_ln49_reg_6116[0]_i_1_n_0 ));
  FDRE \icmp_ln49_reg_6116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln49_reg_6116[0]_i_1_n_0 ),
        .Q(icmp_ln49_reg_6116),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \int_output_r[0]_i_1 
       (.I0(CO),
        .I1(icmp_ln49_253_reg_8767),
        .I2(over_thresh_379_reg_8761[0]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \int_output_r[1]_i_1 
       (.I0(CO),
        .I1(over_thresh_379_reg_8761[0]),
        .I2(icmp_ln49_253_reg_8767),
        .I3(over_thresh_379_reg_8761[1]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \int_output_r[2]_i_1 
       (.I0(CO),
        .I1(icmp_ln49_253_reg_8767),
        .I2(over_thresh_379_reg_8761[0]),
        .I3(over_thresh_379_reg_8761[1]),
        .I4(over_thresh_379_reg_8761[2]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h3F7F7FFFC0808000)) 
    \int_output_r[3]_i_1 
       (.I0(CO),
        .I1(over_thresh_379_reg_8761[2]),
        .I2(over_thresh_379_reg_8761[1]),
        .I3(over_thresh_379_reg_8761[0]),
        .I4(icmp_ln49_253_reg_8767),
        .I5(over_thresh_379_reg_8761[3]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    \int_output_r[4]_i_1 
       (.I0(\int_output_r[8]_i_3_n_0 ),
        .I1(\int_output_r[4]_i_2_n_0 ),
        .I2(over_thresh_379_reg_8761[4]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_output_r[4]_i_2 
       (.I0(over_thresh_379_reg_8761[3]),
        .I1(icmp_ln49_253_reg_8767),
        .I2(over_thresh_379_reg_8761[0]),
        .I3(over_thresh_379_reg_8761[1]),
        .I4(over_thresh_379_reg_8761[2]),
        .O(\int_output_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \int_output_r[5]_i_1 
       (.I0(\int_output_r[8]_i_3_n_0 ),
        .I1(over_thresh_379_reg_8761[4]),
        .I2(\int_output_r[8]_i_2_n_0 ),
        .I3(over_thresh_379_reg_8761[5]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h0DDFF220)) 
    \int_output_r[6]_i_1 
       (.I0(over_thresh_379_reg_8761[4]),
        .I1(\int_output_r[8]_i_3_n_0 ),
        .I2(over_thresh_379_reg_8761[5]),
        .I3(\int_output_r[8]_i_2_n_0 ),
        .I4(over_thresh_379_reg_8761[6]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h0FBFBFFFF0404000)) 
    \int_output_r[7]_i_1 
       (.I0(\int_output_r[8]_i_3_n_0 ),
        .I1(over_thresh_379_reg_8761[4]),
        .I2(over_thresh_379_reg_8761[6]),
        .I3(\int_output_r[8]_i_2_n_0 ),
        .I4(over_thresh_379_reg_8761[5]),
        .I5(over_thresh_379_reg_8761[7]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000088000000000)) 
    \int_output_r[8]_i_1 
       (.I0(over_thresh_379_reg_8761[7]),
        .I1(over_thresh_379_reg_8761[6]),
        .I2(\int_output_r[8]_i_2_n_0 ),
        .I3(over_thresh_379_reg_8761[5]),
        .I4(\int_output_r[8]_i_3_n_0 ),
        .I5(over_thresh_379_reg_8761[4]),
        .O(\over_thresh_379_reg_8761_reg[7]_0 [8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \int_output_r[8]_i_2 
       (.I0(over_thresh_379_reg_8761[2]),
        .I1(over_thresh_379_reg_8761[1]),
        .I2(over_thresh_379_reg_8761[0]),
        .I3(icmp_ln49_253_reg_8767),
        .I4(over_thresh_379_reg_8761[3]),
        .I5(over_thresh_379_reg_8761[4]),
        .O(\int_output_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7FFFFFFFFFFF)) 
    \int_output_r[8]_i_3 
       (.I0(CO),
        .I1(over_thresh_379_reg_8761[2]),
        .I2(over_thresh_379_reg_8761[1]),
        .I3(over_thresh_379_reg_8761[0]),
        .I4(icmp_ln49_253_reg_8767),
        .I5(over_thresh_379_reg_8761[3]),
        .O(\int_output_r[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_102_reg_6819[0]_i_1 
       (.I0(icmp_ln49_66_reg_6804),
        .I1(over_thresh_99_reg_6798[0]),
        .I2(CO),
        .O(over_thresh_102_fu_3741_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_102_reg_6819[1]_i_1 
       (.I0(over_thresh_99_reg_6798[1]),
        .I1(CO),
        .I2(over_thresh_99_reg_6798[0]),
        .I3(icmp_ln49_66_reg_6804),
        .O(over_thresh_102_fu_3741_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_102_reg_6819[2]_i_1 
       (.I0(over_thresh_99_reg_6798[2]),
        .I1(icmp_ln49_66_reg_6804),
        .I2(over_thresh_99_reg_6798[0]),
        .I3(CO),
        .I4(over_thresh_99_reg_6798[1]),
        .O(over_thresh_102_fu_3741_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_102_reg_6819[3]_i_1 
       (.I0(over_thresh_99_reg_6798[3]),
        .I1(over_thresh_99_reg_6798[1]),
        .I2(CO),
        .I3(over_thresh_99_reg_6798[0]),
        .I4(icmp_ln49_66_reg_6804),
        .I5(over_thresh_99_reg_6798[2]),
        .O(over_thresh_102_fu_3741_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_102_reg_6819[4]_i_1 
       (.I0(over_thresh_99_reg_6798[4]),
        .I1(\over_thresh_102_reg_6819[6]_i_2_n_0 ),
        .O(over_thresh_102_fu_3741_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_102_reg_6819[5]_i_1 
       (.I0(over_thresh_99_reg_6798[5]),
        .I1(\over_thresh_102_reg_6819[6]_i_2_n_0 ),
        .I2(over_thresh_99_reg_6798[4]),
        .O(over_thresh_102_fu_3741_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_102_reg_6819[6]_i_1 
       (.I0(over_thresh_99_reg_6798[6]),
        .I1(over_thresh_99_reg_6798[4]),
        .I2(\over_thresh_102_reg_6819[6]_i_2_n_0 ),
        .I3(over_thresh_99_reg_6798[5]),
        .O(over_thresh_102_fu_3741_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_102_reg_6819[6]_i_2 
       (.I0(over_thresh_99_reg_6798[3]),
        .I1(over_thresh_99_reg_6798[1]),
        .I2(CO),
        .I3(over_thresh_99_reg_6798[0]),
        .I4(icmp_ln49_66_reg_6804),
        .I5(over_thresh_99_reg_6798[2]),
        .O(\over_thresh_102_reg_6819[6]_i_2_n_0 ));
  FDRE \over_thresh_102_reg_6819_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[0]),
        .Q(over_thresh_102_reg_6819[0]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6819_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[1]),
        .Q(over_thresh_102_reg_6819[1]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6819_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[2]),
        .Q(over_thresh_102_reg_6819[2]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6819_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[3]),
        .Q(over_thresh_102_reg_6819[3]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6819_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[4]),
        .Q(over_thresh_102_reg_6819[4]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6819_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[5]),
        .Q(over_thresh_102_reg_6819[5]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6819_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3741_p3[6]),
        .Q(over_thresh_102_reg_6819[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_105_reg_6840[0]_i_1 
       (.I0(icmp_ln49_68_reg_6825),
        .I1(over_thresh_102_reg_6819[0]),
        .I2(CO),
        .O(over_thresh_105_fu_3766_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_105_reg_6840[1]_i_1 
       (.I0(over_thresh_102_reg_6819[1]),
        .I1(CO),
        .I2(over_thresh_102_reg_6819[0]),
        .I3(icmp_ln49_68_reg_6825),
        .O(over_thresh_105_fu_3766_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_105_reg_6840[2]_i_1 
       (.I0(over_thresh_102_reg_6819[2]),
        .I1(icmp_ln49_68_reg_6825),
        .I2(over_thresh_102_reg_6819[0]),
        .I3(CO),
        .I4(over_thresh_102_reg_6819[1]),
        .O(over_thresh_105_fu_3766_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_105_reg_6840[3]_i_1 
       (.I0(over_thresh_102_reg_6819[3]),
        .I1(over_thresh_102_reg_6819[1]),
        .I2(CO),
        .I3(over_thresh_102_reg_6819[0]),
        .I4(icmp_ln49_68_reg_6825),
        .I5(over_thresh_102_reg_6819[2]),
        .O(over_thresh_105_fu_3766_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_105_reg_6840[4]_i_1 
       (.I0(over_thresh_102_reg_6819[4]),
        .I1(\over_thresh_105_reg_6840[6]_i_2_n_0 ),
        .O(over_thresh_105_fu_3766_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_105_reg_6840[5]_i_1 
       (.I0(over_thresh_102_reg_6819[5]),
        .I1(\over_thresh_105_reg_6840[6]_i_2_n_0 ),
        .I2(over_thresh_102_reg_6819[4]),
        .O(over_thresh_105_fu_3766_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_105_reg_6840[6]_i_1 
       (.I0(over_thresh_102_reg_6819[6]),
        .I1(over_thresh_102_reg_6819[4]),
        .I2(\over_thresh_105_reg_6840[6]_i_2_n_0 ),
        .I3(over_thresh_102_reg_6819[5]),
        .O(over_thresh_105_fu_3766_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_105_reg_6840[6]_i_2 
       (.I0(over_thresh_102_reg_6819[3]),
        .I1(over_thresh_102_reg_6819[1]),
        .I2(CO),
        .I3(over_thresh_102_reg_6819[0]),
        .I4(icmp_ln49_68_reg_6825),
        .I5(over_thresh_102_reg_6819[2]),
        .O(\over_thresh_105_reg_6840[6]_i_2_n_0 ));
  FDRE \over_thresh_105_reg_6840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[0]),
        .Q(over_thresh_105_reg_6840[0]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[1]),
        .Q(over_thresh_105_reg_6840[1]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[2]),
        .Q(over_thresh_105_reg_6840[2]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[3]),
        .Q(over_thresh_105_reg_6840[3]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6840_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[4]),
        .Q(over_thresh_105_reg_6840[4]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6840_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[5]),
        .Q(over_thresh_105_reg_6840[5]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6840_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3766_p3[6]),
        .Q(over_thresh_105_reg_6840[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_108_reg_6861[0]_i_1 
       (.I0(icmp_ln49_70_reg_6846),
        .I1(over_thresh_105_reg_6840[0]),
        .I2(CO),
        .O(over_thresh_108_fu_3791_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_108_reg_6861[1]_i_1 
       (.I0(over_thresh_105_reg_6840[1]),
        .I1(CO),
        .I2(over_thresh_105_reg_6840[0]),
        .I3(icmp_ln49_70_reg_6846),
        .O(over_thresh_108_fu_3791_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_108_reg_6861[2]_i_1 
       (.I0(over_thresh_105_reg_6840[2]),
        .I1(icmp_ln49_70_reg_6846),
        .I2(over_thresh_105_reg_6840[0]),
        .I3(CO),
        .I4(over_thresh_105_reg_6840[1]),
        .O(over_thresh_108_fu_3791_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_108_reg_6861[3]_i_1 
       (.I0(over_thresh_105_reg_6840[3]),
        .I1(over_thresh_105_reg_6840[1]),
        .I2(CO),
        .I3(over_thresh_105_reg_6840[0]),
        .I4(icmp_ln49_70_reg_6846),
        .I5(over_thresh_105_reg_6840[2]),
        .O(over_thresh_108_fu_3791_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_108_reg_6861[4]_i_1 
       (.I0(over_thresh_105_reg_6840[4]),
        .I1(\over_thresh_108_reg_6861[6]_i_2_n_0 ),
        .O(over_thresh_108_fu_3791_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_108_reg_6861[5]_i_1 
       (.I0(over_thresh_105_reg_6840[5]),
        .I1(\over_thresh_108_reg_6861[6]_i_2_n_0 ),
        .I2(over_thresh_105_reg_6840[4]),
        .O(over_thresh_108_fu_3791_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_108_reg_6861[6]_i_1 
       (.I0(over_thresh_105_reg_6840[6]),
        .I1(over_thresh_105_reg_6840[4]),
        .I2(\over_thresh_108_reg_6861[6]_i_2_n_0 ),
        .I3(over_thresh_105_reg_6840[5]),
        .O(over_thresh_108_fu_3791_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_108_reg_6861[6]_i_2 
       (.I0(over_thresh_105_reg_6840[3]),
        .I1(over_thresh_105_reg_6840[1]),
        .I2(CO),
        .I3(over_thresh_105_reg_6840[0]),
        .I4(icmp_ln49_70_reg_6846),
        .I5(over_thresh_105_reg_6840[2]),
        .O(\over_thresh_108_reg_6861[6]_i_2_n_0 ));
  FDRE \over_thresh_108_reg_6861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[0]),
        .Q(over_thresh_108_reg_6861[0]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[1]),
        .Q(over_thresh_108_reg_6861[1]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[2]),
        .Q(over_thresh_108_reg_6861[2]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[3]),
        .Q(over_thresh_108_reg_6861[3]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6861_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[4]),
        .Q(over_thresh_108_reg_6861[4]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6861_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[5]),
        .Q(over_thresh_108_reg_6861[5]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6861_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3791_p3[6]),
        .Q(over_thresh_108_reg_6861[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_111_reg_6882[0]_i_1 
       (.I0(icmp_ln49_72_reg_6867),
        .I1(over_thresh_108_reg_6861[0]),
        .I2(CO),
        .O(over_thresh_111_fu_3816_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_111_reg_6882[1]_i_1 
       (.I0(over_thresh_108_reg_6861[1]),
        .I1(CO),
        .I2(over_thresh_108_reg_6861[0]),
        .I3(icmp_ln49_72_reg_6867),
        .O(over_thresh_111_fu_3816_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_111_reg_6882[2]_i_1 
       (.I0(over_thresh_108_reg_6861[2]),
        .I1(icmp_ln49_72_reg_6867),
        .I2(over_thresh_108_reg_6861[0]),
        .I3(CO),
        .I4(over_thresh_108_reg_6861[1]),
        .O(over_thresh_111_fu_3816_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_111_reg_6882[3]_i_1 
       (.I0(over_thresh_108_reg_6861[3]),
        .I1(over_thresh_108_reg_6861[1]),
        .I2(CO),
        .I3(over_thresh_108_reg_6861[0]),
        .I4(icmp_ln49_72_reg_6867),
        .I5(over_thresh_108_reg_6861[2]),
        .O(over_thresh_111_fu_3816_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_111_reg_6882[4]_i_1 
       (.I0(over_thresh_108_reg_6861[4]),
        .I1(\over_thresh_111_reg_6882[6]_i_2_n_0 ),
        .O(over_thresh_111_fu_3816_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_111_reg_6882[5]_i_1 
       (.I0(over_thresh_108_reg_6861[5]),
        .I1(\over_thresh_111_reg_6882[6]_i_2_n_0 ),
        .I2(over_thresh_108_reg_6861[4]),
        .O(over_thresh_111_fu_3816_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_111_reg_6882[6]_i_1 
       (.I0(over_thresh_108_reg_6861[6]),
        .I1(over_thresh_108_reg_6861[4]),
        .I2(\over_thresh_111_reg_6882[6]_i_2_n_0 ),
        .I3(over_thresh_108_reg_6861[5]),
        .O(over_thresh_111_fu_3816_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_111_reg_6882[6]_i_2 
       (.I0(over_thresh_108_reg_6861[3]),
        .I1(over_thresh_108_reg_6861[1]),
        .I2(CO),
        .I3(over_thresh_108_reg_6861[0]),
        .I4(icmp_ln49_72_reg_6867),
        .I5(over_thresh_108_reg_6861[2]),
        .O(\over_thresh_111_reg_6882[6]_i_2_n_0 ));
  FDRE \over_thresh_111_reg_6882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[0]),
        .Q(over_thresh_111_reg_6882[0]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[1]),
        .Q(over_thresh_111_reg_6882[1]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[2]),
        .Q(over_thresh_111_reg_6882[2]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[3]),
        .Q(over_thresh_111_reg_6882[3]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[4]),
        .Q(over_thresh_111_reg_6882[4]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[5]),
        .Q(over_thresh_111_reg_6882[5]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3816_p3[6]),
        .Q(over_thresh_111_reg_6882[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_114_reg_6903[0]_i_1 
       (.I0(icmp_ln49_74_reg_6888),
        .I1(over_thresh_111_reg_6882[0]),
        .I2(CO),
        .O(over_thresh_114_fu_3841_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_114_reg_6903[1]_i_1 
       (.I0(over_thresh_111_reg_6882[1]),
        .I1(CO),
        .I2(over_thresh_111_reg_6882[0]),
        .I3(icmp_ln49_74_reg_6888),
        .O(over_thresh_114_fu_3841_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_114_reg_6903[2]_i_1 
       (.I0(over_thresh_111_reg_6882[2]),
        .I1(icmp_ln49_74_reg_6888),
        .I2(over_thresh_111_reg_6882[0]),
        .I3(CO),
        .I4(over_thresh_111_reg_6882[1]),
        .O(over_thresh_114_fu_3841_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_114_reg_6903[3]_i_1 
       (.I0(over_thresh_111_reg_6882[3]),
        .I1(over_thresh_111_reg_6882[1]),
        .I2(CO),
        .I3(over_thresh_111_reg_6882[0]),
        .I4(icmp_ln49_74_reg_6888),
        .I5(over_thresh_111_reg_6882[2]),
        .O(over_thresh_114_fu_3841_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_114_reg_6903[4]_i_1 
       (.I0(over_thresh_111_reg_6882[4]),
        .I1(\over_thresh_114_reg_6903[6]_i_2_n_0 ),
        .O(over_thresh_114_fu_3841_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_114_reg_6903[5]_i_1 
       (.I0(over_thresh_111_reg_6882[5]),
        .I1(\over_thresh_114_reg_6903[6]_i_2_n_0 ),
        .I2(over_thresh_111_reg_6882[4]),
        .O(over_thresh_114_fu_3841_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_114_reg_6903[6]_i_1 
       (.I0(over_thresh_111_reg_6882[6]),
        .I1(over_thresh_111_reg_6882[4]),
        .I2(\over_thresh_114_reg_6903[6]_i_2_n_0 ),
        .I3(over_thresh_111_reg_6882[5]),
        .O(over_thresh_114_fu_3841_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_114_reg_6903[6]_i_2 
       (.I0(over_thresh_111_reg_6882[3]),
        .I1(over_thresh_111_reg_6882[1]),
        .I2(CO),
        .I3(over_thresh_111_reg_6882[0]),
        .I4(icmp_ln49_74_reg_6888),
        .I5(over_thresh_111_reg_6882[2]),
        .O(\over_thresh_114_reg_6903[6]_i_2_n_0 ));
  FDRE \over_thresh_114_reg_6903_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[0]),
        .Q(over_thresh_114_reg_6903[0]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6903_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[1]),
        .Q(over_thresh_114_reg_6903[1]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6903_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[2]),
        .Q(over_thresh_114_reg_6903[2]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6903_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[3]),
        .Q(over_thresh_114_reg_6903[3]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6903_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[4]),
        .Q(over_thresh_114_reg_6903[4]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6903_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[5]),
        .Q(over_thresh_114_reg_6903[5]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6903_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3841_p3[6]),
        .Q(over_thresh_114_reg_6903[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_117_reg_6924[0]_i_1 
       (.I0(icmp_ln49_76_reg_6909),
        .I1(over_thresh_114_reg_6903[0]),
        .I2(CO),
        .O(over_thresh_117_fu_3866_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_117_reg_6924[1]_i_1 
       (.I0(over_thresh_114_reg_6903[1]),
        .I1(CO),
        .I2(over_thresh_114_reg_6903[0]),
        .I3(icmp_ln49_76_reg_6909),
        .O(over_thresh_117_fu_3866_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_117_reg_6924[2]_i_1 
       (.I0(over_thresh_114_reg_6903[2]),
        .I1(icmp_ln49_76_reg_6909),
        .I2(over_thresh_114_reg_6903[0]),
        .I3(CO),
        .I4(over_thresh_114_reg_6903[1]),
        .O(over_thresh_117_fu_3866_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_117_reg_6924[3]_i_1 
       (.I0(over_thresh_114_reg_6903[3]),
        .I1(over_thresh_114_reg_6903[1]),
        .I2(CO),
        .I3(over_thresh_114_reg_6903[0]),
        .I4(icmp_ln49_76_reg_6909),
        .I5(over_thresh_114_reg_6903[2]),
        .O(over_thresh_117_fu_3866_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_117_reg_6924[4]_i_1 
       (.I0(over_thresh_114_reg_6903[4]),
        .I1(\over_thresh_117_reg_6924[6]_i_2_n_0 ),
        .O(over_thresh_117_fu_3866_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_117_reg_6924[5]_i_1 
       (.I0(over_thresh_114_reg_6903[5]),
        .I1(\over_thresh_117_reg_6924[6]_i_2_n_0 ),
        .I2(over_thresh_114_reg_6903[4]),
        .O(over_thresh_117_fu_3866_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_117_reg_6924[6]_i_1 
       (.I0(over_thresh_114_reg_6903[6]),
        .I1(over_thresh_114_reg_6903[4]),
        .I2(\over_thresh_117_reg_6924[6]_i_2_n_0 ),
        .I3(over_thresh_114_reg_6903[5]),
        .O(over_thresh_117_fu_3866_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_117_reg_6924[6]_i_2 
       (.I0(over_thresh_114_reg_6903[3]),
        .I1(over_thresh_114_reg_6903[1]),
        .I2(CO),
        .I3(over_thresh_114_reg_6903[0]),
        .I4(icmp_ln49_76_reg_6909),
        .I5(over_thresh_114_reg_6903[2]),
        .O(\over_thresh_117_reg_6924[6]_i_2_n_0 ));
  FDRE \over_thresh_117_reg_6924_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[0]),
        .Q(over_thresh_117_reg_6924[0]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6924_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[1]),
        .Q(over_thresh_117_reg_6924[1]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6924_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[2]),
        .Q(over_thresh_117_reg_6924[2]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6924_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[3]),
        .Q(over_thresh_117_reg_6924[3]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6924_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[4]),
        .Q(over_thresh_117_reg_6924[4]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6924_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[5]),
        .Q(over_thresh_117_reg_6924[5]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6924_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3866_p3[6]),
        .Q(over_thresh_117_reg_6924[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_120_reg_6945[0]_i_1 
       (.I0(icmp_ln49_78_reg_6930),
        .I1(over_thresh_117_reg_6924[0]),
        .I2(CO),
        .O(over_thresh_120_fu_3891_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_120_reg_6945[1]_i_1 
       (.I0(over_thresh_117_reg_6924[1]),
        .I1(CO),
        .I2(over_thresh_117_reg_6924[0]),
        .I3(icmp_ln49_78_reg_6930),
        .O(over_thresh_120_fu_3891_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_120_reg_6945[2]_i_1 
       (.I0(over_thresh_117_reg_6924[2]),
        .I1(icmp_ln49_78_reg_6930),
        .I2(over_thresh_117_reg_6924[0]),
        .I3(CO),
        .I4(over_thresh_117_reg_6924[1]),
        .O(over_thresh_120_fu_3891_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_120_reg_6945[3]_i_1 
       (.I0(over_thresh_117_reg_6924[3]),
        .I1(over_thresh_117_reg_6924[1]),
        .I2(CO),
        .I3(over_thresh_117_reg_6924[0]),
        .I4(icmp_ln49_78_reg_6930),
        .I5(over_thresh_117_reg_6924[2]),
        .O(over_thresh_120_fu_3891_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_120_reg_6945[4]_i_1 
       (.I0(over_thresh_117_reg_6924[4]),
        .I1(\over_thresh_120_reg_6945[6]_i_2_n_0 ),
        .O(over_thresh_120_fu_3891_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_120_reg_6945[5]_i_1 
       (.I0(over_thresh_117_reg_6924[5]),
        .I1(\over_thresh_120_reg_6945[6]_i_2_n_0 ),
        .I2(over_thresh_117_reg_6924[4]),
        .O(over_thresh_120_fu_3891_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_120_reg_6945[6]_i_1 
       (.I0(over_thresh_117_reg_6924[6]),
        .I1(over_thresh_117_reg_6924[4]),
        .I2(\over_thresh_120_reg_6945[6]_i_2_n_0 ),
        .I3(over_thresh_117_reg_6924[5]),
        .O(over_thresh_120_fu_3891_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_120_reg_6945[6]_i_2 
       (.I0(over_thresh_117_reg_6924[3]),
        .I1(over_thresh_117_reg_6924[1]),
        .I2(CO),
        .I3(over_thresh_117_reg_6924[0]),
        .I4(icmp_ln49_78_reg_6930),
        .I5(over_thresh_117_reg_6924[2]),
        .O(\over_thresh_120_reg_6945[6]_i_2_n_0 ));
  FDRE \over_thresh_120_reg_6945_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[0]),
        .Q(over_thresh_120_reg_6945[0]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[1]),
        .Q(over_thresh_120_reg_6945[1]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[2]),
        .Q(over_thresh_120_reg_6945[2]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[3]),
        .Q(over_thresh_120_reg_6945[3]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6945_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[4]),
        .Q(over_thresh_120_reg_6945[4]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6945_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[5]),
        .Q(over_thresh_120_reg_6945[5]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6945_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3891_p3[6]),
        .Q(over_thresh_120_reg_6945[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_123_reg_6966[0]_i_1 
       (.I0(icmp_ln49_80_reg_6951),
        .I1(over_thresh_120_reg_6945[0]),
        .I2(CO),
        .O(over_thresh_123_fu_3916_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_123_reg_6966[1]_i_1 
       (.I0(over_thresh_120_reg_6945[1]),
        .I1(CO),
        .I2(over_thresh_120_reg_6945[0]),
        .I3(icmp_ln49_80_reg_6951),
        .O(over_thresh_123_fu_3916_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_123_reg_6966[2]_i_1 
       (.I0(over_thresh_120_reg_6945[2]),
        .I1(icmp_ln49_80_reg_6951),
        .I2(over_thresh_120_reg_6945[0]),
        .I3(CO),
        .I4(over_thresh_120_reg_6945[1]),
        .O(over_thresh_123_fu_3916_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_123_reg_6966[3]_i_1 
       (.I0(over_thresh_120_reg_6945[3]),
        .I1(over_thresh_120_reg_6945[1]),
        .I2(CO),
        .I3(over_thresh_120_reg_6945[0]),
        .I4(icmp_ln49_80_reg_6951),
        .I5(over_thresh_120_reg_6945[2]),
        .O(over_thresh_123_fu_3916_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_123_reg_6966[4]_i_1 
       (.I0(over_thresh_120_reg_6945[4]),
        .I1(\over_thresh_123_reg_6966[6]_i_2_n_0 ),
        .O(over_thresh_123_fu_3916_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_123_reg_6966[5]_i_1 
       (.I0(over_thresh_120_reg_6945[5]),
        .I1(\over_thresh_123_reg_6966[6]_i_2_n_0 ),
        .I2(over_thresh_120_reg_6945[4]),
        .O(over_thresh_123_fu_3916_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_123_reg_6966[6]_i_1 
       (.I0(over_thresh_120_reg_6945[6]),
        .I1(over_thresh_120_reg_6945[4]),
        .I2(\over_thresh_123_reg_6966[6]_i_2_n_0 ),
        .I3(over_thresh_120_reg_6945[5]),
        .O(over_thresh_123_fu_3916_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_123_reg_6966[6]_i_2 
       (.I0(over_thresh_120_reg_6945[3]),
        .I1(over_thresh_120_reg_6945[1]),
        .I2(CO),
        .I3(over_thresh_120_reg_6945[0]),
        .I4(icmp_ln49_80_reg_6951),
        .I5(over_thresh_120_reg_6945[2]),
        .O(\over_thresh_123_reg_6966[6]_i_2_n_0 ));
  FDRE \over_thresh_123_reg_6966_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[0]),
        .Q(over_thresh_123_reg_6966[0]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6966_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[1]),
        .Q(over_thresh_123_reg_6966[1]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6966_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[2]),
        .Q(over_thresh_123_reg_6966[2]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6966_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[3]),
        .Q(over_thresh_123_reg_6966[3]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6966_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[4]),
        .Q(over_thresh_123_reg_6966[4]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6966_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[5]),
        .Q(over_thresh_123_reg_6966[5]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6966_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3916_p3[6]),
        .Q(over_thresh_123_reg_6966[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_126_reg_6987[0]_i_1 
       (.I0(icmp_ln49_82_reg_6972),
        .I1(over_thresh_123_reg_6966[0]),
        .I2(CO),
        .O(over_thresh_126_fu_3941_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_126_reg_6987[1]_i_1 
       (.I0(over_thresh_123_reg_6966[1]),
        .I1(CO),
        .I2(over_thresh_123_reg_6966[0]),
        .I3(icmp_ln49_82_reg_6972),
        .O(over_thresh_126_fu_3941_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_126_reg_6987[2]_i_1 
       (.I0(over_thresh_123_reg_6966[2]),
        .I1(icmp_ln49_82_reg_6972),
        .I2(over_thresh_123_reg_6966[0]),
        .I3(CO),
        .I4(over_thresh_123_reg_6966[1]),
        .O(over_thresh_126_fu_3941_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_126_reg_6987[3]_i_1 
       (.I0(over_thresh_123_reg_6966[3]),
        .I1(over_thresh_123_reg_6966[1]),
        .I2(CO),
        .I3(over_thresh_123_reg_6966[0]),
        .I4(icmp_ln49_82_reg_6972),
        .I5(over_thresh_123_reg_6966[2]),
        .O(over_thresh_126_fu_3941_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_126_reg_6987[4]_i_1 
       (.I0(over_thresh_123_reg_6966[4]),
        .I1(\over_thresh_126_reg_6987[6]_i_2_n_0 ),
        .O(over_thresh_126_fu_3941_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_126_reg_6987[5]_i_1 
       (.I0(over_thresh_123_reg_6966[5]),
        .I1(\over_thresh_126_reg_6987[6]_i_2_n_0 ),
        .I2(over_thresh_123_reg_6966[4]),
        .O(over_thresh_126_fu_3941_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_126_reg_6987[6]_i_1 
       (.I0(over_thresh_123_reg_6966[6]),
        .I1(over_thresh_123_reg_6966[4]),
        .I2(\over_thresh_126_reg_6987[6]_i_2_n_0 ),
        .I3(over_thresh_123_reg_6966[5]),
        .O(over_thresh_126_fu_3941_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_126_reg_6987[6]_i_2 
       (.I0(over_thresh_123_reg_6966[3]),
        .I1(over_thresh_123_reg_6966[1]),
        .I2(CO),
        .I3(over_thresh_123_reg_6966[0]),
        .I4(icmp_ln49_82_reg_6972),
        .I5(over_thresh_123_reg_6966[2]),
        .O(\over_thresh_126_reg_6987[6]_i_2_n_0 ));
  FDRE \over_thresh_126_reg_6987_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[0]),
        .Q(over_thresh_126_reg_6987[0]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6987_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[1]),
        .Q(over_thresh_126_reg_6987[1]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6987_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[2]),
        .Q(over_thresh_126_reg_6987[2]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6987_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[3]),
        .Q(over_thresh_126_reg_6987[3]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6987_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[4]),
        .Q(over_thresh_126_reg_6987[4]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6987_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[5]),
        .Q(over_thresh_126_reg_6987[5]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6987_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3941_p3[6]),
        .Q(over_thresh_126_reg_6987[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_129_reg_7008[0]_i_1 
       (.I0(icmp_ln49_84_reg_6993),
        .I1(over_thresh_126_reg_6987[0]),
        .I2(CO),
        .O(over_thresh_129_fu_3966_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_129_reg_7008[1]_i_1 
       (.I0(over_thresh_126_reg_6987[1]),
        .I1(CO),
        .I2(over_thresh_126_reg_6987[0]),
        .I3(icmp_ln49_84_reg_6993),
        .O(over_thresh_129_fu_3966_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_129_reg_7008[2]_i_1 
       (.I0(over_thresh_126_reg_6987[2]),
        .I1(icmp_ln49_84_reg_6993),
        .I2(over_thresh_126_reg_6987[0]),
        .I3(CO),
        .I4(over_thresh_126_reg_6987[1]),
        .O(over_thresh_129_fu_3966_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_129_reg_7008[3]_i_1 
       (.I0(over_thresh_126_reg_6987[3]),
        .I1(over_thresh_126_reg_6987[1]),
        .I2(CO),
        .I3(over_thresh_126_reg_6987[0]),
        .I4(icmp_ln49_84_reg_6993),
        .I5(over_thresh_126_reg_6987[2]),
        .O(over_thresh_129_fu_3966_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_129_reg_7008[4]_i_1 
       (.I0(over_thresh_126_reg_6987[4]),
        .I1(\over_thresh_129_reg_7008[6]_i_2_n_0 ),
        .O(over_thresh_129_fu_3966_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_129_reg_7008[5]_i_1 
       (.I0(over_thresh_126_reg_6987[5]),
        .I1(\over_thresh_129_reg_7008[6]_i_2_n_0 ),
        .I2(over_thresh_126_reg_6987[4]),
        .O(over_thresh_129_fu_3966_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_129_reg_7008[6]_i_1 
       (.I0(over_thresh_126_reg_6987[6]),
        .I1(over_thresh_126_reg_6987[4]),
        .I2(\over_thresh_129_reg_7008[6]_i_2_n_0 ),
        .I3(over_thresh_126_reg_6987[5]),
        .O(over_thresh_129_fu_3966_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_129_reg_7008[6]_i_2 
       (.I0(over_thresh_126_reg_6987[3]),
        .I1(over_thresh_126_reg_6987[1]),
        .I2(CO),
        .I3(over_thresh_126_reg_6987[0]),
        .I4(icmp_ln49_84_reg_6993),
        .I5(over_thresh_126_reg_6987[2]),
        .O(\over_thresh_129_reg_7008[6]_i_2_n_0 ));
  FDRE \over_thresh_129_reg_7008_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[0]),
        .Q(over_thresh_129_reg_7008[0]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7008_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[1]),
        .Q(over_thresh_129_reg_7008[1]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7008_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[2]),
        .Q(over_thresh_129_reg_7008[2]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7008_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[3]),
        .Q(over_thresh_129_reg_7008[3]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7008_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[4]),
        .Q(over_thresh_129_reg_7008[4]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7008_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[5]),
        .Q(over_thresh_129_reg_7008[5]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7008_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3966_p3[6]),
        .Q(over_thresh_129_reg_7008[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_12_reg_6192[0]_i_1 
       (.I0(icmp_ln49_6_reg_6177),
        .I1(over_thresh_9_reg_6172[0]),
        .I2(CO),
        .O(over_thresh_12_fu_2976_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_12_reg_6192[1]_i_1 
       (.I0(over_thresh_9_reg_6172[1]),
        .I1(CO),
        .I2(over_thresh_9_reg_6172[0]),
        .I3(icmp_ln49_6_reg_6177),
        .O(over_thresh_12_fu_2976_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_12_reg_6192[2]_i_1 
       (.I0(over_thresh_9_reg_6172[2]),
        .I1(icmp_ln49_6_reg_6177),
        .I2(over_thresh_9_reg_6172[0]),
        .I3(CO),
        .I4(over_thresh_9_reg_6172[1]),
        .O(over_thresh_12_fu_2976_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_12_reg_6192[3]_i_1 
       (.I0(over_thresh_9_reg_6172[2]),
        .I1(icmp_ln49_6_reg_6177),
        .I2(over_thresh_9_reg_6172[0]),
        .I3(CO),
        .I4(over_thresh_9_reg_6172[1]),
        .O(over_thresh_12_fu_2976_p3[3]));
  FDRE \over_thresh_12_reg_6192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2976_p3[0]),
        .Q(over_thresh_12_reg_6192[0]),
        .R(1'b0));
  FDRE \over_thresh_12_reg_6192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2976_p3[1]),
        .Q(over_thresh_12_reg_6192[1]),
        .R(1'b0));
  FDRE \over_thresh_12_reg_6192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2976_p3[2]),
        .Q(over_thresh_12_reg_6192[2]),
        .R(1'b0));
  FDRE \over_thresh_12_reg_6192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2976_p3[3]),
        .Q(over_thresh_12_reg_6192[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_132_reg_7029[0]_i_1 
       (.I0(icmp_ln49_86_reg_7014),
        .I1(over_thresh_129_reg_7008[0]),
        .I2(CO),
        .O(over_thresh_132_fu_3991_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_132_reg_7029[1]_i_1 
       (.I0(over_thresh_129_reg_7008[1]),
        .I1(CO),
        .I2(over_thresh_129_reg_7008[0]),
        .I3(icmp_ln49_86_reg_7014),
        .O(over_thresh_132_fu_3991_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_132_reg_7029[2]_i_1 
       (.I0(over_thresh_129_reg_7008[2]),
        .I1(icmp_ln49_86_reg_7014),
        .I2(over_thresh_129_reg_7008[0]),
        .I3(CO),
        .I4(over_thresh_129_reg_7008[1]),
        .O(over_thresh_132_fu_3991_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_132_reg_7029[3]_i_1 
       (.I0(over_thresh_129_reg_7008[3]),
        .I1(over_thresh_129_reg_7008[1]),
        .I2(CO),
        .I3(over_thresh_129_reg_7008[0]),
        .I4(icmp_ln49_86_reg_7014),
        .I5(over_thresh_129_reg_7008[2]),
        .O(over_thresh_132_fu_3991_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_132_reg_7029[4]_i_1 
       (.I0(over_thresh_129_reg_7008[4]),
        .I1(\over_thresh_132_reg_7029[6]_i_2_n_0 ),
        .O(over_thresh_132_fu_3991_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_132_reg_7029[5]_i_1 
       (.I0(over_thresh_129_reg_7008[5]),
        .I1(\over_thresh_132_reg_7029[6]_i_2_n_0 ),
        .I2(over_thresh_129_reg_7008[4]),
        .O(over_thresh_132_fu_3991_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_132_reg_7029[6]_i_1 
       (.I0(over_thresh_129_reg_7008[6]),
        .I1(over_thresh_129_reg_7008[4]),
        .I2(\over_thresh_132_reg_7029[6]_i_2_n_0 ),
        .I3(over_thresh_129_reg_7008[5]),
        .O(over_thresh_132_fu_3991_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_132_reg_7029[6]_i_2 
       (.I0(over_thresh_129_reg_7008[3]),
        .I1(over_thresh_129_reg_7008[1]),
        .I2(CO),
        .I3(over_thresh_129_reg_7008[0]),
        .I4(icmp_ln49_86_reg_7014),
        .I5(over_thresh_129_reg_7008[2]),
        .O(\over_thresh_132_reg_7029[6]_i_2_n_0 ));
  FDRE \over_thresh_132_reg_7029_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[0]),
        .Q(over_thresh_132_reg_7029[0]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7029_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[1]),
        .Q(over_thresh_132_reg_7029[1]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7029_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[2]),
        .Q(over_thresh_132_reg_7029[2]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7029_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[3]),
        .Q(over_thresh_132_reg_7029[3]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7029_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[4]),
        .Q(over_thresh_132_reg_7029[4]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7029_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[5]),
        .Q(over_thresh_132_reg_7029[5]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7029_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3991_p3[6]),
        .Q(over_thresh_132_reg_7029[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_135_reg_7050[0]_i_1 
       (.I0(icmp_ln49_88_reg_7035),
        .I1(over_thresh_132_reg_7029[0]),
        .I2(CO),
        .O(over_thresh_135_fu_4016_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_135_reg_7050[1]_i_1 
       (.I0(over_thresh_132_reg_7029[1]),
        .I1(CO),
        .I2(over_thresh_132_reg_7029[0]),
        .I3(icmp_ln49_88_reg_7035),
        .O(over_thresh_135_fu_4016_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_135_reg_7050[2]_i_1 
       (.I0(over_thresh_132_reg_7029[2]),
        .I1(icmp_ln49_88_reg_7035),
        .I2(over_thresh_132_reg_7029[0]),
        .I3(CO),
        .I4(over_thresh_132_reg_7029[1]),
        .O(over_thresh_135_fu_4016_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_135_reg_7050[3]_i_1 
       (.I0(over_thresh_132_reg_7029[3]),
        .I1(over_thresh_132_reg_7029[1]),
        .I2(CO),
        .I3(over_thresh_132_reg_7029[0]),
        .I4(icmp_ln49_88_reg_7035),
        .I5(over_thresh_132_reg_7029[2]),
        .O(over_thresh_135_fu_4016_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_135_reg_7050[4]_i_1 
       (.I0(over_thresh_132_reg_7029[4]),
        .I1(\over_thresh_135_reg_7050[6]_i_2_n_0 ),
        .O(over_thresh_135_fu_4016_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_135_reg_7050[5]_i_1 
       (.I0(over_thresh_132_reg_7029[5]),
        .I1(\over_thresh_135_reg_7050[6]_i_2_n_0 ),
        .I2(over_thresh_132_reg_7029[4]),
        .O(over_thresh_135_fu_4016_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_135_reg_7050[6]_i_1 
       (.I0(over_thresh_132_reg_7029[6]),
        .I1(over_thresh_132_reg_7029[4]),
        .I2(\over_thresh_135_reg_7050[6]_i_2_n_0 ),
        .I3(over_thresh_132_reg_7029[5]),
        .O(over_thresh_135_fu_4016_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_135_reg_7050[6]_i_2 
       (.I0(over_thresh_132_reg_7029[3]),
        .I1(over_thresh_132_reg_7029[1]),
        .I2(CO),
        .I3(over_thresh_132_reg_7029[0]),
        .I4(icmp_ln49_88_reg_7035),
        .I5(over_thresh_132_reg_7029[2]),
        .O(\over_thresh_135_reg_7050[6]_i_2_n_0 ));
  FDRE \over_thresh_135_reg_7050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[0]),
        .Q(over_thresh_135_reg_7050[0]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[1]),
        .Q(over_thresh_135_reg_7050[1]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[2]),
        .Q(over_thresh_135_reg_7050[2]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[3]),
        .Q(over_thresh_135_reg_7050[3]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[4]),
        .Q(over_thresh_135_reg_7050[4]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[5]),
        .Q(over_thresh_135_reg_7050[5]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4016_p3[6]),
        .Q(over_thresh_135_reg_7050[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_138_reg_7071[0]_i_1 
       (.I0(icmp_ln49_90_reg_7056),
        .I1(over_thresh_135_reg_7050[0]),
        .I2(CO),
        .O(over_thresh_138_fu_4041_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_138_reg_7071[1]_i_1 
       (.I0(over_thresh_135_reg_7050[1]),
        .I1(CO),
        .I2(over_thresh_135_reg_7050[0]),
        .I3(icmp_ln49_90_reg_7056),
        .O(over_thresh_138_fu_4041_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_138_reg_7071[2]_i_1 
       (.I0(over_thresh_135_reg_7050[2]),
        .I1(icmp_ln49_90_reg_7056),
        .I2(over_thresh_135_reg_7050[0]),
        .I3(CO),
        .I4(over_thresh_135_reg_7050[1]),
        .O(over_thresh_138_fu_4041_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_138_reg_7071[3]_i_1 
       (.I0(over_thresh_135_reg_7050[3]),
        .I1(over_thresh_135_reg_7050[1]),
        .I2(CO),
        .I3(over_thresh_135_reg_7050[0]),
        .I4(icmp_ln49_90_reg_7056),
        .I5(over_thresh_135_reg_7050[2]),
        .O(over_thresh_138_fu_4041_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_138_reg_7071[4]_i_1 
       (.I0(over_thresh_135_reg_7050[4]),
        .I1(\over_thresh_138_reg_7071[6]_i_2_n_0 ),
        .O(over_thresh_138_fu_4041_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_138_reg_7071[5]_i_1 
       (.I0(over_thresh_135_reg_7050[5]),
        .I1(\over_thresh_138_reg_7071[6]_i_2_n_0 ),
        .I2(over_thresh_135_reg_7050[4]),
        .O(over_thresh_138_fu_4041_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_138_reg_7071[6]_i_1 
       (.I0(over_thresh_135_reg_7050[6]),
        .I1(over_thresh_135_reg_7050[4]),
        .I2(\over_thresh_138_reg_7071[6]_i_2_n_0 ),
        .I3(over_thresh_135_reg_7050[5]),
        .O(over_thresh_138_fu_4041_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_138_reg_7071[6]_i_2 
       (.I0(over_thresh_135_reg_7050[3]),
        .I1(over_thresh_135_reg_7050[1]),
        .I2(CO),
        .I3(over_thresh_135_reg_7050[0]),
        .I4(icmp_ln49_90_reg_7056),
        .I5(over_thresh_135_reg_7050[2]),
        .O(\over_thresh_138_reg_7071[6]_i_2_n_0 ));
  FDRE \over_thresh_138_reg_7071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[0]),
        .Q(over_thresh_138_reg_7071[0]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[1]),
        .Q(over_thresh_138_reg_7071[1]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[2]),
        .Q(over_thresh_138_reg_7071[2]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[3]),
        .Q(over_thresh_138_reg_7071[3]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7071_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[4]),
        .Q(over_thresh_138_reg_7071[4]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7071_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[5]),
        .Q(over_thresh_138_reg_7071[5]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7071_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4041_p3[6]),
        .Q(over_thresh_138_reg_7071[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_141_reg_7092[0]_i_1 
       (.I0(icmp_ln49_92_reg_7077),
        .I1(over_thresh_138_reg_7071[0]),
        .I2(CO),
        .O(over_thresh_141_fu_4066_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_141_reg_7092[1]_i_1 
       (.I0(over_thresh_138_reg_7071[1]),
        .I1(CO),
        .I2(over_thresh_138_reg_7071[0]),
        .I3(icmp_ln49_92_reg_7077),
        .O(over_thresh_141_fu_4066_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_141_reg_7092[2]_i_1 
       (.I0(over_thresh_138_reg_7071[2]),
        .I1(icmp_ln49_92_reg_7077),
        .I2(over_thresh_138_reg_7071[0]),
        .I3(CO),
        .I4(over_thresh_138_reg_7071[1]),
        .O(over_thresh_141_fu_4066_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_141_reg_7092[3]_i_1 
       (.I0(over_thresh_138_reg_7071[3]),
        .I1(over_thresh_138_reg_7071[1]),
        .I2(CO),
        .I3(over_thresh_138_reg_7071[0]),
        .I4(icmp_ln49_92_reg_7077),
        .I5(over_thresh_138_reg_7071[2]),
        .O(over_thresh_141_fu_4066_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_141_reg_7092[4]_i_1 
       (.I0(over_thresh_138_reg_7071[4]),
        .I1(\over_thresh_141_reg_7092[6]_i_2_n_0 ),
        .O(over_thresh_141_fu_4066_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_141_reg_7092[5]_i_1 
       (.I0(over_thresh_138_reg_7071[5]),
        .I1(\over_thresh_141_reg_7092[6]_i_2_n_0 ),
        .I2(over_thresh_138_reg_7071[4]),
        .O(over_thresh_141_fu_4066_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_141_reg_7092[6]_i_1 
       (.I0(over_thresh_138_reg_7071[6]),
        .I1(over_thresh_138_reg_7071[4]),
        .I2(\over_thresh_141_reg_7092[6]_i_2_n_0 ),
        .I3(over_thresh_138_reg_7071[5]),
        .O(over_thresh_141_fu_4066_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_141_reg_7092[6]_i_2 
       (.I0(over_thresh_138_reg_7071[3]),
        .I1(over_thresh_138_reg_7071[1]),
        .I2(CO),
        .I3(over_thresh_138_reg_7071[0]),
        .I4(icmp_ln49_92_reg_7077),
        .I5(over_thresh_138_reg_7071[2]),
        .O(\over_thresh_141_reg_7092[6]_i_2_n_0 ));
  FDRE \over_thresh_141_reg_7092_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[0]),
        .Q(over_thresh_141_reg_7092[0]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7092_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[1]),
        .Q(over_thresh_141_reg_7092[1]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7092_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[2]),
        .Q(over_thresh_141_reg_7092[2]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7092_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[3]),
        .Q(over_thresh_141_reg_7092[3]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7092_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[4]),
        .Q(over_thresh_141_reg_7092[4]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7092_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[5]),
        .Q(over_thresh_141_reg_7092[5]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7092_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4066_p3[6]),
        .Q(over_thresh_141_reg_7092[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_144_reg_7113[0]_i_1 
       (.I0(icmp_ln49_94_reg_7098),
        .I1(over_thresh_141_reg_7092[0]),
        .I2(CO),
        .O(over_thresh_144_fu_4091_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_144_reg_7113[1]_i_1 
       (.I0(over_thresh_141_reg_7092[1]),
        .I1(CO),
        .I2(over_thresh_141_reg_7092[0]),
        .I3(icmp_ln49_94_reg_7098),
        .O(over_thresh_144_fu_4091_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_144_reg_7113[2]_i_1 
       (.I0(over_thresh_141_reg_7092[2]),
        .I1(icmp_ln49_94_reg_7098),
        .I2(over_thresh_141_reg_7092[0]),
        .I3(CO),
        .I4(over_thresh_141_reg_7092[1]),
        .O(over_thresh_144_fu_4091_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_144_reg_7113[3]_i_1 
       (.I0(over_thresh_141_reg_7092[3]),
        .I1(over_thresh_141_reg_7092[1]),
        .I2(CO),
        .I3(over_thresh_141_reg_7092[0]),
        .I4(icmp_ln49_94_reg_7098),
        .I5(over_thresh_141_reg_7092[2]),
        .O(over_thresh_144_fu_4091_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_144_reg_7113[4]_i_1 
       (.I0(over_thresh_141_reg_7092[4]),
        .I1(\over_thresh_144_reg_7113[6]_i_2_n_0 ),
        .O(over_thresh_144_fu_4091_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_144_reg_7113[5]_i_1 
       (.I0(over_thresh_141_reg_7092[5]),
        .I1(\over_thresh_144_reg_7113[6]_i_2_n_0 ),
        .I2(over_thresh_141_reg_7092[4]),
        .O(over_thresh_144_fu_4091_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_144_reg_7113[6]_i_1 
       (.I0(over_thresh_141_reg_7092[6]),
        .I1(over_thresh_141_reg_7092[4]),
        .I2(\over_thresh_144_reg_7113[6]_i_2_n_0 ),
        .I3(over_thresh_141_reg_7092[5]),
        .O(over_thresh_144_fu_4091_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_144_reg_7113[6]_i_2 
       (.I0(over_thresh_141_reg_7092[3]),
        .I1(over_thresh_141_reg_7092[1]),
        .I2(CO),
        .I3(over_thresh_141_reg_7092[0]),
        .I4(icmp_ln49_94_reg_7098),
        .I5(over_thresh_141_reg_7092[2]),
        .O(\over_thresh_144_reg_7113[6]_i_2_n_0 ));
  FDRE \over_thresh_144_reg_7113_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[0]),
        .Q(over_thresh_144_reg_7113[0]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7113_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[1]),
        .Q(over_thresh_144_reg_7113[1]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7113_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[2]),
        .Q(over_thresh_144_reg_7113[2]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7113_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[3]),
        .Q(over_thresh_144_reg_7113[3]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7113_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[4]),
        .Q(over_thresh_144_reg_7113[4]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7113_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[5]),
        .Q(over_thresh_144_reg_7113[5]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7113_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4091_p3[6]),
        .Q(over_thresh_144_reg_7113[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_147_reg_7134[0]_i_1 
       (.I0(icmp_ln49_96_reg_7119),
        .I1(over_thresh_144_reg_7113[0]),
        .I2(CO),
        .O(over_thresh_147_fu_4116_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_147_reg_7134[1]_i_1 
       (.I0(over_thresh_144_reg_7113[1]),
        .I1(CO),
        .I2(over_thresh_144_reg_7113[0]),
        .I3(icmp_ln49_96_reg_7119),
        .O(over_thresh_147_fu_4116_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_147_reg_7134[2]_i_1 
       (.I0(over_thresh_144_reg_7113[2]),
        .I1(icmp_ln49_96_reg_7119),
        .I2(over_thresh_144_reg_7113[0]),
        .I3(CO),
        .I4(over_thresh_144_reg_7113[1]),
        .O(over_thresh_147_fu_4116_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_147_reg_7134[3]_i_1 
       (.I0(over_thresh_144_reg_7113[3]),
        .I1(over_thresh_144_reg_7113[1]),
        .I2(CO),
        .I3(over_thresh_144_reg_7113[0]),
        .I4(icmp_ln49_96_reg_7119),
        .I5(over_thresh_144_reg_7113[2]),
        .O(over_thresh_147_fu_4116_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_147_reg_7134[4]_i_1 
       (.I0(over_thresh_144_reg_7113[4]),
        .I1(\over_thresh_147_reg_7134[6]_i_2_n_0 ),
        .O(over_thresh_147_fu_4116_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_147_reg_7134[5]_i_1 
       (.I0(over_thresh_144_reg_7113[5]),
        .I1(\over_thresh_147_reg_7134[6]_i_2_n_0 ),
        .I2(over_thresh_144_reg_7113[4]),
        .O(over_thresh_147_fu_4116_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_147_reg_7134[6]_i_1 
       (.I0(over_thresh_144_reg_7113[6]),
        .I1(over_thresh_144_reg_7113[4]),
        .I2(\over_thresh_147_reg_7134[6]_i_2_n_0 ),
        .I3(over_thresh_144_reg_7113[5]),
        .O(over_thresh_147_fu_4116_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_147_reg_7134[6]_i_2 
       (.I0(over_thresh_144_reg_7113[3]),
        .I1(over_thresh_144_reg_7113[1]),
        .I2(CO),
        .I3(over_thresh_144_reg_7113[0]),
        .I4(icmp_ln49_96_reg_7119),
        .I5(over_thresh_144_reg_7113[2]),
        .O(\over_thresh_147_reg_7134[6]_i_2_n_0 ));
  FDRE \over_thresh_147_reg_7134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[0]),
        .Q(over_thresh_147_reg_7134[0]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[1]),
        .Q(over_thresh_147_reg_7134[1]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[2]),
        .Q(over_thresh_147_reg_7134[2]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[3]),
        .Q(over_thresh_147_reg_7134[3]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[4]),
        .Q(over_thresh_147_reg_7134[4]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[5]),
        .Q(over_thresh_147_reg_7134[5]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4116_p3[6]),
        .Q(over_thresh_147_reg_7134[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_150_reg_7155[0]_i_1 
       (.I0(icmp_ln49_98_reg_7140),
        .I1(over_thresh_147_reg_7134[0]),
        .I2(CO),
        .O(over_thresh_150_fu_4141_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_150_reg_7155[1]_i_1 
       (.I0(over_thresh_147_reg_7134[1]),
        .I1(CO),
        .I2(over_thresh_147_reg_7134[0]),
        .I3(icmp_ln49_98_reg_7140),
        .O(over_thresh_150_fu_4141_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_150_reg_7155[2]_i_1 
       (.I0(over_thresh_147_reg_7134[2]),
        .I1(icmp_ln49_98_reg_7140),
        .I2(over_thresh_147_reg_7134[0]),
        .I3(CO),
        .I4(over_thresh_147_reg_7134[1]),
        .O(over_thresh_150_fu_4141_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_150_reg_7155[3]_i_1 
       (.I0(over_thresh_147_reg_7134[3]),
        .I1(over_thresh_147_reg_7134[1]),
        .I2(CO),
        .I3(over_thresh_147_reg_7134[0]),
        .I4(icmp_ln49_98_reg_7140),
        .I5(over_thresh_147_reg_7134[2]),
        .O(over_thresh_150_fu_4141_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_150_reg_7155[4]_i_1 
       (.I0(over_thresh_147_reg_7134[4]),
        .I1(\over_thresh_150_reg_7155[6]_i_2_n_0 ),
        .O(over_thresh_150_fu_4141_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_150_reg_7155[5]_i_1 
       (.I0(over_thresh_147_reg_7134[5]),
        .I1(\over_thresh_150_reg_7155[6]_i_2_n_0 ),
        .I2(over_thresh_147_reg_7134[4]),
        .O(over_thresh_150_fu_4141_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_150_reg_7155[6]_i_1 
       (.I0(over_thresh_147_reg_7134[6]),
        .I1(over_thresh_147_reg_7134[4]),
        .I2(\over_thresh_150_reg_7155[6]_i_2_n_0 ),
        .I3(over_thresh_147_reg_7134[5]),
        .O(over_thresh_150_fu_4141_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_150_reg_7155[6]_i_2 
       (.I0(over_thresh_147_reg_7134[3]),
        .I1(over_thresh_147_reg_7134[1]),
        .I2(CO),
        .I3(over_thresh_147_reg_7134[0]),
        .I4(icmp_ln49_98_reg_7140),
        .I5(over_thresh_147_reg_7134[2]),
        .O(\over_thresh_150_reg_7155[6]_i_2_n_0 ));
  FDRE \over_thresh_150_reg_7155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[0]),
        .Q(over_thresh_150_reg_7155[0]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[1]),
        .Q(over_thresh_150_reg_7155[1]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[2]),
        .Q(over_thresh_150_reg_7155[2]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[3]),
        .Q(over_thresh_150_reg_7155[3]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[4]),
        .Q(over_thresh_150_reg_7155[4]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[5]),
        .Q(over_thresh_150_reg_7155[5]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4141_p3[6]),
        .Q(over_thresh_150_reg_7155[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_153_reg_7176[0]_i_1 
       (.I0(icmp_ln49_100_reg_7161),
        .I1(over_thresh_150_reg_7155[0]),
        .I2(CO),
        .O(over_thresh_153_fu_4166_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_153_reg_7176[1]_i_1 
       (.I0(over_thresh_150_reg_7155[1]),
        .I1(CO),
        .I2(over_thresh_150_reg_7155[0]),
        .I3(icmp_ln49_100_reg_7161),
        .O(over_thresh_153_fu_4166_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_153_reg_7176[2]_i_1 
       (.I0(over_thresh_150_reg_7155[2]),
        .I1(icmp_ln49_100_reg_7161),
        .I2(over_thresh_150_reg_7155[0]),
        .I3(CO),
        .I4(over_thresh_150_reg_7155[1]),
        .O(over_thresh_153_fu_4166_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_153_reg_7176[3]_i_1 
       (.I0(over_thresh_150_reg_7155[3]),
        .I1(over_thresh_150_reg_7155[1]),
        .I2(CO),
        .I3(over_thresh_150_reg_7155[0]),
        .I4(icmp_ln49_100_reg_7161),
        .I5(over_thresh_150_reg_7155[2]),
        .O(over_thresh_153_fu_4166_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_153_reg_7176[4]_i_1 
       (.I0(over_thresh_150_reg_7155[4]),
        .I1(\over_thresh_153_reg_7176[6]_i_2_n_0 ),
        .O(over_thresh_153_fu_4166_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_153_reg_7176[5]_i_1 
       (.I0(over_thresh_150_reg_7155[5]),
        .I1(\over_thresh_153_reg_7176[6]_i_2_n_0 ),
        .I2(over_thresh_150_reg_7155[4]),
        .O(over_thresh_153_fu_4166_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_153_reg_7176[6]_i_1 
       (.I0(over_thresh_150_reg_7155[6]),
        .I1(over_thresh_150_reg_7155[4]),
        .I2(\over_thresh_153_reg_7176[6]_i_2_n_0 ),
        .I3(over_thresh_150_reg_7155[5]),
        .O(over_thresh_153_fu_4166_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_153_reg_7176[6]_i_2 
       (.I0(over_thresh_150_reg_7155[3]),
        .I1(over_thresh_150_reg_7155[1]),
        .I2(CO),
        .I3(over_thresh_150_reg_7155[0]),
        .I4(icmp_ln49_100_reg_7161),
        .I5(over_thresh_150_reg_7155[2]),
        .O(\over_thresh_153_reg_7176[6]_i_2_n_0 ));
  FDRE \over_thresh_153_reg_7176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[0]),
        .Q(over_thresh_153_reg_7176[0]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[1]),
        .Q(over_thresh_153_reg_7176[1]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[2]),
        .Q(over_thresh_153_reg_7176[2]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[3]),
        .Q(over_thresh_153_reg_7176[3]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[4]),
        .Q(over_thresh_153_reg_7176[4]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[5]),
        .Q(over_thresh_153_reg_7176[5]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4166_p3[6]),
        .Q(over_thresh_153_reg_7176[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_156_reg_7197[0]_i_1 
       (.I0(icmp_ln49_102_reg_7182),
        .I1(over_thresh_153_reg_7176[0]),
        .I2(CO),
        .O(over_thresh_156_fu_4191_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_156_reg_7197[1]_i_1 
       (.I0(over_thresh_153_reg_7176[1]),
        .I1(CO),
        .I2(over_thresh_153_reg_7176[0]),
        .I3(icmp_ln49_102_reg_7182),
        .O(over_thresh_156_fu_4191_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_156_reg_7197[2]_i_1 
       (.I0(over_thresh_153_reg_7176[2]),
        .I1(icmp_ln49_102_reg_7182),
        .I2(over_thresh_153_reg_7176[0]),
        .I3(CO),
        .I4(over_thresh_153_reg_7176[1]),
        .O(over_thresh_156_fu_4191_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_156_reg_7197[3]_i_1 
       (.I0(over_thresh_153_reg_7176[3]),
        .I1(over_thresh_153_reg_7176[1]),
        .I2(CO),
        .I3(over_thresh_153_reg_7176[0]),
        .I4(icmp_ln49_102_reg_7182),
        .I5(over_thresh_153_reg_7176[2]),
        .O(over_thresh_156_fu_4191_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_156_reg_7197[4]_i_1 
       (.I0(over_thresh_153_reg_7176[4]),
        .I1(\over_thresh_156_reg_7197[6]_i_2_n_0 ),
        .O(over_thresh_156_fu_4191_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_156_reg_7197[5]_i_1 
       (.I0(over_thresh_153_reg_7176[5]),
        .I1(\over_thresh_156_reg_7197[6]_i_2_n_0 ),
        .I2(over_thresh_153_reg_7176[4]),
        .O(over_thresh_156_fu_4191_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_156_reg_7197[6]_i_1 
       (.I0(over_thresh_153_reg_7176[6]),
        .I1(over_thresh_153_reg_7176[4]),
        .I2(\over_thresh_156_reg_7197[6]_i_2_n_0 ),
        .I3(over_thresh_153_reg_7176[5]),
        .O(over_thresh_156_fu_4191_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_156_reg_7197[6]_i_2 
       (.I0(over_thresh_153_reg_7176[3]),
        .I1(over_thresh_153_reg_7176[1]),
        .I2(CO),
        .I3(over_thresh_153_reg_7176[0]),
        .I4(icmp_ln49_102_reg_7182),
        .I5(over_thresh_153_reg_7176[2]),
        .O(\over_thresh_156_reg_7197[6]_i_2_n_0 ));
  FDRE \over_thresh_156_reg_7197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[0]),
        .Q(over_thresh_156_reg_7197[0]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[1]),
        .Q(over_thresh_156_reg_7197[1]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[2]),
        .Q(over_thresh_156_reg_7197[2]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[3]),
        .Q(over_thresh_156_reg_7197[3]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[4]),
        .Q(over_thresh_156_reg_7197[4]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[5]),
        .Q(over_thresh_156_reg_7197[5]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4191_p3[6]),
        .Q(over_thresh_156_reg_7197[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_159_reg_7218[0]_i_1 
       (.I0(icmp_ln49_104_reg_7203),
        .I1(over_thresh_156_reg_7197[0]),
        .I2(CO),
        .O(over_thresh_159_fu_4216_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_159_reg_7218[1]_i_1 
       (.I0(over_thresh_156_reg_7197[1]),
        .I1(CO),
        .I2(over_thresh_156_reg_7197[0]),
        .I3(icmp_ln49_104_reg_7203),
        .O(over_thresh_159_fu_4216_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_159_reg_7218[2]_i_1 
       (.I0(over_thresh_156_reg_7197[2]),
        .I1(icmp_ln49_104_reg_7203),
        .I2(over_thresh_156_reg_7197[0]),
        .I3(CO),
        .I4(over_thresh_156_reg_7197[1]),
        .O(over_thresh_159_fu_4216_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_159_reg_7218[3]_i_1 
       (.I0(over_thresh_156_reg_7197[3]),
        .I1(over_thresh_156_reg_7197[1]),
        .I2(CO),
        .I3(over_thresh_156_reg_7197[0]),
        .I4(icmp_ln49_104_reg_7203),
        .I5(over_thresh_156_reg_7197[2]),
        .O(over_thresh_159_fu_4216_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_159_reg_7218[4]_i_1 
       (.I0(over_thresh_156_reg_7197[4]),
        .I1(\over_thresh_159_reg_7218[6]_i_2_n_0 ),
        .O(over_thresh_159_fu_4216_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_159_reg_7218[5]_i_1 
       (.I0(over_thresh_156_reg_7197[5]),
        .I1(\over_thresh_159_reg_7218[6]_i_2_n_0 ),
        .I2(over_thresh_156_reg_7197[4]),
        .O(over_thresh_159_fu_4216_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_159_reg_7218[6]_i_1 
       (.I0(over_thresh_156_reg_7197[6]),
        .I1(over_thresh_156_reg_7197[4]),
        .I2(\over_thresh_159_reg_7218[6]_i_2_n_0 ),
        .I3(over_thresh_156_reg_7197[5]),
        .O(over_thresh_159_fu_4216_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_159_reg_7218[6]_i_2 
       (.I0(over_thresh_156_reg_7197[3]),
        .I1(over_thresh_156_reg_7197[1]),
        .I2(CO),
        .I3(over_thresh_156_reg_7197[0]),
        .I4(icmp_ln49_104_reg_7203),
        .I5(over_thresh_156_reg_7197[2]),
        .O(\over_thresh_159_reg_7218[6]_i_2_n_0 ));
  FDRE \over_thresh_159_reg_7218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[0]),
        .Q(over_thresh_159_reg_7218[0]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[1]),
        .Q(over_thresh_159_reg_7218[1]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[2]),
        .Q(over_thresh_159_reg_7218[2]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[3]),
        .Q(over_thresh_159_reg_7218[3]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[4]),
        .Q(over_thresh_159_reg_7218[4]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[5]),
        .Q(over_thresh_159_reg_7218[5]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4216_p3[6]),
        .Q(over_thresh_159_reg_7218[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_15_reg_6213[0]_i_1 
       (.I0(icmp_ln49_8_reg_6198),
        .I1(over_thresh_12_reg_6192[0]),
        .I2(CO),
        .O(over_thresh_15_fu_3001_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_15_reg_6213[1]_i_1 
       (.I0(over_thresh_12_reg_6192[1]),
        .I1(CO),
        .I2(over_thresh_12_reg_6192[0]),
        .I3(icmp_ln49_8_reg_6198),
        .O(over_thresh_15_fu_3001_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_15_reg_6213[2]_i_1 
       (.I0(over_thresh_12_reg_6192[2]),
        .I1(icmp_ln49_8_reg_6198),
        .I2(over_thresh_12_reg_6192[0]),
        .I3(CO),
        .I4(over_thresh_12_reg_6192[1]),
        .O(over_thresh_15_fu_3001_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_15_reg_6213[3]_i_1 
       (.I0(over_thresh_12_reg_6192[3]),
        .I1(over_thresh_12_reg_6192[1]),
        .I2(CO),
        .I3(over_thresh_12_reg_6192[0]),
        .I4(icmp_ln49_8_reg_6198),
        .I5(over_thresh_12_reg_6192[2]),
        .O(over_thresh_15_fu_3001_p3[3]));
  FDRE \over_thresh_15_reg_6213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3001_p3[0]),
        .Q(over_thresh_15_reg_6213[0]),
        .R(1'b0));
  FDRE \over_thresh_15_reg_6213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3001_p3[1]),
        .Q(over_thresh_15_reg_6213[1]),
        .R(1'b0));
  FDRE \over_thresh_15_reg_6213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3001_p3[2]),
        .Q(over_thresh_15_reg_6213[2]),
        .R(1'b0));
  FDRE \over_thresh_15_reg_6213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3001_p3[3]),
        .Q(over_thresh_15_reg_6213[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_162_reg_7239[0]_i_1 
       (.I0(icmp_ln49_106_reg_7224),
        .I1(over_thresh_159_reg_7218[0]),
        .I2(CO),
        .O(over_thresh_162_fu_4241_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_162_reg_7239[1]_i_1 
       (.I0(over_thresh_159_reg_7218[1]),
        .I1(CO),
        .I2(over_thresh_159_reg_7218[0]),
        .I3(icmp_ln49_106_reg_7224),
        .O(over_thresh_162_fu_4241_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_162_reg_7239[2]_i_1 
       (.I0(over_thresh_159_reg_7218[2]),
        .I1(icmp_ln49_106_reg_7224),
        .I2(over_thresh_159_reg_7218[0]),
        .I3(CO),
        .I4(over_thresh_159_reg_7218[1]),
        .O(over_thresh_162_fu_4241_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_162_reg_7239[3]_i_1 
       (.I0(over_thresh_159_reg_7218[3]),
        .I1(over_thresh_159_reg_7218[1]),
        .I2(CO),
        .I3(over_thresh_159_reg_7218[0]),
        .I4(icmp_ln49_106_reg_7224),
        .I5(over_thresh_159_reg_7218[2]),
        .O(over_thresh_162_fu_4241_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_162_reg_7239[4]_i_1 
       (.I0(over_thresh_159_reg_7218[4]),
        .I1(\over_thresh_162_reg_7239[6]_i_2_n_0 ),
        .O(over_thresh_162_fu_4241_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_162_reg_7239[5]_i_1 
       (.I0(over_thresh_159_reg_7218[5]),
        .I1(\over_thresh_162_reg_7239[6]_i_2_n_0 ),
        .I2(over_thresh_159_reg_7218[4]),
        .O(over_thresh_162_fu_4241_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_162_reg_7239[6]_i_1 
       (.I0(over_thresh_159_reg_7218[6]),
        .I1(over_thresh_159_reg_7218[4]),
        .I2(\over_thresh_162_reg_7239[6]_i_2_n_0 ),
        .I3(over_thresh_159_reg_7218[5]),
        .O(over_thresh_162_fu_4241_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_162_reg_7239[6]_i_2 
       (.I0(over_thresh_159_reg_7218[3]),
        .I1(over_thresh_159_reg_7218[1]),
        .I2(CO),
        .I3(over_thresh_159_reg_7218[0]),
        .I4(icmp_ln49_106_reg_7224),
        .I5(over_thresh_159_reg_7218[2]),
        .O(\over_thresh_162_reg_7239[6]_i_2_n_0 ));
  FDRE \over_thresh_162_reg_7239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[0]),
        .Q(over_thresh_162_reg_7239[0]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[1]),
        .Q(over_thresh_162_reg_7239[1]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[2]),
        .Q(over_thresh_162_reg_7239[2]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[3]),
        .Q(over_thresh_162_reg_7239[3]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[4]),
        .Q(over_thresh_162_reg_7239[4]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7239_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[5]),
        .Q(over_thresh_162_reg_7239[5]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7239_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4241_p3[6]),
        .Q(over_thresh_162_reg_7239[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_165_reg_7260[0]_i_1 
       (.I0(icmp_ln49_108_reg_7245),
        .I1(over_thresh_162_reg_7239[0]),
        .I2(CO),
        .O(over_thresh_165_fu_4266_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_165_reg_7260[1]_i_1 
       (.I0(over_thresh_162_reg_7239[1]),
        .I1(CO),
        .I2(over_thresh_162_reg_7239[0]),
        .I3(icmp_ln49_108_reg_7245),
        .O(over_thresh_165_fu_4266_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_165_reg_7260[2]_i_1 
       (.I0(over_thresh_162_reg_7239[2]),
        .I1(icmp_ln49_108_reg_7245),
        .I2(over_thresh_162_reg_7239[0]),
        .I3(CO),
        .I4(over_thresh_162_reg_7239[1]),
        .O(over_thresh_165_fu_4266_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_165_reg_7260[3]_i_1 
       (.I0(over_thresh_162_reg_7239[3]),
        .I1(over_thresh_162_reg_7239[1]),
        .I2(CO),
        .I3(over_thresh_162_reg_7239[0]),
        .I4(icmp_ln49_108_reg_7245),
        .I5(over_thresh_162_reg_7239[2]),
        .O(over_thresh_165_fu_4266_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_165_reg_7260[4]_i_1 
       (.I0(over_thresh_162_reg_7239[4]),
        .I1(\over_thresh_165_reg_7260[6]_i_2_n_0 ),
        .O(over_thresh_165_fu_4266_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_165_reg_7260[5]_i_1 
       (.I0(over_thresh_162_reg_7239[5]),
        .I1(\over_thresh_165_reg_7260[6]_i_2_n_0 ),
        .I2(over_thresh_162_reg_7239[4]),
        .O(over_thresh_165_fu_4266_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_165_reg_7260[6]_i_1 
       (.I0(over_thresh_162_reg_7239[6]),
        .I1(over_thresh_162_reg_7239[4]),
        .I2(\over_thresh_165_reg_7260[6]_i_2_n_0 ),
        .I3(over_thresh_162_reg_7239[5]),
        .O(over_thresh_165_fu_4266_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_165_reg_7260[6]_i_2 
       (.I0(over_thresh_162_reg_7239[3]),
        .I1(over_thresh_162_reg_7239[1]),
        .I2(CO),
        .I3(over_thresh_162_reg_7239[0]),
        .I4(icmp_ln49_108_reg_7245),
        .I5(over_thresh_162_reg_7239[2]),
        .O(\over_thresh_165_reg_7260[6]_i_2_n_0 ));
  FDRE \over_thresh_165_reg_7260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[0]),
        .Q(over_thresh_165_reg_7260[0]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[1]),
        .Q(over_thresh_165_reg_7260[1]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[2]),
        .Q(over_thresh_165_reg_7260[2]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[3]),
        .Q(over_thresh_165_reg_7260[3]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[4]),
        .Q(over_thresh_165_reg_7260[4]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[5]),
        .Q(over_thresh_165_reg_7260[5]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4266_p3[6]),
        .Q(over_thresh_165_reg_7260[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_168_reg_7281[0]_i_1 
       (.I0(icmp_ln49_110_reg_7266),
        .I1(over_thresh_165_reg_7260[0]),
        .I2(CO),
        .O(over_thresh_168_fu_4291_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_168_reg_7281[1]_i_1 
       (.I0(over_thresh_165_reg_7260[1]),
        .I1(CO),
        .I2(over_thresh_165_reg_7260[0]),
        .I3(icmp_ln49_110_reg_7266),
        .O(over_thresh_168_fu_4291_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_168_reg_7281[2]_i_1 
       (.I0(over_thresh_165_reg_7260[2]),
        .I1(icmp_ln49_110_reg_7266),
        .I2(over_thresh_165_reg_7260[0]),
        .I3(CO),
        .I4(over_thresh_165_reg_7260[1]),
        .O(over_thresh_168_fu_4291_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_168_reg_7281[3]_i_1 
       (.I0(over_thresh_165_reg_7260[3]),
        .I1(over_thresh_165_reg_7260[1]),
        .I2(CO),
        .I3(over_thresh_165_reg_7260[0]),
        .I4(icmp_ln49_110_reg_7266),
        .I5(over_thresh_165_reg_7260[2]),
        .O(over_thresh_168_fu_4291_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_168_reg_7281[4]_i_1 
       (.I0(over_thresh_165_reg_7260[4]),
        .I1(\over_thresh_168_reg_7281[6]_i_2_n_0 ),
        .O(over_thresh_168_fu_4291_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_168_reg_7281[5]_i_1 
       (.I0(over_thresh_165_reg_7260[5]),
        .I1(\over_thresh_168_reg_7281[6]_i_2_n_0 ),
        .I2(over_thresh_165_reg_7260[4]),
        .O(over_thresh_168_fu_4291_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_168_reg_7281[6]_i_1 
       (.I0(over_thresh_165_reg_7260[6]),
        .I1(over_thresh_165_reg_7260[4]),
        .I2(\over_thresh_168_reg_7281[6]_i_2_n_0 ),
        .I3(over_thresh_165_reg_7260[5]),
        .O(over_thresh_168_fu_4291_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_168_reg_7281[6]_i_2 
       (.I0(over_thresh_165_reg_7260[3]),
        .I1(over_thresh_165_reg_7260[1]),
        .I2(CO),
        .I3(over_thresh_165_reg_7260[0]),
        .I4(icmp_ln49_110_reg_7266),
        .I5(over_thresh_165_reg_7260[2]),
        .O(\over_thresh_168_reg_7281[6]_i_2_n_0 ));
  FDRE \over_thresh_168_reg_7281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[0]),
        .Q(over_thresh_168_reg_7281[0]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[1]),
        .Q(over_thresh_168_reg_7281[1]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[2]),
        .Q(over_thresh_168_reg_7281[2]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[3]),
        .Q(over_thresh_168_reg_7281[3]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[4]),
        .Q(over_thresh_168_reg_7281[4]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[5]),
        .Q(over_thresh_168_reg_7281[5]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4291_p3[6]),
        .Q(over_thresh_168_reg_7281[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_171_reg_7302[0]_i_1 
       (.I0(icmp_ln49_112_reg_7287),
        .I1(over_thresh_168_reg_7281[0]),
        .I2(CO),
        .O(over_thresh_171_fu_4316_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_171_reg_7302[1]_i_1 
       (.I0(over_thresh_168_reg_7281[1]),
        .I1(CO),
        .I2(over_thresh_168_reg_7281[0]),
        .I3(icmp_ln49_112_reg_7287),
        .O(over_thresh_171_fu_4316_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_171_reg_7302[2]_i_1 
       (.I0(over_thresh_168_reg_7281[2]),
        .I1(icmp_ln49_112_reg_7287),
        .I2(over_thresh_168_reg_7281[0]),
        .I3(CO),
        .I4(over_thresh_168_reg_7281[1]),
        .O(over_thresh_171_fu_4316_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_171_reg_7302[3]_i_1 
       (.I0(over_thresh_168_reg_7281[3]),
        .I1(over_thresh_168_reg_7281[1]),
        .I2(CO),
        .I3(over_thresh_168_reg_7281[0]),
        .I4(icmp_ln49_112_reg_7287),
        .I5(over_thresh_168_reg_7281[2]),
        .O(over_thresh_171_fu_4316_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_171_reg_7302[4]_i_1 
       (.I0(over_thresh_168_reg_7281[4]),
        .I1(\over_thresh_171_reg_7302[6]_i_2_n_0 ),
        .O(over_thresh_171_fu_4316_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_171_reg_7302[5]_i_1 
       (.I0(over_thresh_168_reg_7281[5]),
        .I1(\over_thresh_171_reg_7302[6]_i_2_n_0 ),
        .I2(over_thresh_168_reg_7281[4]),
        .O(over_thresh_171_fu_4316_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_171_reg_7302[6]_i_1 
       (.I0(over_thresh_168_reg_7281[6]),
        .I1(over_thresh_168_reg_7281[4]),
        .I2(\over_thresh_171_reg_7302[6]_i_2_n_0 ),
        .I3(over_thresh_168_reg_7281[5]),
        .O(over_thresh_171_fu_4316_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_171_reg_7302[6]_i_2 
       (.I0(over_thresh_168_reg_7281[3]),
        .I1(over_thresh_168_reg_7281[1]),
        .I2(CO),
        .I3(over_thresh_168_reg_7281[0]),
        .I4(icmp_ln49_112_reg_7287),
        .I5(over_thresh_168_reg_7281[2]),
        .O(\over_thresh_171_reg_7302[6]_i_2_n_0 ));
  FDRE \over_thresh_171_reg_7302_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[0]),
        .Q(over_thresh_171_reg_7302[0]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7302_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[1]),
        .Q(over_thresh_171_reg_7302[1]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7302_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[2]),
        .Q(over_thresh_171_reg_7302[2]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7302_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[3]),
        .Q(over_thresh_171_reg_7302[3]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7302_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[4]),
        .Q(over_thresh_171_reg_7302[4]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7302_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[5]),
        .Q(over_thresh_171_reg_7302[5]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7302_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4316_p3[6]),
        .Q(over_thresh_171_reg_7302[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_174_reg_7323[0]_i_1 
       (.I0(icmp_ln49_114_reg_7308),
        .I1(over_thresh_171_reg_7302[0]),
        .I2(CO),
        .O(over_thresh_174_fu_4341_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_174_reg_7323[1]_i_1 
       (.I0(over_thresh_171_reg_7302[1]),
        .I1(CO),
        .I2(over_thresh_171_reg_7302[0]),
        .I3(icmp_ln49_114_reg_7308),
        .O(over_thresh_174_fu_4341_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_174_reg_7323[2]_i_1 
       (.I0(over_thresh_171_reg_7302[2]),
        .I1(icmp_ln49_114_reg_7308),
        .I2(over_thresh_171_reg_7302[0]),
        .I3(CO),
        .I4(over_thresh_171_reg_7302[1]),
        .O(over_thresh_174_fu_4341_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_174_reg_7323[3]_i_1 
       (.I0(over_thresh_171_reg_7302[3]),
        .I1(over_thresh_171_reg_7302[1]),
        .I2(CO),
        .I3(over_thresh_171_reg_7302[0]),
        .I4(icmp_ln49_114_reg_7308),
        .I5(over_thresh_171_reg_7302[2]),
        .O(over_thresh_174_fu_4341_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_174_reg_7323[4]_i_1 
       (.I0(over_thresh_171_reg_7302[4]),
        .I1(\over_thresh_174_reg_7323[6]_i_2_n_0 ),
        .O(over_thresh_174_fu_4341_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_174_reg_7323[5]_i_1 
       (.I0(over_thresh_171_reg_7302[5]),
        .I1(\over_thresh_174_reg_7323[6]_i_2_n_0 ),
        .I2(over_thresh_171_reg_7302[4]),
        .O(over_thresh_174_fu_4341_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_174_reg_7323[6]_i_1 
       (.I0(over_thresh_171_reg_7302[6]),
        .I1(over_thresh_171_reg_7302[4]),
        .I2(\over_thresh_174_reg_7323[6]_i_2_n_0 ),
        .I3(over_thresh_171_reg_7302[5]),
        .O(over_thresh_174_fu_4341_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_174_reg_7323[6]_i_2 
       (.I0(over_thresh_171_reg_7302[3]),
        .I1(over_thresh_171_reg_7302[1]),
        .I2(CO),
        .I3(over_thresh_171_reg_7302[0]),
        .I4(icmp_ln49_114_reg_7308),
        .I5(over_thresh_171_reg_7302[2]),
        .O(\over_thresh_174_reg_7323[6]_i_2_n_0 ));
  FDRE \over_thresh_174_reg_7323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[0]),
        .Q(over_thresh_174_reg_7323[0]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7323_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[1]),
        .Q(over_thresh_174_reg_7323[1]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7323_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[2]),
        .Q(over_thresh_174_reg_7323[2]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7323_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[3]),
        .Q(over_thresh_174_reg_7323[3]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7323_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[4]),
        .Q(over_thresh_174_reg_7323[4]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7323_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[5]),
        .Q(over_thresh_174_reg_7323[5]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7323_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4341_p3[6]),
        .Q(over_thresh_174_reg_7323[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_177_reg_7344[0]_i_1 
       (.I0(icmp_ln49_116_reg_7329),
        .I1(over_thresh_174_reg_7323[0]),
        .I2(CO),
        .O(over_thresh_177_fu_4366_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_177_reg_7344[1]_i_1 
       (.I0(over_thresh_174_reg_7323[1]),
        .I1(CO),
        .I2(over_thresh_174_reg_7323[0]),
        .I3(icmp_ln49_116_reg_7329),
        .O(over_thresh_177_fu_4366_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_177_reg_7344[2]_i_1 
       (.I0(over_thresh_174_reg_7323[2]),
        .I1(icmp_ln49_116_reg_7329),
        .I2(over_thresh_174_reg_7323[0]),
        .I3(CO),
        .I4(over_thresh_174_reg_7323[1]),
        .O(over_thresh_177_fu_4366_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_177_reg_7344[3]_i_1 
       (.I0(over_thresh_174_reg_7323[3]),
        .I1(over_thresh_174_reg_7323[1]),
        .I2(CO),
        .I3(over_thresh_174_reg_7323[0]),
        .I4(icmp_ln49_116_reg_7329),
        .I5(over_thresh_174_reg_7323[2]),
        .O(over_thresh_177_fu_4366_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_177_reg_7344[4]_i_1 
       (.I0(over_thresh_174_reg_7323[4]),
        .I1(\over_thresh_177_reg_7344[6]_i_2_n_0 ),
        .O(over_thresh_177_fu_4366_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_177_reg_7344[5]_i_1 
       (.I0(over_thresh_174_reg_7323[5]),
        .I1(\over_thresh_177_reg_7344[6]_i_2_n_0 ),
        .I2(over_thresh_174_reg_7323[4]),
        .O(over_thresh_177_fu_4366_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_177_reg_7344[6]_i_1 
       (.I0(over_thresh_174_reg_7323[6]),
        .I1(over_thresh_174_reg_7323[4]),
        .I2(\over_thresh_177_reg_7344[6]_i_2_n_0 ),
        .I3(over_thresh_174_reg_7323[5]),
        .O(over_thresh_177_fu_4366_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_177_reg_7344[6]_i_2 
       (.I0(over_thresh_174_reg_7323[3]),
        .I1(over_thresh_174_reg_7323[1]),
        .I2(CO),
        .I3(over_thresh_174_reg_7323[0]),
        .I4(icmp_ln49_116_reg_7329),
        .I5(over_thresh_174_reg_7323[2]),
        .O(\over_thresh_177_reg_7344[6]_i_2_n_0 ));
  FDRE \over_thresh_177_reg_7344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[0]),
        .Q(over_thresh_177_reg_7344[0]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[1]),
        .Q(over_thresh_177_reg_7344[1]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[2]),
        .Q(over_thresh_177_reg_7344[2]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[3]),
        .Q(over_thresh_177_reg_7344[3]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[4]),
        .Q(over_thresh_177_reg_7344[4]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[5]),
        .Q(over_thresh_177_reg_7344[5]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4366_p3[6]),
        .Q(over_thresh_177_reg_7344[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_180_reg_7365[0]_i_1 
       (.I0(icmp_ln49_118_reg_7350),
        .I1(over_thresh_177_reg_7344[0]),
        .I2(CO),
        .O(over_thresh_180_fu_4391_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_180_reg_7365[1]_i_1 
       (.I0(over_thresh_177_reg_7344[1]),
        .I1(CO),
        .I2(over_thresh_177_reg_7344[0]),
        .I3(icmp_ln49_118_reg_7350),
        .O(over_thresh_180_fu_4391_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_180_reg_7365[2]_i_1 
       (.I0(over_thresh_177_reg_7344[2]),
        .I1(icmp_ln49_118_reg_7350),
        .I2(over_thresh_177_reg_7344[0]),
        .I3(CO),
        .I4(over_thresh_177_reg_7344[1]),
        .O(over_thresh_180_fu_4391_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_180_reg_7365[3]_i_1 
       (.I0(over_thresh_177_reg_7344[3]),
        .I1(over_thresh_177_reg_7344[1]),
        .I2(CO),
        .I3(over_thresh_177_reg_7344[0]),
        .I4(icmp_ln49_118_reg_7350),
        .I5(over_thresh_177_reg_7344[2]),
        .O(over_thresh_180_fu_4391_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_180_reg_7365[4]_i_1 
       (.I0(over_thresh_177_reg_7344[4]),
        .I1(\over_thresh_180_reg_7365[6]_i_2_n_0 ),
        .O(over_thresh_180_fu_4391_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_180_reg_7365[5]_i_1 
       (.I0(over_thresh_177_reg_7344[5]),
        .I1(\over_thresh_180_reg_7365[6]_i_2_n_0 ),
        .I2(over_thresh_177_reg_7344[4]),
        .O(over_thresh_180_fu_4391_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_180_reg_7365[6]_i_1 
       (.I0(over_thresh_177_reg_7344[6]),
        .I1(over_thresh_177_reg_7344[4]),
        .I2(\over_thresh_180_reg_7365[6]_i_2_n_0 ),
        .I3(over_thresh_177_reg_7344[5]),
        .O(over_thresh_180_fu_4391_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_180_reg_7365[6]_i_2 
       (.I0(over_thresh_177_reg_7344[3]),
        .I1(over_thresh_177_reg_7344[1]),
        .I2(CO),
        .I3(over_thresh_177_reg_7344[0]),
        .I4(icmp_ln49_118_reg_7350),
        .I5(over_thresh_177_reg_7344[2]),
        .O(\over_thresh_180_reg_7365[6]_i_2_n_0 ));
  FDRE \over_thresh_180_reg_7365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[0]),
        .Q(over_thresh_180_reg_7365[0]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[1]),
        .Q(over_thresh_180_reg_7365[1]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[2]),
        .Q(over_thresh_180_reg_7365[2]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[3]),
        .Q(over_thresh_180_reg_7365[3]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[4]),
        .Q(over_thresh_180_reg_7365[4]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[5]),
        .Q(over_thresh_180_reg_7365[5]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4391_p3[6]),
        .Q(over_thresh_180_reg_7365[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_183_reg_7386[0]_i_1 
       (.I0(icmp_ln49_120_reg_7371),
        .I1(over_thresh_180_reg_7365[0]),
        .I2(CO),
        .O(over_thresh_183_fu_4416_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_183_reg_7386[1]_i_1 
       (.I0(over_thresh_180_reg_7365[1]),
        .I1(CO),
        .I2(over_thresh_180_reg_7365[0]),
        .I3(icmp_ln49_120_reg_7371),
        .O(over_thresh_183_fu_4416_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_183_reg_7386[2]_i_1 
       (.I0(over_thresh_180_reg_7365[2]),
        .I1(icmp_ln49_120_reg_7371),
        .I2(over_thresh_180_reg_7365[0]),
        .I3(CO),
        .I4(over_thresh_180_reg_7365[1]),
        .O(over_thresh_183_fu_4416_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_183_reg_7386[3]_i_1 
       (.I0(over_thresh_180_reg_7365[3]),
        .I1(over_thresh_180_reg_7365[1]),
        .I2(CO),
        .I3(over_thresh_180_reg_7365[0]),
        .I4(icmp_ln49_120_reg_7371),
        .I5(over_thresh_180_reg_7365[2]),
        .O(over_thresh_183_fu_4416_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_183_reg_7386[4]_i_1 
       (.I0(over_thresh_180_reg_7365[4]),
        .I1(\over_thresh_183_reg_7386[6]_i_2_n_0 ),
        .O(over_thresh_183_fu_4416_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_183_reg_7386[5]_i_1 
       (.I0(over_thresh_180_reg_7365[5]),
        .I1(\over_thresh_183_reg_7386[6]_i_2_n_0 ),
        .I2(over_thresh_180_reg_7365[4]),
        .O(over_thresh_183_fu_4416_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_183_reg_7386[6]_i_1 
       (.I0(over_thresh_180_reg_7365[6]),
        .I1(over_thresh_180_reg_7365[4]),
        .I2(\over_thresh_183_reg_7386[6]_i_2_n_0 ),
        .I3(over_thresh_180_reg_7365[5]),
        .O(over_thresh_183_fu_4416_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_183_reg_7386[6]_i_2 
       (.I0(over_thresh_180_reg_7365[3]),
        .I1(over_thresh_180_reg_7365[1]),
        .I2(CO),
        .I3(over_thresh_180_reg_7365[0]),
        .I4(icmp_ln49_120_reg_7371),
        .I5(over_thresh_180_reg_7365[2]),
        .O(\over_thresh_183_reg_7386[6]_i_2_n_0 ));
  FDRE \over_thresh_183_reg_7386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[0]),
        .Q(over_thresh_183_reg_7386[0]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[1]),
        .Q(over_thresh_183_reg_7386[1]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[2]),
        .Q(over_thresh_183_reg_7386[2]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[3]),
        .Q(over_thresh_183_reg_7386[3]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[4]),
        .Q(over_thresh_183_reg_7386[4]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[5]),
        .Q(over_thresh_183_reg_7386[5]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4416_p3[6]),
        .Q(over_thresh_183_reg_7386[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_186_reg_7407[0]_i_1 
       (.I0(icmp_ln49_122_reg_7392),
        .I1(over_thresh_183_reg_7386[0]),
        .I2(CO),
        .O(over_thresh_186_fu_4441_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_186_reg_7407[1]_i_1 
       (.I0(over_thresh_183_reg_7386[1]),
        .I1(CO),
        .I2(over_thresh_183_reg_7386[0]),
        .I3(icmp_ln49_122_reg_7392),
        .O(over_thresh_186_fu_4441_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_186_reg_7407[2]_i_1 
       (.I0(over_thresh_183_reg_7386[2]),
        .I1(icmp_ln49_122_reg_7392),
        .I2(over_thresh_183_reg_7386[0]),
        .I3(CO),
        .I4(over_thresh_183_reg_7386[1]),
        .O(over_thresh_186_fu_4441_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_186_reg_7407[3]_i_1 
       (.I0(over_thresh_183_reg_7386[3]),
        .I1(over_thresh_183_reg_7386[1]),
        .I2(CO),
        .I3(over_thresh_183_reg_7386[0]),
        .I4(icmp_ln49_122_reg_7392),
        .I5(over_thresh_183_reg_7386[2]),
        .O(over_thresh_186_fu_4441_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_186_reg_7407[4]_i_1 
       (.I0(over_thresh_183_reg_7386[4]),
        .I1(\over_thresh_186_reg_7407[6]_i_2_n_0 ),
        .O(over_thresh_186_fu_4441_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_186_reg_7407[5]_i_1 
       (.I0(over_thresh_183_reg_7386[5]),
        .I1(\over_thresh_186_reg_7407[6]_i_2_n_0 ),
        .I2(over_thresh_183_reg_7386[4]),
        .O(over_thresh_186_fu_4441_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_186_reg_7407[6]_i_1 
       (.I0(over_thresh_183_reg_7386[6]),
        .I1(over_thresh_183_reg_7386[4]),
        .I2(\over_thresh_186_reg_7407[6]_i_2_n_0 ),
        .I3(over_thresh_183_reg_7386[5]),
        .O(over_thresh_186_fu_4441_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_186_reg_7407[6]_i_2 
       (.I0(over_thresh_183_reg_7386[3]),
        .I1(over_thresh_183_reg_7386[1]),
        .I2(CO),
        .I3(over_thresh_183_reg_7386[0]),
        .I4(icmp_ln49_122_reg_7392),
        .I5(over_thresh_183_reg_7386[2]),
        .O(\over_thresh_186_reg_7407[6]_i_2_n_0 ));
  FDRE \over_thresh_186_reg_7407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[0]),
        .Q(over_thresh_186_reg_7407[0]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7407_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[1]),
        .Q(over_thresh_186_reg_7407[1]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7407_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[2]),
        .Q(over_thresh_186_reg_7407[2]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7407_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[3]),
        .Q(over_thresh_186_reg_7407[3]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7407_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[4]),
        .Q(over_thresh_186_reg_7407[4]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7407_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[5]),
        .Q(over_thresh_186_reg_7407[5]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7407_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4441_p3[6]),
        .Q(over_thresh_186_reg_7407[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_189_reg_7428[0]_i_1 
       (.I0(icmp_ln49_124_reg_7413),
        .I1(over_thresh_186_reg_7407[0]),
        .I2(CO),
        .O(over_thresh_189_fu_4466_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_189_reg_7428[1]_i_1 
       (.I0(over_thresh_186_reg_7407[1]),
        .I1(CO),
        .I2(over_thresh_186_reg_7407[0]),
        .I3(icmp_ln49_124_reg_7413),
        .O(over_thresh_189_fu_4466_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_189_reg_7428[2]_i_1 
       (.I0(over_thresh_186_reg_7407[2]),
        .I1(icmp_ln49_124_reg_7413),
        .I2(over_thresh_186_reg_7407[0]),
        .I3(CO),
        .I4(over_thresh_186_reg_7407[1]),
        .O(over_thresh_189_fu_4466_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_189_reg_7428[3]_i_1 
       (.I0(over_thresh_186_reg_7407[3]),
        .I1(over_thresh_186_reg_7407[1]),
        .I2(CO),
        .I3(over_thresh_186_reg_7407[0]),
        .I4(icmp_ln49_124_reg_7413),
        .I5(over_thresh_186_reg_7407[2]),
        .O(over_thresh_189_fu_4466_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_189_reg_7428[4]_i_1 
       (.I0(over_thresh_186_reg_7407[4]),
        .I1(\over_thresh_189_reg_7428[6]_i_2_n_0 ),
        .O(over_thresh_189_fu_4466_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_189_reg_7428[5]_i_1 
       (.I0(over_thresh_186_reg_7407[5]),
        .I1(\over_thresh_189_reg_7428[6]_i_2_n_0 ),
        .I2(over_thresh_186_reg_7407[4]),
        .O(over_thresh_189_fu_4466_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_189_reg_7428[6]_i_1 
       (.I0(over_thresh_186_reg_7407[6]),
        .I1(over_thresh_186_reg_7407[4]),
        .I2(\over_thresh_189_reg_7428[6]_i_2_n_0 ),
        .I3(over_thresh_186_reg_7407[5]),
        .O(over_thresh_189_fu_4466_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_189_reg_7428[6]_i_2 
       (.I0(over_thresh_186_reg_7407[3]),
        .I1(over_thresh_186_reg_7407[1]),
        .I2(CO),
        .I3(over_thresh_186_reg_7407[0]),
        .I4(icmp_ln49_124_reg_7413),
        .I5(over_thresh_186_reg_7407[2]),
        .O(\over_thresh_189_reg_7428[6]_i_2_n_0 ));
  FDRE \over_thresh_189_reg_7428_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[0]),
        .Q(over_thresh_189_reg_7428[0]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7428_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[1]),
        .Q(over_thresh_189_reg_7428[1]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7428_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[2]),
        .Q(over_thresh_189_reg_7428[2]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7428_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[3]),
        .Q(over_thresh_189_reg_7428[3]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7428_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[4]),
        .Q(over_thresh_189_reg_7428[4]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7428_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[5]),
        .Q(over_thresh_189_reg_7428[5]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7428_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4466_p3[6]),
        .Q(over_thresh_189_reg_7428[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_18_reg_6234[0]_i_1 
       (.I0(icmp_ln49_10_reg_6219),
        .I1(over_thresh_15_reg_6213[0]),
        .I2(CO),
        .O(over_thresh_18_fu_3026_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_18_reg_6234[1]_i_1 
       (.I0(over_thresh_15_reg_6213[1]),
        .I1(CO),
        .I2(over_thresh_15_reg_6213[0]),
        .I3(icmp_ln49_10_reg_6219),
        .O(over_thresh_18_fu_3026_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_18_reg_6234[2]_i_1 
       (.I0(over_thresh_15_reg_6213[2]),
        .I1(icmp_ln49_10_reg_6219),
        .I2(over_thresh_15_reg_6213[0]),
        .I3(CO),
        .I4(over_thresh_15_reg_6213[1]),
        .O(over_thresh_18_fu_3026_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_18_reg_6234[3]_i_1 
       (.I0(over_thresh_15_reg_6213[3]),
        .I1(over_thresh_15_reg_6213[1]),
        .I2(CO),
        .I3(over_thresh_15_reg_6213[0]),
        .I4(icmp_ln49_10_reg_6219),
        .I5(over_thresh_15_reg_6213[2]),
        .O(over_thresh_18_fu_3026_p3[3]));
  FDRE \over_thresh_18_reg_6234_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3026_p3[0]),
        .Q(over_thresh_18_reg_6234[0]),
        .R(1'b0));
  FDRE \over_thresh_18_reg_6234_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3026_p3[1]),
        .Q(over_thresh_18_reg_6234[1]),
        .R(1'b0));
  FDRE \over_thresh_18_reg_6234_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3026_p3[2]),
        .Q(over_thresh_18_reg_6234[2]),
        .R(1'b0));
  FDRE \over_thresh_18_reg_6234_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3026_p3[3]),
        .Q(over_thresh_18_reg_6234[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_192_reg_7448[0]_i_1 
       (.I0(icmp_ln49_126_reg_7433),
        .I1(over_thresh_189_reg_7428[0]),
        .I2(CO),
        .O(over_thresh_192_fu_4496_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_192_reg_7448[1]_i_1 
       (.I0(over_thresh_189_reg_7428[1]),
        .I1(CO),
        .I2(over_thresh_189_reg_7428[0]),
        .I3(icmp_ln49_126_reg_7433),
        .O(over_thresh_192_fu_4496_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_192_reg_7448[2]_i_1 
       (.I0(over_thresh_189_reg_7428[2]),
        .I1(icmp_ln49_126_reg_7433),
        .I2(over_thresh_189_reg_7428[0]),
        .I3(CO),
        .I4(over_thresh_189_reg_7428[1]),
        .O(over_thresh_192_fu_4496_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_192_reg_7448[3]_i_1 
       (.I0(over_thresh_189_reg_7428[3]),
        .I1(over_thresh_189_reg_7428[1]),
        .I2(CO),
        .I3(over_thresh_189_reg_7428[0]),
        .I4(icmp_ln49_126_reg_7433),
        .I5(over_thresh_189_reg_7428[2]),
        .O(over_thresh_192_fu_4496_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_192_reg_7448[4]_i_1 
       (.I0(over_thresh_189_reg_7428[4]),
        .I1(\over_thresh_192_reg_7448[7]_i_2_n_0 ),
        .O(over_thresh_192_fu_4496_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_192_reg_7448[5]_i_1 
       (.I0(over_thresh_189_reg_7428[5]),
        .I1(\over_thresh_192_reg_7448[7]_i_2_n_0 ),
        .I2(over_thresh_189_reg_7428[4]),
        .O(over_thresh_192_fu_4496_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_192_reg_7448[6]_i_1 
       (.I0(over_thresh_189_reg_7428[6]),
        .I1(over_thresh_189_reg_7428[4]),
        .I2(\over_thresh_192_reg_7448[7]_i_2_n_0 ),
        .I3(over_thresh_189_reg_7428[5]),
        .O(over_thresh_192_fu_4496_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \over_thresh_192_reg_7448[7]_i_1 
       (.I0(over_thresh_189_reg_7428[6]),
        .I1(over_thresh_189_reg_7428[4]),
        .I2(\over_thresh_192_reg_7448[7]_i_2_n_0 ),
        .I3(over_thresh_189_reg_7428[5]),
        .O(over_thresh_192_fu_4496_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_192_reg_7448[7]_i_2 
       (.I0(over_thresh_189_reg_7428[3]),
        .I1(over_thresh_189_reg_7428[1]),
        .I2(CO),
        .I3(over_thresh_189_reg_7428[0]),
        .I4(icmp_ln49_126_reg_7433),
        .I5(over_thresh_189_reg_7428[2]),
        .O(\over_thresh_192_reg_7448[7]_i_2_n_0 ));
  FDRE \over_thresh_192_reg_7448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[0]),
        .Q(over_thresh_192_reg_7448[0]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[1]),
        .Q(over_thresh_192_reg_7448[1]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[2]),
        .Q(over_thresh_192_reg_7448[2]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[3]),
        .Q(over_thresh_192_reg_7448[3]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[4]),
        .Q(over_thresh_192_reg_7448[4]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[5]),
        .Q(over_thresh_192_reg_7448[5]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[6]),
        .Q(over_thresh_192_reg_7448[6]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7448_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4496_p3[7]),
        .Q(over_thresh_192_reg_7448[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_195_reg_7469[0]_i_1 
       (.I0(icmp_ln49_128_reg_7454),
        .I1(over_thresh_192_reg_7448[0]),
        .I2(CO),
        .O(over_thresh_195_fu_4521_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_195_reg_7469[1]_i_1 
       (.I0(over_thresh_192_reg_7448[1]),
        .I1(CO),
        .I2(over_thresh_192_reg_7448[0]),
        .I3(icmp_ln49_128_reg_7454),
        .O(over_thresh_195_fu_4521_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_195_reg_7469[2]_i_1 
       (.I0(over_thresh_192_reg_7448[2]),
        .I1(icmp_ln49_128_reg_7454),
        .I2(over_thresh_192_reg_7448[0]),
        .I3(CO),
        .I4(over_thresh_192_reg_7448[1]),
        .O(over_thresh_195_fu_4521_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_195_reg_7469[3]_i_1 
       (.I0(over_thresh_192_reg_7448[3]),
        .I1(over_thresh_192_reg_7448[1]),
        .I2(CO),
        .I3(over_thresh_192_reg_7448[0]),
        .I4(icmp_ln49_128_reg_7454),
        .I5(over_thresh_192_reg_7448[2]),
        .O(over_thresh_195_fu_4521_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_195_reg_7469[4]_i_1 
       (.I0(over_thresh_192_reg_7448[4]),
        .I1(\over_thresh_195_reg_7469[7]_i_2_n_0 ),
        .O(over_thresh_195_fu_4521_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_195_reg_7469[5]_i_1 
       (.I0(over_thresh_192_reg_7448[5]),
        .I1(\over_thresh_195_reg_7469[7]_i_2_n_0 ),
        .I2(over_thresh_192_reg_7448[4]),
        .O(over_thresh_195_fu_4521_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_195_reg_7469[6]_i_1 
       (.I0(over_thresh_192_reg_7448[6]),
        .I1(over_thresh_192_reg_7448[4]),
        .I2(\over_thresh_195_reg_7469[7]_i_2_n_0 ),
        .I3(over_thresh_192_reg_7448[5]),
        .O(over_thresh_195_fu_4521_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_195_reg_7469[7]_i_1 
       (.I0(over_thresh_192_reg_7448[7]),
        .I1(over_thresh_192_reg_7448[5]),
        .I2(\over_thresh_195_reg_7469[7]_i_2_n_0 ),
        .I3(over_thresh_192_reg_7448[4]),
        .I4(over_thresh_192_reg_7448[6]),
        .O(over_thresh_195_fu_4521_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_195_reg_7469[7]_i_2 
       (.I0(over_thresh_192_reg_7448[3]),
        .I1(over_thresh_192_reg_7448[1]),
        .I2(CO),
        .I3(over_thresh_192_reg_7448[0]),
        .I4(icmp_ln49_128_reg_7454),
        .I5(over_thresh_192_reg_7448[2]),
        .O(\over_thresh_195_reg_7469[7]_i_2_n_0 ));
  FDRE \over_thresh_195_reg_7469_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[0]),
        .Q(over_thresh_195_reg_7469[0]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[1]),
        .Q(over_thresh_195_reg_7469[1]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[2]),
        .Q(over_thresh_195_reg_7469[2]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[3]),
        .Q(over_thresh_195_reg_7469[3]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[4]),
        .Q(over_thresh_195_reg_7469[4]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[5]),
        .Q(over_thresh_195_reg_7469[5]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[6]),
        .Q(over_thresh_195_reg_7469[6]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7469_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4521_p3[7]),
        .Q(over_thresh_195_reg_7469[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_198_reg_7490[0]_i_1 
       (.I0(icmp_ln49_130_reg_7475),
        .I1(over_thresh_195_reg_7469[0]),
        .I2(CO),
        .O(over_thresh_198_fu_4546_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_198_reg_7490[1]_i_1 
       (.I0(over_thresh_195_reg_7469[1]),
        .I1(CO),
        .I2(over_thresh_195_reg_7469[0]),
        .I3(icmp_ln49_130_reg_7475),
        .O(over_thresh_198_fu_4546_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_198_reg_7490[2]_i_1 
       (.I0(over_thresh_195_reg_7469[2]),
        .I1(icmp_ln49_130_reg_7475),
        .I2(over_thresh_195_reg_7469[0]),
        .I3(CO),
        .I4(over_thresh_195_reg_7469[1]),
        .O(over_thresh_198_fu_4546_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_198_reg_7490[3]_i_1 
       (.I0(over_thresh_195_reg_7469[3]),
        .I1(over_thresh_195_reg_7469[1]),
        .I2(CO),
        .I3(over_thresh_195_reg_7469[0]),
        .I4(icmp_ln49_130_reg_7475),
        .I5(over_thresh_195_reg_7469[2]),
        .O(over_thresh_198_fu_4546_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_198_reg_7490[4]_i_1 
       (.I0(over_thresh_195_reg_7469[4]),
        .I1(\over_thresh_198_reg_7490[7]_i_2_n_0 ),
        .O(over_thresh_198_fu_4546_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_198_reg_7490[5]_i_1 
       (.I0(over_thresh_195_reg_7469[5]),
        .I1(\over_thresh_198_reg_7490[7]_i_2_n_0 ),
        .I2(over_thresh_195_reg_7469[4]),
        .O(over_thresh_198_fu_4546_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_198_reg_7490[6]_i_1 
       (.I0(over_thresh_195_reg_7469[6]),
        .I1(over_thresh_195_reg_7469[4]),
        .I2(\over_thresh_198_reg_7490[7]_i_2_n_0 ),
        .I3(over_thresh_195_reg_7469[5]),
        .O(over_thresh_198_fu_4546_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_198_reg_7490[7]_i_1 
       (.I0(over_thresh_195_reg_7469[7]),
        .I1(over_thresh_195_reg_7469[5]),
        .I2(\over_thresh_198_reg_7490[7]_i_2_n_0 ),
        .I3(over_thresh_195_reg_7469[4]),
        .I4(over_thresh_195_reg_7469[6]),
        .O(over_thresh_198_fu_4546_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_198_reg_7490[7]_i_2 
       (.I0(over_thresh_195_reg_7469[3]),
        .I1(over_thresh_195_reg_7469[1]),
        .I2(CO),
        .I3(over_thresh_195_reg_7469[0]),
        .I4(icmp_ln49_130_reg_7475),
        .I5(over_thresh_195_reg_7469[2]),
        .O(\over_thresh_198_reg_7490[7]_i_2_n_0 ));
  FDRE \over_thresh_198_reg_7490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[0]),
        .Q(over_thresh_198_reg_7490[0]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[1]),
        .Q(over_thresh_198_reg_7490[1]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[2]),
        .Q(over_thresh_198_reg_7490[2]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[3]),
        .Q(over_thresh_198_reg_7490[3]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[4]),
        .Q(over_thresh_198_reg_7490[4]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[5]),
        .Q(over_thresh_198_reg_7490[5]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[6]),
        .Q(over_thresh_198_reg_7490[6]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4546_p3[7]),
        .Q(over_thresh_198_reg_7490[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_201_reg_7511[0]_i_1 
       (.I0(icmp_ln49_132_reg_7496),
        .I1(over_thresh_198_reg_7490[0]),
        .I2(CO),
        .O(over_thresh_201_fu_4571_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_201_reg_7511[1]_i_1 
       (.I0(over_thresh_198_reg_7490[1]),
        .I1(CO),
        .I2(over_thresh_198_reg_7490[0]),
        .I3(icmp_ln49_132_reg_7496),
        .O(over_thresh_201_fu_4571_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_201_reg_7511[2]_i_1 
       (.I0(over_thresh_198_reg_7490[2]),
        .I1(icmp_ln49_132_reg_7496),
        .I2(over_thresh_198_reg_7490[0]),
        .I3(CO),
        .I4(over_thresh_198_reg_7490[1]),
        .O(over_thresh_201_fu_4571_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_201_reg_7511[3]_i_1 
       (.I0(over_thresh_198_reg_7490[3]),
        .I1(over_thresh_198_reg_7490[1]),
        .I2(CO),
        .I3(over_thresh_198_reg_7490[0]),
        .I4(icmp_ln49_132_reg_7496),
        .I5(over_thresh_198_reg_7490[2]),
        .O(over_thresh_201_fu_4571_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_201_reg_7511[4]_i_1 
       (.I0(over_thresh_198_reg_7490[4]),
        .I1(\over_thresh_201_reg_7511[7]_i_2_n_0 ),
        .O(over_thresh_201_fu_4571_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_201_reg_7511[5]_i_1 
       (.I0(over_thresh_198_reg_7490[5]),
        .I1(\over_thresh_201_reg_7511[7]_i_2_n_0 ),
        .I2(over_thresh_198_reg_7490[4]),
        .O(over_thresh_201_fu_4571_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_201_reg_7511[6]_i_1 
       (.I0(over_thresh_198_reg_7490[6]),
        .I1(over_thresh_198_reg_7490[4]),
        .I2(\over_thresh_201_reg_7511[7]_i_2_n_0 ),
        .I3(over_thresh_198_reg_7490[5]),
        .O(over_thresh_201_fu_4571_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_201_reg_7511[7]_i_1 
       (.I0(over_thresh_198_reg_7490[7]),
        .I1(over_thresh_198_reg_7490[5]),
        .I2(\over_thresh_201_reg_7511[7]_i_2_n_0 ),
        .I3(over_thresh_198_reg_7490[4]),
        .I4(over_thresh_198_reg_7490[6]),
        .O(over_thresh_201_fu_4571_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_201_reg_7511[7]_i_2 
       (.I0(over_thresh_198_reg_7490[3]),
        .I1(over_thresh_198_reg_7490[1]),
        .I2(CO),
        .I3(over_thresh_198_reg_7490[0]),
        .I4(icmp_ln49_132_reg_7496),
        .I5(over_thresh_198_reg_7490[2]),
        .O(\over_thresh_201_reg_7511[7]_i_2_n_0 ));
  FDRE \over_thresh_201_reg_7511_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[0]),
        .Q(over_thresh_201_reg_7511[0]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[1]),
        .Q(over_thresh_201_reg_7511[1]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[2]),
        .Q(over_thresh_201_reg_7511[2]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[3]),
        .Q(over_thresh_201_reg_7511[3]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[4]),
        .Q(over_thresh_201_reg_7511[4]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[5]),
        .Q(over_thresh_201_reg_7511[5]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[6]),
        .Q(over_thresh_201_reg_7511[6]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7511_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4571_p3[7]),
        .Q(over_thresh_201_reg_7511[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_204_reg_7532[0]_i_1 
       (.I0(icmp_ln49_134_reg_7517),
        .I1(over_thresh_201_reg_7511[0]),
        .I2(CO),
        .O(over_thresh_204_fu_4596_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_204_reg_7532[1]_i_1 
       (.I0(over_thresh_201_reg_7511[1]),
        .I1(CO),
        .I2(over_thresh_201_reg_7511[0]),
        .I3(icmp_ln49_134_reg_7517),
        .O(over_thresh_204_fu_4596_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_204_reg_7532[2]_i_1 
       (.I0(over_thresh_201_reg_7511[2]),
        .I1(icmp_ln49_134_reg_7517),
        .I2(over_thresh_201_reg_7511[0]),
        .I3(CO),
        .I4(over_thresh_201_reg_7511[1]),
        .O(over_thresh_204_fu_4596_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_204_reg_7532[3]_i_1 
       (.I0(over_thresh_201_reg_7511[3]),
        .I1(over_thresh_201_reg_7511[1]),
        .I2(CO),
        .I3(over_thresh_201_reg_7511[0]),
        .I4(icmp_ln49_134_reg_7517),
        .I5(over_thresh_201_reg_7511[2]),
        .O(over_thresh_204_fu_4596_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_204_reg_7532[4]_i_1 
       (.I0(over_thresh_201_reg_7511[4]),
        .I1(\over_thresh_204_reg_7532[7]_i_2_n_0 ),
        .O(over_thresh_204_fu_4596_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_204_reg_7532[5]_i_1 
       (.I0(over_thresh_201_reg_7511[5]),
        .I1(\over_thresh_204_reg_7532[7]_i_2_n_0 ),
        .I2(over_thresh_201_reg_7511[4]),
        .O(over_thresh_204_fu_4596_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_204_reg_7532[6]_i_1 
       (.I0(over_thresh_201_reg_7511[6]),
        .I1(over_thresh_201_reg_7511[4]),
        .I2(\over_thresh_204_reg_7532[7]_i_2_n_0 ),
        .I3(over_thresh_201_reg_7511[5]),
        .O(over_thresh_204_fu_4596_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_204_reg_7532[7]_i_1 
       (.I0(over_thresh_201_reg_7511[7]),
        .I1(over_thresh_201_reg_7511[5]),
        .I2(\over_thresh_204_reg_7532[7]_i_2_n_0 ),
        .I3(over_thresh_201_reg_7511[4]),
        .I4(over_thresh_201_reg_7511[6]),
        .O(over_thresh_204_fu_4596_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_204_reg_7532[7]_i_2 
       (.I0(over_thresh_201_reg_7511[3]),
        .I1(over_thresh_201_reg_7511[1]),
        .I2(CO),
        .I3(over_thresh_201_reg_7511[0]),
        .I4(icmp_ln49_134_reg_7517),
        .I5(over_thresh_201_reg_7511[2]),
        .O(\over_thresh_204_reg_7532[7]_i_2_n_0 ));
  FDRE \over_thresh_204_reg_7532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[0]),
        .Q(over_thresh_204_reg_7532[0]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[1]),
        .Q(over_thresh_204_reg_7532[1]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[2]),
        .Q(over_thresh_204_reg_7532[2]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[3]),
        .Q(over_thresh_204_reg_7532[3]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[4]),
        .Q(over_thresh_204_reg_7532[4]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[5]),
        .Q(over_thresh_204_reg_7532[5]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[6]),
        .Q(over_thresh_204_reg_7532[6]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4596_p3[7]),
        .Q(over_thresh_204_reg_7532[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_207_reg_7553[0]_i_1 
       (.I0(icmp_ln49_136_reg_7538),
        .I1(over_thresh_204_reg_7532[0]),
        .I2(CO),
        .O(over_thresh_207_fu_4621_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_207_reg_7553[1]_i_1 
       (.I0(over_thresh_204_reg_7532[1]),
        .I1(CO),
        .I2(over_thresh_204_reg_7532[0]),
        .I3(icmp_ln49_136_reg_7538),
        .O(over_thresh_207_fu_4621_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_207_reg_7553[2]_i_1 
       (.I0(over_thresh_204_reg_7532[2]),
        .I1(icmp_ln49_136_reg_7538),
        .I2(over_thresh_204_reg_7532[0]),
        .I3(CO),
        .I4(over_thresh_204_reg_7532[1]),
        .O(over_thresh_207_fu_4621_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_207_reg_7553[3]_i_1 
       (.I0(over_thresh_204_reg_7532[3]),
        .I1(over_thresh_204_reg_7532[1]),
        .I2(CO),
        .I3(over_thresh_204_reg_7532[0]),
        .I4(icmp_ln49_136_reg_7538),
        .I5(over_thresh_204_reg_7532[2]),
        .O(over_thresh_207_fu_4621_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_207_reg_7553[4]_i_1 
       (.I0(over_thresh_204_reg_7532[4]),
        .I1(\over_thresh_207_reg_7553[7]_i_2_n_0 ),
        .O(over_thresh_207_fu_4621_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_207_reg_7553[5]_i_1 
       (.I0(over_thresh_204_reg_7532[5]),
        .I1(\over_thresh_207_reg_7553[7]_i_2_n_0 ),
        .I2(over_thresh_204_reg_7532[4]),
        .O(over_thresh_207_fu_4621_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_207_reg_7553[6]_i_1 
       (.I0(over_thresh_204_reg_7532[6]),
        .I1(over_thresh_204_reg_7532[4]),
        .I2(\over_thresh_207_reg_7553[7]_i_2_n_0 ),
        .I3(over_thresh_204_reg_7532[5]),
        .O(over_thresh_207_fu_4621_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_207_reg_7553[7]_i_1 
       (.I0(over_thresh_204_reg_7532[7]),
        .I1(over_thresh_204_reg_7532[5]),
        .I2(\over_thresh_207_reg_7553[7]_i_2_n_0 ),
        .I3(over_thresh_204_reg_7532[4]),
        .I4(over_thresh_204_reg_7532[6]),
        .O(over_thresh_207_fu_4621_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_207_reg_7553[7]_i_2 
       (.I0(over_thresh_204_reg_7532[3]),
        .I1(over_thresh_204_reg_7532[1]),
        .I2(CO),
        .I3(over_thresh_204_reg_7532[0]),
        .I4(icmp_ln49_136_reg_7538),
        .I5(over_thresh_204_reg_7532[2]),
        .O(\over_thresh_207_reg_7553[7]_i_2_n_0 ));
  FDRE \over_thresh_207_reg_7553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[0]),
        .Q(over_thresh_207_reg_7553[0]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[1]),
        .Q(over_thresh_207_reg_7553[1]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[2]),
        .Q(over_thresh_207_reg_7553[2]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[3]),
        .Q(over_thresh_207_reg_7553[3]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[4]),
        .Q(over_thresh_207_reg_7553[4]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[5]),
        .Q(over_thresh_207_reg_7553[5]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[6]),
        .Q(over_thresh_207_reg_7553[6]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7553_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4621_p3[7]),
        .Q(over_thresh_207_reg_7553[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_210_reg_7574[0]_i_1 
       (.I0(icmp_ln49_138_reg_7559),
        .I1(over_thresh_207_reg_7553[0]),
        .I2(CO),
        .O(over_thresh_210_fu_4646_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_210_reg_7574[1]_i_1 
       (.I0(over_thresh_207_reg_7553[1]),
        .I1(CO),
        .I2(over_thresh_207_reg_7553[0]),
        .I3(icmp_ln49_138_reg_7559),
        .O(over_thresh_210_fu_4646_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_210_reg_7574[2]_i_1 
       (.I0(over_thresh_207_reg_7553[2]),
        .I1(icmp_ln49_138_reg_7559),
        .I2(over_thresh_207_reg_7553[0]),
        .I3(CO),
        .I4(over_thresh_207_reg_7553[1]),
        .O(over_thresh_210_fu_4646_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_210_reg_7574[3]_i_1 
       (.I0(over_thresh_207_reg_7553[3]),
        .I1(over_thresh_207_reg_7553[1]),
        .I2(CO),
        .I3(over_thresh_207_reg_7553[0]),
        .I4(icmp_ln49_138_reg_7559),
        .I5(over_thresh_207_reg_7553[2]),
        .O(over_thresh_210_fu_4646_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_210_reg_7574[4]_i_1 
       (.I0(over_thresh_207_reg_7553[4]),
        .I1(\over_thresh_210_reg_7574[7]_i_2_n_0 ),
        .O(over_thresh_210_fu_4646_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_210_reg_7574[5]_i_1 
       (.I0(over_thresh_207_reg_7553[5]),
        .I1(\over_thresh_210_reg_7574[7]_i_2_n_0 ),
        .I2(over_thresh_207_reg_7553[4]),
        .O(over_thresh_210_fu_4646_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_210_reg_7574[6]_i_1 
       (.I0(over_thresh_207_reg_7553[6]),
        .I1(over_thresh_207_reg_7553[4]),
        .I2(\over_thresh_210_reg_7574[7]_i_2_n_0 ),
        .I3(over_thresh_207_reg_7553[5]),
        .O(over_thresh_210_fu_4646_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_210_reg_7574[7]_i_1 
       (.I0(over_thresh_207_reg_7553[7]),
        .I1(over_thresh_207_reg_7553[5]),
        .I2(\over_thresh_210_reg_7574[7]_i_2_n_0 ),
        .I3(over_thresh_207_reg_7553[4]),
        .I4(over_thresh_207_reg_7553[6]),
        .O(over_thresh_210_fu_4646_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_210_reg_7574[7]_i_2 
       (.I0(over_thresh_207_reg_7553[3]),
        .I1(over_thresh_207_reg_7553[1]),
        .I2(CO),
        .I3(over_thresh_207_reg_7553[0]),
        .I4(icmp_ln49_138_reg_7559),
        .I5(over_thresh_207_reg_7553[2]),
        .O(\over_thresh_210_reg_7574[7]_i_2_n_0 ));
  FDRE \over_thresh_210_reg_7574_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[0]),
        .Q(over_thresh_210_reg_7574[0]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[1]),
        .Q(over_thresh_210_reg_7574[1]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[2]),
        .Q(over_thresh_210_reg_7574[2]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[3]),
        .Q(over_thresh_210_reg_7574[3]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[4]),
        .Q(over_thresh_210_reg_7574[4]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[5]),
        .Q(over_thresh_210_reg_7574[5]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[6]),
        .Q(over_thresh_210_reg_7574[6]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7574_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4646_p3[7]),
        .Q(over_thresh_210_reg_7574[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_213_reg_7595[0]_i_1 
       (.I0(icmp_ln49_140_reg_7580),
        .I1(over_thresh_210_reg_7574[0]),
        .I2(CO),
        .O(over_thresh_213_fu_4671_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_213_reg_7595[1]_i_1 
       (.I0(over_thresh_210_reg_7574[1]),
        .I1(CO),
        .I2(over_thresh_210_reg_7574[0]),
        .I3(icmp_ln49_140_reg_7580),
        .O(over_thresh_213_fu_4671_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_213_reg_7595[2]_i_1 
       (.I0(over_thresh_210_reg_7574[2]),
        .I1(icmp_ln49_140_reg_7580),
        .I2(over_thresh_210_reg_7574[0]),
        .I3(CO),
        .I4(over_thresh_210_reg_7574[1]),
        .O(over_thresh_213_fu_4671_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_213_reg_7595[3]_i_1 
       (.I0(over_thresh_210_reg_7574[3]),
        .I1(over_thresh_210_reg_7574[1]),
        .I2(CO),
        .I3(over_thresh_210_reg_7574[0]),
        .I4(icmp_ln49_140_reg_7580),
        .I5(over_thresh_210_reg_7574[2]),
        .O(over_thresh_213_fu_4671_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_213_reg_7595[4]_i_1 
       (.I0(over_thresh_210_reg_7574[4]),
        .I1(\over_thresh_213_reg_7595[7]_i_2_n_0 ),
        .O(over_thresh_213_fu_4671_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_213_reg_7595[5]_i_1 
       (.I0(over_thresh_210_reg_7574[5]),
        .I1(\over_thresh_213_reg_7595[7]_i_2_n_0 ),
        .I2(over_thresh_210_reg_7574[4]),
        .O(over_thresh_213_fu_4671_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_213_reg_7595[6]_i_1 
       (.I0(over_thresh_210_reg_7574[6]),
        .I1(over_thresh_210_reg_7574[4]),
        .I2(\over_thresh_213_reg_7595[7]_i_2_n_0 ),
        .I3(over_thresh_210_reg_7574[5]),
        .O(over_thresh_213_fu_4671_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_213_reg_7595[7]_i_1 
       (.I0(over_thresh_210_reg_7574[7]),
        .I1(over_thresh_210_reg_7574[5]),
        .I2(\over_thresh_213_reg_7595[7]_i_2_n_0 ),
        .I3(over_thresh_210_reg_7574[4]),
        .I4(over_thresh_210_reg_7574[6]),
        .O(over_thresh_213_fu_4671_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_213_reg_7595[7]_i_2 
       (.I0(over_thresh_210_reg_7574[3]),
        .I1(over_thresh_210_reg_7574[1]),
        .I2(CO),
        .I3(over_thresh_210_reg_7574[0]),
        .I4(icmp_ln49_140_reg_7580),
        .I5(over_thresh_210_reg_7574[2]),
        .O(\over_thresh_213_reg_7595[7]_i_2_n_0 ));
  FDRE \over_thresh_213_reg_7595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[0]),
        .Q(over_thresh_213_reg_7595[0]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[1]),
        .Q(over_thresh_213_reg_7595[1]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[2]),
        .Q(over_thresh_213_reg_7595[2]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[3]),
        .Q(over_thresh_213_reg_7595[3]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[4]),
        .Q(over_thresh_213_reg_7595[4]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[5]),
        .Q(over_thresh_213_reg_7595[5]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[6]),
        .Q(over_thresh_213_reg_7595[6]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4671_p3[7]),
        .Q(over_thresh_213_reg_7595[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_216_reg_7616[0]_i_1 
       (.I0(icmp_ln49_142_reg_7601),
        .I1(over_thresh_213_reg_7595[0]),
        .I2(CO),
        .O(over_thresh_216_fu_4696_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_216_reg_7616[1]_i_1 
       (.I0(over_thresh_213_reg_7595[1]),
        .I1(CO),
        .I2(over_thresh_213_reg_7595[0]),
        .I3(icmp_ln49_142_reg_7601),
        .O(over_thresh_216_fu_4696_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_216_reg_7616[2]_i_1 
       (.I0(over_thresh_213_reg_7595[2]),
        .I1(icmp_ln49_142_reg_7601),
        .I2(over_thresh_213_reg_7595[0]),
        .I3(CO),
        .I4(over_thresh_213_reg_7595[1]),
        .O(over_thresh_216_fu_4696_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_216_reg_7616[3]_i_1 
       (.I0(over_thresh_213_reg_7595[3]),
        .I1(over_thresh_213_reg_7595[1]),
        .I2(CO),
        .I3(over_thresh_213_reg_7595[0]),
        .I4(icmp_ln49_142_reg_7601),
        .I5(over_thresh_213_reg_7595[2]),
        .O(over_thresh_216_fu_4696_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_216_reg_7616[4]_i_1 
       (.I0(over_thresh_213_reg_7595[4]),
        .I1(\over_thresh_216_reg_7616[7]_i_2_n_0 ),
        .O(over_thresh_216_fu_4696_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_216_reg_7616[5]_i_1 
       (.I0(over_thresh_213_reg_7595[5]),
        .I1(\over_thresh_216_reg_7616[7]_i_2_n_0 ),
        .I2(over_thresh_213_reg_7595[4]),
        .O(over_thresh_216_fu_4696_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_216_reg_7616[6]_i_1 
       (.I0(over_thresh_213_reg_7595[6]),
        .I1(over_thresh_213_reg_7595[4]),
        .I2(\over_thresh_216_reg_7616[7]_i_2_n_0 ),
        .I3(over_thresh_213_reg_7595[5]),
        .O(over_thresh_216_fu_4696_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_216_reg_7616[7]_i_1 
       (.I0(over_thresh_213_reg_7595[7]),
        .I1(over_thresh_213_reg_7595[5]),
        .I2(\over_thresh_216_reg_7616[7]_i_2_n_0 ),
        .I3(over_thresh_213_reg_7595[4]),
        .I4(over_thresh_213_reg_7595[6]),
        .O(over_thresh_216_fu_4696_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_216_reg_7616[7]_i_2 
       (.I0(over_thresh_213_reg_7595[3]),
        .I1(over_thresh_213_reg_7595[1]),
        .I2(CO),
        .I3(over_thresh_213_reg_7595[0]),
        .I4(icmp_ln49_142_reg_7601),
        .I5(over_thresh_213_reg_7595[2]),
        .O(\over_thresh_216_reg_7616[7]_i_2_n_0 ));
  FDRE \over_thresh_216_reg_7616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[0]),
        .Q(over_thresh_216_reg_7616[0]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[1]),
        .Q(over_thresh_216_reg_7616[1]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[2]),
        .Q(over_thresh_216_reg_7616[2]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[3]),
        .Q(over_thresh_216_reg_7616[3]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[4]),
        .Q(over_thresh_216_reg_7616[4]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[5]),
        .Q(over_thresh_216_reg_7616[5]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[6]),
        .Q(over_thresh_216_reg_7616[6]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4696_p3[7]),
        .Q(over_thresh_216_reg_7616[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_219_reg_7637[0]_i_1 
       (.I0(icmp_ln49_144_reg_7622),
        .I1(over_thresh_216_reg_7616[0]),
        .I2(CO),
        .O(over_thresh_219_fu_4721_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_219_reg_7637[1]_i_1 
       (.I0(over_thresh_216_reg_7616[1]),
        .I1(CO),
        .I2(over_thresh_216_reg_7616[0]),
        .I3(icmp_ln49_144_reg_7622),
        .O(over_thresh_219_fu_4721_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_219_reg_7637[2]_i_1 
       (.I0(over_thresh_216_reg_7616[2]),
        .I1(icmp_ln49_144_reg_7622),
        .I2(over_thresh_216_reg_7616[0]),
        .I3(CO),
        .I4(over_thresh_216_reg_7616[1]),
        .O(over_thresh_219_fu_4721_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_219_reg_7637[3]_i_1 
       (.I0(over_thresh_216_reg_7616[3]),
        .I1(over_thresh_216_reg_7616[1]),
        .I2(CO),
        .I3(over_thresh_216_reg_7616[0]),
        .I4(icmp_ln49_144_reg_7622),
        .I5(over_thresh_216_reg_7616[2]),
        .O(over_thresh_219_fu_4721_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_219_reg_7637[4]_i_1 
       (.I0(over_thresh_216_reg_7616[4]),
        .I1(\over_thresh_219_reg_7637[7]_i_2_n_0 ),
        .O(over_thresh_219_fu_4721_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_219_reg_7637[5]_i_1 
       (.I0(over_thresh_216_reg_7616[5]),
        .I1(\over_thresh_219_reg_7637[7]_i_2_n_0 ),
        .I2(over_thresh_216_reg_7616[4]),
        .O(over_thresh_219_fu_4721_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_219_reg_7637[6]_i_1 
       (.I0(over_thresh_216_reg_7616[6]),
        .I1(over_thresh_216_reg_7616[4]),
        .I2(\over_thresh_219_reg_7637[7]_i_2_n_0 ),
        .I3(over_thresh_216_reg_7616[5]),
        .O(over_thresh_219_fu_4721_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_219_reg_7637[7]_i_1 
       (.I0(over_thresh_216_reg_7616[7]),
        .I1(over_thresh_216_reg_7616[5]),
        .I2(\over_thresh_219_reg_7637[7]_i_2_n_0 ),
        .I3(over_thresh_216_reg_7616[4]),
        .I4(over_thresh_216_reg_7616[6]),
        .O(over_thresh_219_fu_4721_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_219_reg_7637[7]_i_2 
       (.I0(over_thresh_216_reg_7616[3]),
        .I1(over_thresh_216_reg_7616[1]),
        .I2(CO),
        .I3(over_thresh_216_reg_7616[0]),
        .I4(icmp_ln49_144_reg_7622),
        .I5(over_thresh_216_reg_7616[2]),
        .O(\over_thresh_219_reg_7637[7]_i_2_n_0 ));
  FDRE \over_thresh_219_reg_7637_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[0]),
        .Q(over_thresh_219_reg_7637[0]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[1]),
        .Q(over_thresh_219_reg_7637[1]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[2]),
        .Q(over_thresh_219_reg_7637[2]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[3]),
        .Q(over_thresh_219_reg_7637[3]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[4]),
        .Q(over_thresh_219_reg_7637[4]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[5]),
        .Q(over_thresh_219_reg_7637[5]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[6]),
        .Q(over_thresh_219_reg_7637[6]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7637_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4721_p3[7]),
        .Q(over_thresh_219_reg_7637[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_21_reg_6255[0]_i_1 
       (.I0(icmp_ln49_12_reg_6240),
        .I1(over_thresh_18_reg_6234[0]),
        .I2(CO),
        .O(over_thresh_21_fu_3051_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_21_reg_6255[1]_i_1 
       (.I0(over_thresh_18_reg_6234[1]),
        .I1(CO),
        .I2(over_thresh_18_reg_6234[0]),
        .I3(icmp_ln49_12_reg_6240),
        .O(over_thresh_21_fu_3051_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_21_reg_6255[2]_i_1 
       (.I0(over_thresh_18_reg_6234[2]),
        .I1(icmp_ln49_12_reg_6240),
        .I2(over_thresh_18_reg_6234[0]),
        .I3(CO),
        .I4(over_thresh_18_reg_6234[1]),
        .O(over_thresh_21_fu_3051_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_21_reg_6255[3]_i_1 
       (.I0(over_thresh_18_reg_6234[3]),
        .I1(over_thresh_18_reg_6234[1]),
        .I2(CO),
        .I3(over_thresh_18_reg_6234[0]),
        .I4(icmp_ln49_12_reg_6240),
        .I5(over_thresh_18_reg_6234[2]),
        .O(over_thresh_21_fu_3051_p3[3]));
  FDRE \over_thresh_21_reg_6255_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3051_p3[0]),
        .Q(over_thresh_21_reg_6255[0]),
        .R(1'b0));
  FDRE \over_thresh_21_reg_6255_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3051_p3[1]),
        .Q(over_thresh_21_reg_6255[1]),
        .R(1'b0));
  FDRE \over_thresh_21_reg_6255_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3051_p3[2]),
        .Q(over_thresh_21_reg_6255[2]),
        .R(1'b0));
  FDRE \over_thresh_21_reg_6255_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3051_p3[3]),
        .Q(over_thresh_21_reg_6255[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_222_reg_7658[0]_i_1 
       (.I0(icmp_ln49_146_reg_7643),
        .I1(over_thresh_219_reg_7637[0]),
        .I2(CO),
        .O(over_thresh_222_fu_4746_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_222_reg_7658[1]_i_1 
       (.I0(over_thresh_219_reg_7637[1]),
        .I1(CO),
        .I2(over_thresh_219_reg_7637[0]),
        .I3(icmp_ln49_146_reg_7643),
        .O(over_thresh_222_fu_4746_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_222_reg_7658[2]_i_1 
       (.I0(over_thresh_219_reg_7637[2]),
        .I1(icmp_ln49_146_reg_7643),
        .I2(over_thresh_219_reg_7637[0]),
        .I3(CO),
        .I4(over_thresh_219_reg_7637[1]),
        .O(over_thresh_222_fu_4746_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_222_reg_7658[3]_i_1 
       (.I0(over_thresh_219_reg_7637[3]),
        .I1(over_thresh_219_reg_7637[1]),
        .I2(CO),
        .I3(over_thresh_219_reg_7637[0]),
        .I4(icmp_ln49_146_reg_7643),
        .I5(over_thresh_219_reg_7637[2]),
        .O(over_thresh_222_fu_4746_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_222_reg_7658[4]_i_1 
       (.I0(over_thresh_219_reg_7637[4]),
        .I1(\over_thresh_222_reg_7658[7]_i_2_n_0 ),
        .O(over_thresh_222_fu_4746_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_222_reg_7658[5]_i_1 
       (.I0(over_thresh_219_reg_7637[5]),
        .I1(\over_thresh_222_reg_7658[7]_i_2_n_0 ),
        .I2(over_thresh_219_reg_7637[4]),
        .O(over_thresh_222_fu_4746_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_222_reg_7658[6]_i_1 
       (.I0(over_thresh_219_reg_7637[6]),
        .I1(over_thresh_219_reg_7637[4]),
        .I2(\over_thresh_222_reg_7658[7]_i_2_n_0 ),
        .I3(over_thresh_219_reg_7637[5]),
        .O(over_thresh_222_fu_4746_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_222_reg_7658[7]_i_1 
       (.I0(over_thresh_219_reg_7637[7]),
        .I1(over_thresh_219_reg_7637[5]),
        .I2(\over_thresh_222_reg_7658[7]_i_2_n_0 ),
        .I3(over_thresh_219_reg_7637[4]),
        .I4(over_thresh_219_reg_7637[6]),
        .O(over_thresh_222_fu_4746_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_222_reg_7658[7]_i_2 
       (.I0(over_thresh_219_reg_7637[3]),
        .I1(over_thresh_219_reg_7637[1]),
        .I2(CO),
        .I3(over_thresh_219_reg_7637[0]),
        .I4(icmp_ln49_146_reg_7643),
        .I5(over_thresh_219_reg_7637[2]),
        .O(\over_thresh_222_reg_7658[7]_i_2_n_0 ));
  FDRE \over_thresh_222_reg_7658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[0]),
        .Q(over_thresh_222_reg_7658[0]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[1]),
        .Q(over_thresh_222_reg_7658[1]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[2]),
        .Q(over_thresh_222_reg_7658[2]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[3]),
        .Q(over_thresh_222_reg_7658[3]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[4]),
        .Q(over_thresh_222_reg_7658[4]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[5]),
        .Q(over_thresh_222_reg_7658[5]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[6]),
        .Q(over_thresh_222_reg_7658[6]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4746_p3[7]),
        .Q(over_thresh_222_reg_7658[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_225_reg_7679[0]_i_1 
       (.I0(icmp_ln49_148_reg_7664),
        .I1(over_thresh_222_reg_7658[0]),
        .I2(CO),
        .O(over_thresh_225_fu_4771_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_225_reg_7679[1]_i_1 
       (.I0(over_thresh_222_reg_7658[1]),
        .I1(CO),
        .I2(over_thresh_222_reg_7658[0]),
        .I3(icmp_ln49_148_reg_7664),
        .O(over_thresh_225_fu_4771_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_225_reg_7679[2]_i_1 
       (.I0(over_thresh_222_reg_7658[2]),
        .I1(icmp_ln49_148_reg_7664),
        .I2(over_thresh_222_reg_7658[0]),
        .I3(CO),
        .I4(over_thresh_222_reg_7658[1]),
        .O(over_thresh_225_fu_4771_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_225_reg_7679[3]_i_1 
       (.I0(over_thresh_222_reg_7658[3]),
        .I1(over_thresh_222_reg_7658[1]),
        .I2(CO),
        .I3(over_thresh_222_reg_7658[0]),
        .I4(icmp_ln49_148_reg_7664),
        .I5(over_thresh_222_reg_7658[2]),
        .O(over_thresh_225_fu_4771_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_225_reg_7679[4]_i_1 
       (.I0(over_thresh_222_reg_7658[4]),
        .I1(\over_thresh_225_reg_7679[7]_i_2_n_0 ),
        .O(over_thresh_225_fu_4771_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_225_reg_7679[5]_i_1 
       (.I0(over_thresh_222_reg_7658[5]),
        .I1(\over_thresh_225_reg_7679[7]_i_2_n_0 ),
        .I2(over_thresh_222_reg_7658[4]),
        .O(over_thresh_225_fu_4771_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_225_reg_7679[6]_i_1 
       (.I0(over_thresh_222_reg_7658[6]),
        .I1(over_thresh_222_reg_7658[4]),
        .I2(\over_thresh_225_reg_7679[7]_i_2_n_0 ),
        .I3(over_thresh_222_reg_7658[5]),
        .O(over_thresh_225_fu_4771_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_225_reg_7679[7]_i_1 
       (.I0(over_thresh_222_reg_7658[7]),
        .I1(over_thresh_222_reg_7658[5]),
        .I2(\over_thresh_225_reg_7679[7]_i_2_n_0 ),
        .I3(over_thresh_222_reg_7658[4]),
        .I4(over_thresh_222_reg_7658[6]),
        .O(over_thresh_225_fu_4771_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_225_reg_7679[7]_i_2 
       (.I0(over_thresh_222_reg_7658[3]),
        .I1(over_thresh_222_reg_7658[1]),
        .I2(CO),
        .I3(over_thresh_222_reg_7658[0]),
        .I4(icmp_ln49_148_reg_7664),
        .I5(over_thresh_222_reg_7658[2]),
        .O(\over_thresh_225_reg_7679[7]_i_2_n_0 ));
  FDRE \over_thresh_225_reg_7679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[0]),
        .Q(over_thresh_225_reg_7679[0]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[1]),
        .Q(over_thresh_225_reg_7679[1]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[2]),
        .Q(over_thresh_225_reg_7679[2]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[3]),
        .Q(over_thresh_225_reg_7679[3]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[4]),
        .Q(over_thresh_225_reg_7679[4]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[5]),
        .Q(over_thresh_225_reg_7679[5]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[6]),
        .Q(over_thresh_225_reg_7679[6]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4771_p3[7]),
        .Q(over_thresh_225_reg_7679[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_228_reg_7700[0]_i_1 
       (.I0(icmp_ln49_150_reg_7685),
        .I1(over_thresh_225_reg_7679[0]),
        .I2(CO),
        .O(over_thresh_228_fu_4796_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_228_reg_7700[1]_i_1 
       (.I0(over_thresh_225_reg_7679[1]),
        .I1(CO),
        .I2(over_thresh_225_reg_7679[0]),
        .I3(icmp_ln49_150_reg_7685),
        .O(over_thresh_228_fu_4796_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_228_reg_7700[2]_i_1 
       (.I0(over_thresh_225_reg_7679[2]),
        .I1(icmp_ln49_150_reg_7685),
        .I2(over_thresh_225_reg_7679[0]),
        .I3(CO),
        .I4(over_thresh_225_reg_7679[1]),
        .O(over_thresh_228_fu_4796_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_228_reg_7700[3]_i_1 
       (.I0(over_thresh_225_reg_7679[3]),
        .I1(over_thresh_225_reg_7679[1]),
        .I2(CO),
        .I3(over_thresh_225_reg_7679[0]),
        .I4(icmp_ln49_150_reg_7685),
        .I5(over_thresh_225_reg_7679[2]),
        .O(over_thresh_228_fu_4796_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_228_reg_7700[4]_i_1 
       (.I0(over_thresh_225_reg_7679[4]),
        .I1(\over_thresh_228_reg_7700[7]_i_2_n_0 ),
        .O(over_thresh_228_fu_4796_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_228_reg_7700[5]_i_1 
       (.I0(over_thresh_225_reg_7679[5]),
        .I1(\over_thresh_228_reg_7700[7]_i_2_n_0 ),
        .I2(over_thresh_225_reg_7679[4]),
        .O(over_thresh_228_fu_4796_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_228_reg_7700[6]_i_1 
       (.I0(over_thresh_225_reg_7679[6]),
        .I1(over_thresh_225_reg_7679[4]),
        .I2(\over_thresh_228_reg_7700[7]_i_2_n_0 ),
        .I3(over_thresh_225_reg_7679[5]),
        .O(over_thresh_228_fu_4796_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_228_reg_7700[7]_i_1 
       (.I0(over_thresh_225_reg_7679[7]),
        .I1(over_thresh_225_reg_7679[5]),
        .I2(\over_thresh_228_reg_7700[7]_i_2_n_0 ),
        .I3(over_thresh_225_reg_7679[4]),
        .I4(over_thresh_225_reg_7679[6]),
        .O(over_thresh_228_fu_4796_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_228_reg_7700[7]_i_2 
       (.I0(over_thresh_225_reg_7679[3]),
        .I1(over_thresh_225_reg_7679[1]),
        .I2(CO),
        .I3(over_thresh_225_reg_7679[0]),
        .I4(icmp_ln49_150_reg_7685),
        .I5(over_thresh_225_reg_7679[2]),
        .O(\over_thresh_228_reg_7700[7]_i_2_n_0 ));
  FDRE \over_thresh_228_reg_7700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[0]),
        .Q(over_thresh_228_reg_7700[0]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[1]),
        .Q(over_thresh_228_reg_7700[1]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[2]),
        .Q(over_thresh_228_reg_7700[2]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[3]),
        .Q(over_thresh_228_reg_7700[3]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[4]),
        .Q(over_thresh_228_reg_7700[4]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[5]),
        .Q(over_thresh_228_reg_7700[5]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[6]),
        .Q(over_thresh_228_reg_7700[6]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7700_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4796_p3[7]),
        .Q(over_thresh_228_reg_7700[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_231_reg_7721[0]_i_1 
       (.I0(icmp_ln49_152_reg_7706),
        .I1(over_thresh_228_reg_7700[0]),
        .I2(CO),
        .O(over_thresh_231_fu_4821_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_231_reg_7721[1]_i_1 
       (.I0(over_thresh_228_reg_7700[1]),
        .I1(CO),
        .I2(over_thresh_228_reg_7700[0]),
        .I3(icmp_ln49_152_reg_7706),
        .O(over_thresh_231_fu_4821_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_231_reg_7721[2]_i_1 
       (.I0(over_thresh_228_reg_7700[2]),
        .I1(icmp_ln49_152_reg_7706),
        .I2(over_thresh_228_reg_7700[0]),
        .I3(CO),
        .I4(over_thresh_228_reg_7700[1]),
        .O(over_thresh_231_fu_4821_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_231_reg_7721[3]_i_1 
       (.I0(over_thresh_228_reg_7700[3]),
        .I1(over_thresh_228_reg_7700[1]),
        .I2(CO),
        .I3(over_thresh_228_reg_7700[0]),
        .I4(icmp_ln49_152_reg_7706),
        .I5(over_thresh_228_reg_7700[2]),
        .O(over_thresh_231_fu_4821_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_231_reg_7721[4]_i_1 
       (.I0(over_thresh_228_reg_7700[4]),
        .I1(\over_thresh_231_reg_7721[7]_i_2_n_0 ),
        .O(over_thresh_231_fu_4821_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_231_reg_7721[5]_i_1 
       (.I0(over_thresh_228_reg_7700[5]),
        .I1(\over_thresh_231_reg_7721[7]_i_2_n_0 ),
        .I2(over_thresh_228_reg_7700[4]),
        .O(over_thresh_231_fu_4821_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_231_reg_7721[6]_i_1 
       (.I0(over_thresh_228_reg_7700[6]),
        .I1(over_thresh_228_reg_7700[4]),
        .I2(\over_thresh_231_reg_7721[7]_i_2_n_0 ),
        .I3(over_thresh_228_reg_7700[5]),
        .O(over_thresh_231_fu_4821_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_231_reg_7721[7]_i_1 
       (.I0(over_thresh_228_reg_7700[7]),
        .I1(over_thresh_228_reg_7700[5]),
        .I2(\over_thresh_231_reg_7721[7]_i_2_n_0 ),
        .I3(over_thresh_228_reg_7700[4]),
        .I4(over_thresh_228_reg_7700[6]),
        .O(over_thresh_231_fu_4821_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_231_reg_7721[7]_i_2 
       (.I0(over_thresh_228_reg_7700[3]),
        .I1(over_thresh_228_reg_7700[1]),
        .I2(CO),
        .I3(over_thresh_228_reg_7700[0]),
        .I4(icmp_ln49_152_reg_7706),
        .I5(over_thresh_228_reg_7700[2]),
        .O(\over_thresh_231_reg_7721[7]_i_2_n_0 ));
  FDRE \over_thresh_231_reg_7721_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[0]),
        .Q(over_thresh_231_reg_7721[0]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[1]),
        .Q(over_thresh_231_reg_7721[1]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[2]),
        .Q(over_thresh_231_reg_7721[2]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[3]),
        .Q(over_thresh_231_reg_7721[3]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[4]),
        .Q(over_thresh_231_reg_7721[4]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[5]),
        .Q(over_thresh_231_reg_7721[5]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[6]),
        .Q(over_thresh_231_reg_7721[6]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7721_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4821_p3[7]),
        .Q(over_thresh_231_reg_7721[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_234_reg_7742[0]_i_1 
       (.I0(icmp_ln49_154_reg_7727),
        .I1(over_thresh_231_reg_7721[0]),
        .I2(CO),
        .O(over_thresh_234_fu_4846_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_234_reg_7742[1]_i_1 
       (.I0(over_thresh_231_reg_7721[1]),
        .I1(CO),
        .I2(over_thresh_231_reg_7721[0]),
        .I3(icmp_ln49_154_reg_7727),
        .O(over_thresh_234_fu_4846_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_234_reg_7742[2]_i_1 
       (.I0(over_thresh_231_reg_7721[2]),
        .I1(icmp_ln49_154_reg_7727),
        .I2(over_thresh_231_reg_7721[0]),
        .I3(CO),
        .I4(over_thresh_231_reg_7721[1]),
        .O(over_thresh_234_fu_4846_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_234_reg_7742[3]_i_1 
       (.I0(over_thresh_231_reg_7721[3]),
        .I1(over_thresh_231_reg_7721[1]),
        .I2(CO),
        .I3(over_thresh_231_reg_7721[0]),
        .I4(icmp_ln49_154_reg_7727),
        .I5(over_thresh_231_reg_7721[2]),
        .O(over_thresh_234_fu_4846_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_234_reg_7742[4]_i_1 
       (.I0(over_thresh_231_reg_7721[4]),
        .I1(\over_thresh_234_reg_7742[7]_i_2_n_0 ),
        .O(over_thresh_234_fu_4846_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_234_reg_7742[5]_i_1 
       (.I0(over_thresh_231_reg_7721[5]),
        .I1(\over_thresh_234_reg_7742[7]_i_2_n_0 ),
        .I2(over_thresh_231_reg_7721[4]),
        .O(over_thresh_234_fu_4846_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_234_reg_7742[6]_i_1 
       (.I0(over_thresh_231_reg_7721[6]),
        .I1(over_thresh_231_reg_7721[4]),
        .I2(\over_thresh_234_reg_7742[7]_i_2_n_0 ),
        .I3(over_thresh_231_reg_7721[5]),
        .O(over_thresh_234_fu_4846_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_234_reg_7742[7]_i_1 
       (.I0(over_thresh_231_reg_7721[7]),
        .I1(over_thresh_231_reg_7721[5]),
        .I2(\over_thresh_234_reg_7742[7]_i_2_n_0 ),
        .I3(over_thresh_231_reg_7721[4]),
        .I4(over_thresh_231_reg_7721[6]),
        .O(over_thresh_234_fu_4846_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_234_reg_7742[7]_i_2 
       (.I0(over_thresh_231_reg_7721[3]),
        .I1(over_thresh_231_reg_7721[1]),
        .I2(CO),
        .I3(over_thresh_231_reg_7721[0]),
        .I4(icmp_ln49_154_reg_7727),
        .I5(over_thresh_231_reg_7721[2]),
        .O(\over_thresh_234_reg_7742[7]_i_2_n_0 ));
  FDRE \over_thresh_234_reg_7742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[0]),
        .Q(over_thresh_234_reg_7742[0]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[1]),
        .Q(over_thresh_234_reg_7742[1]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[2]),
        .Q(over_thresh_234_reg_7742[2]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[3]),
        .Q(over_thresh_234_reg_7742[3]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[4]),
        .Q(over_thresh_234_reg_7742[4]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[5]),
        .Q(over_thresh_234_reg_7742[5]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[6]),
        .Q(over_thresh_234_reg_7742[6]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7742_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4846_p3[7]),
        .Q(over_thresh_234_reg_7742[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_237_reg_7763[0]_i_1 
       (.I0(icmp_ln49_156_reg_7748),
        .I1(over_thresh_234_reg_7742[0]),
        .I2(CO),
        .O(over_thresh_237_fu_4871_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_237_reg_7763[1]_i_1 
       (.I0(over_thresh_234_reg_7742[1]),
        .I1(CO),
        .I2(over_thresh_234_reg_7742[0]),
        .I3(icmp_ln49_156_reg_7748),
        .O(over_thresh_237_fu_4871_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_237_reg_7763[2]_i_1 
       (.I0(over_thresh_234_reg_7742[2]),
        .I1(icmp_ln49_156_reg_7748),
        .I2(over_thresh_234_reg_7742[0]),
        .I3(CO),
        .I4(over_thresh_234_reg_7742[1]),
        .O(over_thresh_237_fu_4871_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_237_reg_7763[3]_i_1 
       (.I0(over_thresh_234_reg_7742[3]),
        .I1(over_thresh_234_reg_7742[1]),
        .I2(CO),
        .I3(over_thresh_234_reg_7742[0]),
        .I4(icmp_ln49_156_reg_7748),
        .I5(over_thresh_234_reg_7742[2]),
        .O(over_thresh_237_fu_4871_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_237_reg_7763[4]_i_1 
       (.I0(over_thresh_234_reg_7742[4]),
        .I1(\over_thresh_237_reg_7763[7]_i_2_n_0 ),
        .O(over_thresh_237_fu_4871_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_237_reg_7763[5]_i_1 
       (.I0(over_thresh_234_reg_7742[5]),
        .I1(\over_thresh_237_reg_7763[7]_i_2_n_0 ),
        .I2(over_thresh_234_reg_7742[4]),
        .O(over_thresh_237_fu_4871_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_237_reg_7763[6]_i_1 
       (.I0(over_thresh_234_reg_7742[6]),
        .I1(over_thresh_234_reg_7742[4]),
        .I2(\over_thresh_237_reg_7763[7]_i_2_n_0 ),
        .I3(over_thresh_234_reg_7742[5]),
        .O(over_thresh_237_fu_4871_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_237_reg_7763[7]_i_1 
       (.I0(over_thresh_234_reg_7742[7]),
        .I1(over_thresh_234_reg_7742[5]),
        .I2(\over_thresh_237_reg_7763[7]_i_2_n_0 ),
        .I3(over_thresh_234_reg_7742[4]),
        .I4(over_thresh_234_reg_7742[6]),
        .O(over_thresh_237_fu_4871_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_237_reg_7763[7]_i_2 
       (.I0(over_thresh_234_reg_7742[3]),
        .I1(over_thresh_234_reg_7742[1]),
        .I2(CO),
        .I3(over_thresh_234_reg_7742[0]),
        .I4(icmp_ln49_156_reg_7748),
        .I5(over_thresh_234_reg_7742[2]),
        .O(\over_thresh_237_reg_7763[7]_i_2_n_0 ));
  FDRE \over_thresh_237_reg_7763_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[0]),
        .Q(over_thresh_237_reg_7763[0]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[1]),
        .Q(over_thresh_237_reg_7763[1]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[2]),
        .Q(over_thresh_237_reg_7763[2]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[3]),
        .Q(over_thresh_237_reg_7763[3]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[4]),
        .Q(over_thresh_237_reg_7763[4]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[5]),
        .Q(over_thresh_237_reg_7763[5]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[6]),
        .Q(over_thresh_237_reg_7763[6]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7763_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4871_p3[7]),
        .Q(over_thresh_237_reg_7763[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_240_reg_7784[0]_i_1 
       (.I0(icmp_ln49_158_reg_7769),
        .I1(over_thresh_237_reg_7763[0]),
        .I2(CO),
        .O(over_thresh_240_fu_4896_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_240_reg_7784[1]_i_1 
       (.I0(over_thresh_237_reg_7763[1]),
        .I1(CO),
        .I2(over_thresh_237_reg_7763[0]),
        .I3(icmp_ln49_158_reg_7769),
        .O(over_thresh_240_fu_4896_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_240_reg_7784[2]_i_1 
       (.I0(over_thresh_237_reg_7763[2]),
        .I1(icmp_ln49_158_reg_7769),
        .I2(over_thresh_237_reg_7763[0]),
        .I3(CO),
        .I4(over_thresh_237_reg_7763[1]),
        .O(over_thresh_240_fu_4896_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_240_reg_7784[3]_i_1 
       (.I0(over_thresh_237_reg_7763[3]),
        .I1(over_thresh_237_reg_7763[1]),
        .I2(CO),
        .I3(over_thresh_237_reg_7763[0]),
        .I4(icmp_ln49_158_reg_7769),
        .I5(over_thresh_237_reg_7763[2]),
        .O(over_thresh_240_fu_4896_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_240_reg_7784[4]_i_1 
       (.I0(over_thresh_237_reg_7763[4]),
        .I1(\over_thresh_240_reg_7784[7]_i_2_n_0 ),
        .O(over_thresh_240_fu_4896_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_240_reg_7784[5]_i_1 
       (.I0(over_thresh_237_reg_7763[5]),
        .I1(\over_thresh_240_reg_7784[7]_i_2_n_0 ),
        .I2(over_thresh_237_reg_7763[4]),
        .O(over_thresh_240_fu_4896_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_240_reg_7784[6]_i_1 
       (.I0(over_thresh_237_reg_7763[6]),
        .I1(over_thresh_237_reg_7763[4]),
        .I2(\over_thresh_240_reg_7784[7]_i_2_n_0 ),
        .I3(over_thresh_237_reg_7763[5]),
        .O(over_thresh_240_fu_4896_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_240_reg_7784[7]_i_1 
       (.I0(over_thresh_237_reg_7763[7]),
        .I1(over_thresh_237_reg_7763[5]),
        .I2(\over_thresh_240_reg_7784[7]_i_2_n_0 ),
        .I3(over_thresh_237_reg_7763[4]),
        .I4(over_thresh_237_reg_7763[6]),
        .O(over_thresh_240_fu_4896_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_240_reg_7784[7]_i_2 
       (.I0(over_thresh_237_reg_7763[3]),
        .I1(over_thresh_237_reg_7763[1]),
        .I2(CO),
        .I3(over_thresh_237_reg_7763[0]),
        .I4(icmp_ln49_158_reg_7769),
        .I5(over_thresh_237_reg_7763[2]),
        .O(\over_thresh_240_reg_7784[7]_i_2_n_0 ));
  FDRE \over_thresh_240_reg_7784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[0]),
        .Q(over_thresh_240_reg_7784[0]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[1]),
        .Q(over_thresh_240_reg_7784[1]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[2]),
        .Q(over_thresh_240_reg_7784[2]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[3]),
        .Q(over_thresh_240_reg_7784[3]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[4]),
        .Q(over_thresh_240_reg_7784[4]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[5]),
        .Q(over_thresh_240_reg_7784[5]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[6]),
        .Q(over_thresh_240_reg_7784[6]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4896_p3[7]),
        .Q(over_thresh_240_reg_7784[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_243_reg_7805[0]_i_1 
       (.I0(icmp_ln49_160_reg_7790),
        .I1(over_thresh_240_reg_7784[0]),
        .I2(CO),
        .O(over_thresh_243_fu_4921_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_243_reg_7805[1]_i_1 
       (.I0(over_thresh_240_reg_7784[1]),
        .I1(CO),
        .I2(over_thresh_240_reg_7784[0]),
        .I3(icmp_ln49_160_reg_7790),
        .O(over_thresh_243_fu_4921_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_243_reg_7805[2]_i_1 
       (.I0(over_thresh_240_reg_7784[2]),
        .I1(icmp_ln49_160_reg_7790),
        .I2(over_thresh_240_reg_7784[0]),
        .I3(CO),
        .I4(over_thresh_240_reg_7784[1]),
        .O(over_thresh_243_fu_4921_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_243_reg_7805[3]_i_1 
       (.I0(over_thresh_240_reg_7784[3]),
        .I1(over_thresh_240_reg_7784[1]),
        .I2(CO),
        .I3(over_thresh_240_reg_7784[0]),
        .I4(icmp_ln49_160_reg_7790),
        .I5(over_thresh_240_reg_7784[2]),
        .O(over_thresh_243_fu_4921_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_243_reg_7805[4]_i_1 
       (.I0(over_thresh_240_reg_7784[4]),
        .I1(\over_thresh_243_reg_7805[7]_i_2_n_0 ),
        .O(over_thresh_243_fu_4921_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_243_reg_7805[5]_i_1 
       (.I0(over_thresh_240_reg_7784[5]),
        .I1(\over_thresh_243_reg_7805[7]_i_2_n_0 ),
        .I2(over_thresh_240_reg_7784[4]),
        .O(over_thresh_243_fu_4921_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_243_reg_7805[6]_i_1 
       (.I0(over_thresh_240_reg_7784[6]),
        .I1(over_thresh_240_reg_7784[4]),
        .I2(\over_thresh_243_reg_7805[7]_i_2_n_0 ),
        .I3(over_thresh_240_reg_7784[5]),
        .O(over_thresh_243_fu_4921_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_243_reg_7805[7]_i_1 
       (.I0(over_thresh_240_reg_7784[7]),
        .I1(over_thresh_240_reg_7784[5]),
        .I2(\over_thresh_243_reg_7805[7]_i_2_n_0 ),
        .I3(over_thresh_240_reg_7784[4]),
        .I4(over_thresh_240_reg_7784[6]),
        .O(over_thresh_243_fu_4921_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_243_reg_7805[7]_i_2 
       (.I0(over_thresh_240_reg_7784[3]),
        .I1(over_thresh_240_reg_7784[1]),
        .I2(CO),
        .I3(over_thresh_240_reg_7784[0]),
        .I4(icmp_ln49_160_reg_7790),
        .I5(over_thresh_240_reg_7784[2]),
        .O(\over_thresh_243_reg_7805[7]_i_2_n_0 ));
  FDRE \over_thresh_243_reg_7805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[0]),
        .Q(over_thresh_243_reg_7805[0]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[1]),
        .Q(over_thresh_243_reg_7805[1]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[2]),
        .Q(over_thresh_243_reg_7805[2]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[3]),
        .Q(over_thresh_243_reg_7805[3]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[4]),
        .Q(over_thresh_243_reg_7805[4]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[5]),
        .Q(over_thresh_243_reg_7805[5]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[6]),
        .Q(over_thresh_243_reg_7805[6]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4921_p3[7]),
        .Q(over_thresh_243_reg_7805[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_246_reg_7826[0]_i_1 
       (.I0(icmp_ln49_162_reg_7811),
        .I1(over_thresh_243_reg_7805[0]),
        .I2(CO),
        .O(over_thresh_246_fu_4946_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_246_reg_7826[1]_i_1 
       (.I0(over_thresh_243_reg_7805[1]),
        .I1(CO),
        .I2(over_thresh_243_reg_7805[0]),
        .I3(icmp_ln49_162_reg_7811),
        .O(over_thresh_246_fu_4946_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_246_reg_7826[2]_i_1 
       (.I0(over_thresh_243_reg_7805[2]),
        .I1(icmp_ln49_162_reg_7811),
        .I2(over_thresh_243_reg_7805[0]),
        .I3(CO),
        .I4(over_thresh_243_reg_7805[1]),
        .O(over_thresh_246_fu_4946_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_246_reg_7826[3]_i_1 
       (.I0(over_thresh_243_reg_7805[3]),
        .I1(over_thresh_243_reg_7805[1]),
        .I2(CO),
        .I3(over_thresh_243_reg_7805[0]),
        .I4(icmp_ln49_162_reg_7811),
        .I5(over_thresh_243_reg_7805[2]),
        .O(over_thresh_246_fu_4946_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_246_reg_7826[4]_i_1 
       (.I0(over_thresh_243_reg_7805[4]),
        .I1(\over_thresh_246_reg_7826[7]_i_2_n_0 ),
        .O(over_thresh_246_fu_4946_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_246_reg_7826[5]_i_1 
       (.I0(over_thresh_243_reg_7805[5]),
        .I1(\over_thresh_246_reg_7826[7]_i_2_n_0 ),
        .I2(over_thresh_243_reg_7805[4]),
        .O(over_thresh_246_fu_4946_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_246_reg_7826[6]_i_1 
       (.I0(over_thresh_243_reg_7805[6]),
        .I1(over_thresh_243_reg_7805[4]),
        .I2(\over_thresh_246_reg_7826[7]_i_2_n_0 ),
        .I3(over_thresh_243_reg_7805[5]),
        .O(over_thresh_246_fu_4946_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_246_reg_7826[7]_i_1 
       (.I0(over_thresh_243_reg_7805[7]),
        .I1(over_thresh_243_reg_7805[5]),
        .I2(\over_thresh_246_reg_7826[7]_i_2_n_0 ),
        .I3(over_thresh_243_reg_7805[4]),
        .I4(over_thresh_243_reg_7805[6]),
        .O(over_thresh_246_fu_4946_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_246_reg_7826[7]_i_2 
       (.I0(over_thresh_243_reg_7805[3]),
        .I1(over_thresh_243_reg_7805[1]),
        .I2(CO),
        .I3(over_thresh_243_reg_7805[0]),
        .I4(icmp_ln49_162_reg_7811),
        .I5(over_thresh_243_reg_7805[2]),
        .O(\over_thresh_246_reg_7826[7]_i_2_n_0 ));
  FDRE \over_thresh_246_reg_7826_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[0]),
        .Q(over_thresh_246_reg_7826[0]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[1]),
        .Q(over_thresh_246_reg_7826[1]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[2]),
        .Q(over_thresh_246_reg_7826[2]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[3]),
        .Q(over_thresh_246_reg_7826[3]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[4]),
        .Q(over_thresh_246_reg_7826[4]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[5]),
        .Q(over_thresh_246_reg_7826[5]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[6]),
        .Q(over_thresh_246_reg_7826[6]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7826_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4946_p3[7]),
        .Q(over_thresh_246_reg_7826[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_249_reg_7847[0]_i_1 
       (.I0(icmp_ln49_164_reg_7832),
        .I1(over_thresh_246_reg_7826[0]),
        .I2(CO),
        .O(over_thresh_249_fu_4971_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_249_reg_7847[1]_i_1 
       (.I0(over_thresh_246_reg_7826[1]),
        .I1(CO),
        .I2(over_thresh_246_reg_7826[0]),
        .I3(icmp_ln49_164_reg_7832),
        .O(over_thresh_249_fu_4971_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_249_reg_7847[2]_i_1 
       (.I0(over_thresh_246_reg_7826[2]),
        .I1(icmp_ln49_164_reg_7832),
        .I2(over_thresh_246_reg_7826[0]),
        .I3(CO),
        .I4(over_thresh_246_reg_7826[1]),
        .O(over_thresh_249_fu_4971_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_249_reg_7847[3]_i_1 
       (.I0(over_thresh_246_reg_7826[3]),
        .I1(over_thresh_246_reg_7826[1]),
        .I2(CO),
        .I3(over_thresh_246_reg_7826[0]),
        .I4(icmp_ln49_164_reg_7832),
        .I5(over_thresh_246_reg_7826[2]),
        .O(over_thresh_249_fu_4971_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_249_reg_7847[4]_i_1 
       (.I0(over_thresh_246_reg_7826[4]),
        .I1(\over_thresh_249_reg_7847[7]_i_2_n_0 ),
        .O(over_thresh_249_fu_4971_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_249_reg_7847[5]_i_1 
       (.I0(over_thresh_246_reg_7826[5]),
        .I1(\over_thresh_249_reg_7847[7]_i_2_n_0 ),
        .I2(over_thresh_246_reg_7826[4]),
        .O(over_thresh_249_fu_4971_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_249_reg_7847[6]_i_1 
       (.I0(over_thresh_246_reg_7826[6]),
        .I1(over_thresh_246_reg_7826[4]),
        .I2(\over_thresh_249_reg_7847[7]_i_2_n_0 ),
        .I3(over_thresh_246_reg_7826[5]),
        .O(over_thresh_249_fu_4971_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_249_reg_7847[7]_i_1 
       (.I0(over_thresh_246_reg_7826[7]),
        .I1(over_thresh_246_reg_7826[5]),
        .I2(\over_thresh_249_reg_7847[7]_i_2_n_0 ),
        .I3(over_thresh_246_reg_7826[4]),
        .I4(over_thresh_246_reg_7826[6]),
        .O(over_thresh_249_fu_4971_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_249_reg_7847[7]_i_2 
       (.I0(over_thresh_246_reg_7826[3]),
        .I1(over_thresh_246_reg_7826[1]),
        .I2(CO),
        .I3(over_thresh_246_reg_7826[0]),
        .I4(icmp_ln49_164_reg_7832),
        .I5(over_thresh_246_reg_7826[2]),
        .O(\over_thresh_249_reg_7847[7]_i_2_n_0 ));
  FDRE \over_thresh_249_reg_7847_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[0]),
        .Q(over_thresh_249_reg_7847[0]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[1]),
        .Q(over_thresh_249_reg_7847[1]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[2]),
        .Q(over_thresh_249_reg_7847[2]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[3]),
        .Q(over_thresh_249_reg_7847[3]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[4]),
        .Q(over_thresh_249_reg_7847[4]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[5]),
        .Q(over_thresh_249_reg_7847[5]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[6]),
        .Q(over_thresh_249_reg_7847[6]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7847_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4971_p3[7]),
        .Q(over_thresh_249_reg_7847[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_24_reg_6275[0]_i_1 
       (.I0(icmp_ln49_14_reg_6260),
        .I1(over_thresh_21_reg_6255[0]),
        .I2(CO),
        .O(over_thresh_24_fu_3081_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_24_reg_6275[1]_i_1 
       (.I0(over_thresh_21_reg_6255[1]),
        .I1(CO),
        .I2(over_thresh_21_reg_6255[0]),
        .I3(icmp_ln49_14_reg_6260),
        .O(over_thresh_24_fu_3081_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_24_reg_6275[2]_i_1 
       (.I0(over_thresh_21_reg_6255[2]),
        .I1(icmp_ln49_14_reg_6260),
        .I2(over_thresh_21_reg_6255[0]),
        .I3(CO),
        .I4(over_thresh_21_reg_6255[1]),
        .O(over_thresh_24_fu_3081_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_24_reg_6275[3]_i_1 
       (.I0(over_thresh_21_reg_6255[3]),
        .I1(over_thresh_21_reg_6255[1]),
        .I2(CO),
        .I3(over_thresh_21_reg_6255[0]),
        .I4(icmp_ln49_14_reg_6260),
        .I5(over_thresh_21_reg_6255[2]),
        .O(over_thresh_24_fu_3081_p3[3]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_24_reg_6275[4]_i_1 
       (.I0(over_thresh_21_reg_6255[3]),
        .I1(over_thresh_21_reg_6255[1]),
        .I2(CO),
        .I3(over_thresh_21_reg_6255[0]),
        .I4(icmp_ln49_14_reg_6260),
        .I5(over_thresh_21_reg_6255[2]),
        .O(over_thresh_24_fu_3081_p3[4]));
  FDRE \over_thresh_24_reg_6275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3081_p3[0]),
        .Q(over_thresh_24_reg_6275[0]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3081_p3[1]),
        .Q(over_thresh_24_reg_6275[1]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3081_p3[2]),
        .Q(over_thresh_24_reg_6275[2]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3081_p3[3]),
        .Q(over_thresh_24_reg_6275[3]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3081_p3[4]),
        .Q(over_thresh_24_reg_6275[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_252_reg_7868[0]_i_1 
       (.I0(icmp_ln49_166_reg_7853),
        .I1(over_thresh_249_reg_7847[0]),
        .I2(CO),
        .O(over_thresh_252_fu_4996_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_252_reg_7868[1]_i_1 
       (.I0(over_thresh_249_reg_7847[1]),
        .I1(CO),
        .I2(over_thresh_249_reg_7847[0]),
        .I3(icmp_ln49_166_reg_7853),
        .O(over_thresh_252_fu_4996_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_252_reg_7868[2]_i_1 
       (.I0(over_thresh_249_reg_7847[2]),
        .I1(icmp_ln49_166_reg_7853),
        .I2(over_thresh_249_reg_7847[0]),
        .I3(CO),
        .I4(over_thresh_249_reg_7847[1]),
        .O(over_thresh_252_fu_4996_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_252_reg_7868[3]_i_1 
       (.I0(over_thresh_249_reg_7847[3]),
        .I1(over_thresh_249_reg_7847[1]),
        .I2(CO),
        .I3(over_thresh_249_reg_7847[0]),
        .I4(icmp_ln49_166_reg_7853),
        .I5(over_thresh_249_reg_7847[2]),
        .O(over_thresh_252_fu_4996_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_252_reg_7868[4]_i_1 
       (.I0(over_thresh_249_reg_7847[4]),
        .I1(\over_thresh_252_reg_7868[7]_i_2_n_0 ),
        .O(over_thresh_252_fu_4996_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_252_reg_7868[5]_i_1 
       (.I0(over_thresh_249_reg_7847[5]),
        .I1(\over_thresh_252_reg_7868[7]_i_2_n_0 ),
        .I2(over_thresh_249_reg_7847[4]),
        .O(over_thresh_252_fu_4996_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_252_reg_7868[6]_i_1 
       (.I0(over_thresh_249_reg_7847[6]),
        .I1(over_thresh_249_reg_7847[4]),
        .I2(\over_thresh_252_reg_7868[7]_i_2_n_0 ),
        .I3(over_thresh_249_reg_7847[5]),
        .O(over_thresh_252_fu_4996_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_252_reg_7868[7]_i_1 
       (.I0(over_thresh_249_reg_7847[7]),
        .I1(over_thresh_249_reg_7847[5]),
        .I2(\over_thresh_252_reg_7868[7]_i_2_n_0 ),
        .I3(over_thresh_249_reg_7847[4]),
        .I4(over_thresh_249_reg_7847[6]),
        .O(over_thresh_252_fu_4996_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_252_reg_7868[7]_i_2 
       (.I0(over_thresh_249_reg_7847[3]),
        .I1(over_thresh_249_reg_7847[1]),
        .I2(CO),
        .I3(over_thresh_249_reg_7847[0]),
        .I4(icmp_ln49_166_reg_7853),
        .I5(over_thresh_249_reg_7847[2]),
        .O(\over_thresh_252_reg_7868[7]_i_2_n_0 ));
  FDRE \over_thresh_252_reg_7868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[0]),
        .Q(over_thresh_252_reg_7868[0]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[1]),
        .Q(over_thresh_252_reg_7868[1]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[2]),
        .Q(over_thresh_252_reg_7868[2]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[3]),
        .Q(over_thresh_252_reg_7868[3]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[4]),
        .Q(over_thresh_252_reg_7868[4]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[5]),
        .Q(over_thresh_252_reg_7868[5]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[6]),
        .Q(over_thresh_252_reg_7868[6]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4996_p3[7]),
        .Q(over_thresh_252_reg_7868[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_255_reg_7889[0]_i_1 
       (.I0(icmp_ln49_168_reg_7874),
        .I1(over_thresh_252_reg_7868[0]),
        .I2(CO),
        .O(over_thresh_255_fu_5021_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_255_reg_7889[1]_i_1 
       (.I0(over_thresh_252_reg_7868[1]),
        .I1(CO),
        .I2(over_thresh_252_reg_7868[0]),
        .I3(icmp_ln49_168_reg_7874),
        .O(over_thresh_255_fu_5021_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_255_reg_7889[2]_i_1 
       (.I0(over_thresh_252_reg_7868[2]),
        .I1(icmp_ln49_168_reg_7874),
        .I2(over_thresh_252_reg_7868[0]),
        .I3(CO),
        .I4(over_thresh_252_reg_7868[1]),
        .O(over_thresh_255_fu_5021_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_255_reg_7889[3]_i_1 
       (.I0(over_thresh_252_reg_7868[3]),
        .I1(over_thresh_252_reg_7868[1]),
        .I2(CO),
        .I3(over_thresh_252_reg_7868[0]),
        .I4(icmp_ln49_168_reg_7874),
        .I5(over_thresh_252_reg_7868[2]),
        .O(over_thresh_255_fu_5021_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_255_reg_7889[4]_i_1 
       (.I0(over_thresh_252_reg_7868[4]),
        .I1(\over_thresh_255_reg_7889[7]_i_2_n_0 ),
        .O(over_thresh_255_fu_5021_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_255_reg_7889[5]_i_1 
       (.I0(over_thresh_252_reg_7868[5]),
        .I1(\over_thresh_255_reg_7889[7]_i_2_n_0 ),
        .I2(over_thresh_252_reg_7868[4]),
        .O(over_thresh_255_fu_5021_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_255_reg_7889[6]_i_1 
       (.I0(over_thresh_252_reg_7868[6]),
        .I1(over_thresh_252_reg_7868[4]),
        .I2(\over_thresh_255_reg_7889[7]_i_2_n_0 ),
        .I3(over_thresh_252_reg_7868[5]),
        .O(over_thresh_255_fu_5021_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_255_reg_7889[7]_i_1 
       (.I0(over_thresh_252_reg_7868[7]),
        .I1(over_thresh_252_reg_7868[5]),
        .I2(\over_thresh_255_reg_7889[7]_i_2_n_0 ),
        .I3(over_thresh_252_reg_7868[4]),
        .I4(over_thresh_252_reg_7868[6]),
        .O(over_thresh_255_fu_5021_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_255_reg_7889[7]_i_2 
       (.I0(over_thresh_252_reg_7868[3]),
        .I1(over_thresh_252_reg_7868[1]),
        .I2(CO),
        .I3(over_thresh_252_reg_7868[0]),
        .I4(icmp_ln49_168_reg_7874),
        .I5(over_thresh_252_reg_7868[2]),
        .O(\over_thresh_255_reg_7889[7]_i_2_n_0 ));
  FDRE \over_thresh_255_reg_7889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[0]),
        .Q(over_thresh_255_reg_7889[0]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[1]),
        .Q(over_thresh_255_reg_7889[1]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[2]),
        .Q(over_thresh_255_reg_7889[2]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[3]),
        .Q(over_thresh_255_reg_7889[3]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[4]),
        .Q(over_thresh_255_reg_7889[4]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[5]),
        .Q(over_thresh_255_reg_7889[5]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[6]),
        .Q(over_thresh_255_reg_7889[6]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5021_p3[7]),
        .Q(over_thresh_255_reg_7889[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_258_reg_7910[0]_i_1 
       (.I0(icmp_ln49_170_reg_7895),
        .I1(over_thresh_255_reg_7889[0]),
        .I2(CO),
        .O(over_thresh_258_fu_5046_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_258_reg_7910[1]_i_1 
       (.I0(over_thresh_255_reg_7889[1]),
        .I1(CO),
        .I2(over_thresh_255_reg_7889[0]),
        .I3(icmp_ln49_170_reg_7895),
        .O(over_thresh_258_fu_5046_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_258_reg_7910[2]_i_1 
       (.I0(over_thresh_255_reg_7889[2]),
        .I1(icmp_ln49_170_reg_7895),
        .I2(over_thresh_255_reg_7889[0]),
        .I3(CO),
        .I4(over_thresh_255_reg_7889[1]),
        .O(over_thresh_258_fu_5046_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_258_reg_7910[3]_i_1 
       (.I0(over_thresh_255_reg_7889[3]),
        .I1(over_thresh_255_reg_7889[1]),
        .I2(CO),
        .I3(over_thresh_255_reg_7889[0]),
        .I4(icmp_ln49_170_reg_7895),
        .I5(over_thresh_255_reg_7889[2]),
        .O(over_thresh_258_fu_5046_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_258_reg_7910[4]_i_1 
       (.I0(over_thresh_255_reg_7889[4]),
        .I1(\over_thresh_258_reg_7910[7]_i_2_n_0 ),
        .O(over_thresh_258_fu_5046_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_258_reg_7910[5]_i_1 
       (.I0(over_thresh_255_reg_7889[5]),
        .I1(\over_thresh_258_reg_7910[7]_i_2_n_0 ),
        .I2(over_thresh_255_reg_7889[4]),
        .O(over_thresh_258_fu_5046_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_258_reg_7910[6]_i_1 
       (.I0(over_thresh_255_reg_7889[6]),
        .I1(over_thresh_255_reg_7889[4]),
        .I2(\over_thresh_258_reg_7910[7]_i_2_n_0 ),
        .I3(over_thresh_255_reg_7889[5]),
        .O(over_thresh_258_fu_5046_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_258_reg_7910[7]_i_1 
       (.I0(over_thresh_255_reg_7889[7]),
        .I1(over_thresh_255_reg_7889[5]),
        .I2(\over_thresh_258_reg_7910[7]_i_2_n_0 ),
        .I3(over_thresh_255_reg_7889[4]),
        .I4(over_thresh_255_reg_7889[6]),
        .O(over_thresh_258_fu_5046_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_258_reg_7910[7]_i_2 
       (.I0(over_thresh_255_reg_7889[3]),
        .I1(over_thresh_255_reg_7889[1]),
        .I2(CO),
        .I3(over_thresh_255_reg_7889[0]),
        .I4(icmp_ln49_170_reg_7895),
        .I5(over_thresh_255_reg_7889[2]),
        .O(\over_thresh_258_reg_7910[7]_i_2_n_0 ));
  FDRE \over_thresh_258_reg_7910_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[0]),
        .Q(over_thresh_258_reg_7910[0]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[1]),
        .Q(over_thresh_258_reg_7910[1]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[2]),
        .Q(over_thresh_258_reg_7910[2]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[3]),
        .Q(over_thresh_258_reg_7910[3]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[4]),
        .Q(over_thresh_258_reg_7910[4]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[5]),
        .Q(over_thresh_258_reg_7910[5]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[6]),
        .Q(over_thresh_258_reg_7910[6]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7910_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5046_p3[7]),
        .Q(over_thresh_258_reg_7910[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_261_reg_7931[0]_i_1 
       (.I0(icmp_ln49_172_reg_7916),
        .I1(over_thresh_258_reg_7910[0]),
        .I2(CO),
        .O(over_thresh_261_fu_5071_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_261_reg_7931[1]_i_1 
       (.I0(over_thresh_258_reg_7910[1]),
        .I1(CO),
        .I2(over_thresh_258_reg_7910[0]),
        .I3(icmp_ln49_172_reg_7916),
        .O(over_thresh_261_fu_5071_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_261_reg_7931[2]_i_1 
       (.I0(over_thresh_258_reg_7910[2]),
        .I1(icmp_ln49_172_reg_7916),
        .I2(over_thresh_258_reg_7910[0]),
        .I3(CO),
        .I4(over_thresh_258_reg_7910[1]),
        .O(over_thresh_261_fu_5071_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_261_reg_7931[3]_i_1 
       (.I0(over_thresh_258_reg_7910[3]),
        .I1(over_thresh_258_reg_7910[1]),
        .I2(CO),
        .I3(over_thresh_258_reg_7910[0]),
        .I4(icmp_ln49_172_reg_7916),
        .I5(over_thresh_258_reg_7910[2]),
        .O(over_thresh_261_fu_5071_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_261_reg_7931[4]_i_1 
       (.I0(over_thresh_258_reg_7910[4]),
        .I1(\over_thresh_261_reg_7931[7]_i_2_n_0 ),
        .O(over_thresh_261_fu_5071_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_261_reg_7931[5]_i_1 
       (.I0(over_thresh_258_reg_7910[5]),
        .I1(\over_thresh_261_reg_7931[7]_i_2_n_0 ),
        .I2(over_thresh_258_reg_7910[4]),
        .O(over_thresh_261_fu_5071_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_261_reg_7931[6]_i_1 
       (.I0(over_thresh_258_reg_7910[6]),
        .I1(over_thresh_258_reg_7910[4]),
        .I2(\over_thresh_261_reg_7931[7]_i_2_n_0 ),
        .I3(over_thresh_258_reg_7910[5]),
        .O(over_thresh_261_fu_5071_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_261_reg_7931[7]_i_1 
       (.I0(over_thresh_258_reg_7910[7]),
        .I1(over_thresh_258_reg_7910[5]),
        .I2(\over_thresh_261_reg_7931[7]_i_2_n_0 ),
        .I3(over_thresh_258_reg_7910[4]),
        .I4(over_thresh_258_reg_7910[6]),
        .O(over_thresh_261_fu_5071_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_261_reg_7931[7]_i_2 
       (.I0(over_thresh_258_reg_7910[3]),
        .I1(over_thresh_258_reg_7910[1]),
        .I2(CO),
        .I3(over_thresh_258_reg_7910[0]),
        .I4(icmp_ln49_172_reg_7916),
        .I5(over_thresh_258_reg_7910[2]),
        .O(\over_thresh_261_reg_7931[7]_i_2_n_0 ));
  FDRE \over_thresh_261_reg_7931_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[0]),
        .Q(over_thresh_261_reg_7931[0]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[1]),
        .Q(over_thresh_261_reg_7931[1]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[2]),
        .Q(over_thresh_261_reg_7931[2]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[3]),
        .Q(over_thresh_261_reg_7931[3]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[4]),
        .Q(over_thresh_261_reg_7931[4]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[5]),
        .Q(over_thresh_261_reg_7931[5]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[6]),
        .Q(over_thresh_261_reg_7931[6]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7931_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5071_p3[7]),
        .Q(over_thresh_261_reg_7931[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_264_reg_7952[0]_i_1 
       (.I0(icmp_ln49_174_reg_7937),
        .I1(over_thresh_261_reg_7931[0]),
        .I2(CO),
        .O(over_thresh_264_fu_5096_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_264_reg_7952[1]_i_1 
       (.I0(over_thresh_261_reg_7931[1]),
        .I1(CO),
        .I2(over_thresh_261_reg_7931[0]),
        .I3(icmp_ln49_174_reg_7937),
        .O(over_thresh_264_fu_5096_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_264_reg_7952[2]_i_1 
       (.I0(over_thresh_261_reg_7931[2]),
        .I1(icmp_ln49_174_reg_7937),
        .I2(over_thresh_261_reg_7931[0]),
        .I3(CO),
        .I4(over_thresh_261_reg_7931[1]),
        .O(over_thresh_264_fu_5096_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_264_reg_7952[3]_i_1 
       (.I0(over_thresh_261_reg_7931[3]),
        .I1(over_thresh_261_reg_7931[1]),
        .I2(CO),
        .I3(over_thresh_261_reg_7931[0]),
        .I4(icmp_ln49_174_reg_7937),
        .I5(over_thresh_261_reg_7931[2]),
        .O(over_thresh_264_fu_5096_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_264_reg_7952[4]_i_1 
       (.I0(over_thresh_261_reg_7931[4]),
        .I1(\over_thresh_264_reg_7952[7]_i_2_n_0 ),
        .O(over_thresh_264_fu_5096_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_264_reg_7952[5]_i_1 
       (.I0(over_thresh_261_reg_7931[5]),
        .I1(\over_thresh_264_reg_7952[7]_i_2_n_0 ),
        .I2(over_thresh_261_reg_7931[4]),
        .O(over_thresh_264_fu_5096_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_264_reg_7952[6]_i_1 
       (.I0(over_thresh_261_reg_7931[6]),
        .I1(over_thresh_261_reg_7931[4]),
        .I2(\over_thresh_264_reg_7952[7]_i_2_n_0 ),
        .I3(over_thresh_261_reg_7931[5]),
        .O(over_thresh_264_fu_5096_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_264_reg_7952[7]_i_1 
       (.I0(over_thresh_261_reg_7931[7]),
        .I1(over_thresh_261_reg_7931[5]),
        .I2(\over_thresh_264_reg_7952[7]_i_2_n_0 ),
        .I3(over_thresh_261_reg_7931[4]),
        .I4(over_thresh_261_reg_7931[6]),
        .O(over_thresh_264_fu_5096_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_264_reg_7952[7]_i_2 
       (.I0(over_thresh_261_reg_7931[3]),
        .I1(over_thresh_261_reg_7931[1]),
        .I2(CO),
        .I3(over_thresh_261_reg_7931[0]),
        .I4(icmp_ln49_174_reg_7937),
        .I5(over_thresh_261_reg_7931[2]),
        .O(\over_thresh_264_reg_7952[7]_i_2_n_0 ));
  FDRE \over_thresh_264_reg_7952_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[0]),
        .Q(over_thresh_264_reg_7952[0]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[1]),
        .Q(over_thresh_264_reg_7952[1]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[2]),
        .Q(over_thresh_264_reg_7952[2]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[3]),
        .Q(over_thresh_264_reg_7952[3]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[4]),
        .Q(over_thresh_264_reg_7952[4]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[5]),
        .Q(over_thresh_264_reg_7952[5]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[6]),
        .Q(over_thresh_264_reg_7952[6]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7952_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5096_p3[7]),
        .Q(over_thresh_264_reg_7952[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_267_reg_7973[0]_i_1 
       (.I0(icmp_ln49_176_reg_7958),
        .I1(over_thresh_264_reg_7952[0]),
        .I2(CO),
        .O(over_thresh_267_fu_5121_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_267_reg_7973[1]_i_1 
       (.I0(over_thresh_264_reg_7952[1]),
        .I1(CO),
        .I2(over_thresh_264_reg_7952[0]),
        .I3(icmp_ln49_176_reg_7958),
        .O(over_thresh_267_fu_5121_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_267_reg_7973[2]_i_1 
       (.I0(over_thresh_264_reg_7952[2]),
        .I1(icmp_ln49_176_reg_7958),
        .I2(over_thresh_264_reg_7952[0]),
        .I3(CO),
        .I4(over_thresh_264_reg_7952[1]),
        .O(over_thresh_267_fu_5121_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_267_reg_7973[3]_i_1 
       (.I0(over_thresh_264_reg_7952[3]),
        .I1(over_thresh_264_reg_7952[1]),
        .I2(CO),
        .I3(over_thresh_264_reg_7952[0]),
        .I4(icmp_ln49_176_reg_7958),
        .I5(over_thresh_264_reg_7952[2]),
        .O(over_thresh_267_fu_5121_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_267_reg_7973[4]_i_1 
       (.I0(over_thresh_264_reg_7952[4]),
        .I1(\over_thresh_267_reg_7973[7]_i_2_n_0 ),
        .O(over_thresh_267_fu_5121_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_267_reg_7973[5]_i_1 
       (.I0(over_thresh_264_reg_7952[5]),
        .I1(\over_thresh_267_reg_7973[7]_i_2_n_0 ),
        .I2(over_thresh_264_reg_7952[4]),
        .O(over_thresh_267_fu_5121_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_267_reg_7973[6]_i_1 
       (.I0(over_thresh_264_reg_7952[6]),
        .I1(over_thresh_264_reg_7952[4]),
        .I2(\over_thresh_267_reg_7973[7]_i_2_n_0 ),
        .I3(over_thresh_264_reg_7952[5]),
        .O(over_thresh_267_fu_5121_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_267_reg_7973[7]_i_1 
       (.I0(over_thresh_264_reg_7952[7]),
        .I1(over_thresh_264_reg_7952[5]),
        .I2(\over_thresh_267_reg_7973[7]_i_2_n_0 ),
        .I3(over_thresh_264_reg_7952[4]),
        .I4(over_thresh_264_reg_7952[6]),
        .O(over_thresh_267_fu_5121_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_267_reg_7973[7]_i_2 
       (.I0(over_thresh_264_reg_7952[3]),
        .I1(over_thresh_264_reg_7952[1]),
        .I2(CO),
        .I3(over_thresh_264_reg_7952[0]),
        .I4(icmp_ln49_176_reg_7958),
        .I5(over_thresh_264_reg_7952[2]),
        .O(\over_thresh_267_reg_7973[7]_i_2_n_0 ));
  FDRE \over_thresh_267_reg_7973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[0]),
        .Q(over_thresh_267_reg_7973[0]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[1]),
        .Q(over_thresh_267_reg_7973[1]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[2]),
        .Q(over_thresh_267_reg_7973[2]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[3]),
        .Q(over_thresh_267_reg_7973[3]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[4]),
        .Q(over_thresh_267_reg_7973[4]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[5]),
        .Q(over_thresh_267_reg_7973[5]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[6]),
        .Q(over_thresh_267_reg_7973[6]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7973_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5121_p3[7]),
        .Q(over_thresh_267_reg_7973[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_270_reg_7994[0]_i_1 
       (.I0(icmp_ln49_178_reg_7979),
        .I1(over_thresh_267_reg_7973[0]),
        .I2(CO),
        .O(over_thresh_270_fu_5146_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_270_reg_7994[1]_i_1 
       (.I0(over_thresh_267_reg_7973[1]),
        .I1(CO),
        .I2(over_thresh_267_reg_7973[0]),
        .I3(icmp_ln49_178_reg_7979),
        .O(over_thresh_270_fu_5146_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_270_reg_7994[2]_i_1 
       (.I0(over_thresh_267_reg_7973[2]),
        .I1(icmp_ln49_178_reg_7979),
        .I2(over_thresh_267_reg_7973[0]),
        .I3(CO),
        .I4(over_thresh_267_reg_7973[1]),
        .O(over_thresh_270_fu_5146_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_270_reg_7994[3]_i_1 
       (.I0(over_thresh_267_reg_7973[3]),
        .I1(over_thresh_267_reg_7973[1]),
        .I2(CO),
        .I3(over_thresh_267_reg_7973[0]),
        .I4(icmp_ln49_178_reg_7979),
        .I5(over_thresh_267_reg_7973[2]),
        .O(over_thresh_270_fu_5146_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_270_reg_7994[4]_i_1 
       (.I0(over_thresh_267_reg_7973[4]),
        .I1(\over_thresh_270_reg_7994[7]_i_2_n_0 ),
        .O(over_thresh_270_fu_5146_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_270_reg_7994[5]_i_1 
       (.I0(over_thresh_267_reg_7973[5]),
        .I1(\over_thresh_270_reg_7994[7]_i_2_n_0 ),
        .I2(over_thresh_267_reg_7973[4]),
        .O(over_thresh_270_fu_5146_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_270_reg_7994[6]_i_1 
       (.I0(over_thresh_267_reg_7973[6]),
        .I1(over_thresh_267_reg_7973[4]),
        .I2(\over_thresh_270_reg_7994[7]_i_2_n_0 ),
        .I3(over_thresh_267_reg_7973[5]),
        .O(over_thresh_270_fu_5146_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_270_reg_7994[7]_i_1 
       (.I0(over_thresh_267_reg_7973[7]),
        .I1(over_thresh_267_reg_7973[5]),
        .I2(\over_thresh_270_reg_7994[7]_i_2_n_0 ),
        .I3(over_thresh_267_reg_7973[4]),
        .I4(over_thresh_267_reg_7973[6]),
        .O(over_thresh_270_fu_5146_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_270_reg_7994[7]_i_2 
       (.I0(over_thresh_267_reg_7973[3]),
        .I1(over_thresh_267_reg_7973[1]),
        .I2(CO),
        .I3(over_thresh_267_reg_7973[0]),
        .I4(icmp_ln49_178_reg_7979),
        .I5(over_thresh_267_reg_7973[2]),
        .O(\over_thresh_270_reg_7994[7]_i_2_n_0 ));
  FDRE \over_thresh_270_reg_7994_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[0]),
        .Q(over_thresh_270_reg_7994[0]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[1]),
        .Q(over_thresh_270_reg_7994[1]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[2]),
        .Q(over_thresh_270_reg_7994[2]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[3]),
        .Q(over_thresh_270_reg_7994[3]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[4]),
        .Q(over_thresh_270_reg_7994[4]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[5]),
        .Q(over_thresh_270_reg_7994[5]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[6]),
        .Q(over_thresh_270_reg_7994[6]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7994_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5146_p3[7]),
        .Q(over_thresh_270_reg_7994[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_273_reg_8015[0]_i_1 
       (.I0(icmp_ln49_180_reg_8000),
        .I1(over_thresh_270_reg_7994[0]),
        .I2(CO),
        .O(over_thresh_273_fu_5171_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_273_reg_8015[1]_i_1 
       (.I0(over_thresh_270_reg_7994[1]),
        .I1(CO),
        .I2(over_thresh_270_reg_7994[0]),
        .I3(icmp_ln49_180_reg_8000),
        .O(over_thresh_273_fu_5171_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_273_reg_8015[2]_i_1 
       (.I0(over_thresh_270_reg_7994[2]),
        .I1(icmp_ln49_180_reg_8000),
        .I2(over_thresh_270_reg_7994[0]),
        .I3(CO),
        .I4(over_thresh_270_reg_7994[1]),
        .O(over_thresh_273_fu_5171_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_273_reg_8015[3]_i_1 
       (.I0(over_thresh_270_reg_7994[3]),
        .I1(over_thresh_270_reg_7994[1]),
        .I2(CO),
        .I3(over_thresh_270_reg_7994[0]),
        .I4(icmp_ln49_180_reg_8000),
        .I5(over_thresh_270_reg_7994[2]),
        .O(over_thresh_273_fu_5171_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_273_reg_8015[4]_i_1 
       (.I0(over_thresh_270_reg_7994[4]),
        .I1(\over_thresh_273_reg_8015[7]_i_2_n_0 ),
        .O(over_thresh_273_fu_5171_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_273_reg_8015[5]_i_1 
       (.I0(over_thresh_270_reg_7994[5]),
        .I1(\over_thresh_273_reg_8015[7]_i_2_n_0 ),
        .I2(over_thresh_270_reg_7994[4]),
        .O(over_thresh_273_fu_5171_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_273_reg_8015[6]_i_1 
       (.I0(over_thresh_270_reg_7994[6]),
        .I1(over_thresh_270_reg_7994[4]),
        .I2(\over_thresh_273_reg_8015[7]_i_2_n_0 ),
        .I3(over_thresh_270_reg_7994[5]),
        .O(over_thresh_273_fu_5171_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_273_reg_8015[7]_i_1 
       (.I0(over_thresh_270_reg_7994[7]),
        .I1(over_thresh_270_reg_7994[5]),
        .I2(\over_thresh_273_reg_8015[7]_i_2_n_0 ),
        .I3(over_thresh_270_reg_7994[4]),
        .I4(over_thresh_270_reg_7994[6]),
        .O(over_thresh_273_fu_5171_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_273_reg_8015[7]_i_2 
       (.I0(over_thresh_270_reg_7994[3]),
        .I1(over_thresh_270_reg_7994[1]),
        .I2(CO),
        .I3(over_thresh_270_reg_7994[0]),
        .I4(icmp_ln49_180_reg_8000),
        .I5(over_thresh_270_reg_7994[2]),
        .O(\over_thresh_273_reg_8015[7]_i_2_n_0 ));
  FDRE \over_thresh_273_reg_8015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[0]),
        .Q(over_thresh_273_reg_8015[0]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[1]),
        .Q(over_thresh_273_reg_8015[1]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[2]),
        .Q(over_thresh_273_reg_8015[2]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[3]),
        .Q(over_thresh_273_reg_8015[3]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[4]),
        .Q(over_thresh_273_reg_8015[4]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[5]),
        .Q(over_thresh_273_reg_8015[5]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[6]),
        .Q(over_thresh_273_reg_8015[6]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5171_p3[7]),
        .Q(over_thresh_273_reg_8015[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_276_reg_8036[0]_i_1 
       (.I0(icmp_ln49_182_reg_8021),
        .I1(over_thresh_273_reg_8015[0]),
        .I2(CO),
        .O(over_thresh_276_fu_5196_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_276_reg_8036[1]_i_1 
       (.I0(over_thresh_273_reg_8015[1]),
        .I1(CO),
        .I2(over_thresh_273_reg_8015[0]),
        .I3(icmp_ln49_182_reg_8021),
        .O(over_thresh_276_fu_5196_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_276_reg_8036[2]_i_1 
       (.I0(over_thresh_273_reg_8015[2]),
        .I1(icmp_ln49_182_reg_8021),
        .I2(over_thresh_273_reg_8015[0]),
        .I3(CO),
        .I4(over_thresh_273_reg_8015[1]),
        .O(over_thresh_276_fu_5196_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_276_reg_8036[3]_i_1 
       (.I0(over_thresh_273_reg_8015[3]),
        .I1(over_thresh_273_reg_8015[1]),
        .I2(CO),
        .I3(over_thresh_273_reg_8015[0]),
        .I4(icmp_ln49_182_reg_8021),
        .I5(over_thresh_273_reg_8015[2]),
        .O(over_thresh_276_fu_5196_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_276_reg_8036[4]_i_1 
       (.I0(over_thresh_273_reg_8015[4]),
        .I1(\over_thresh_276_reg_8036[7]_i_2_n_0 ),
        .O(over_thresh_276_fu_5196_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_276_reg_8036[5]_i_1 
       (.I0(over_thresh_273_reg_8015[5]),
        .I1(\over_thresh_276_reg_8036[7]_i_2_n_0 ),
        .I2(over_thresh_273_reg_8015[4]),
        .O(over_thresh_276_fu_5196_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_276_reg_8036[6]_i_1 
       (.I0(over_thresh_273_reg_8015[6]),
        .I1(over_thresh_273_reg_8015[4]),
        .I2(\over_thresh_276_reg_8036[7]_i_2_n_0 ),
        .I3(over_thresh_273_reg_8015[5]),
        .O(over_thresh_276_fu_5196_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_276_reg_8036[7]_i_1 
       (.I0(over_thresh_273_reg_8015[7]),
        .I1(over_thresh_273_reg_8015[5]),
        .I2(\over_thresh_276_reg_8036[7]_i_2_n_0 ),
        .I3(over_thresh_273_reg_8015[4]),
        .I4(over_thresh_273_reg_8015[6]),
        .O(over_thresh_276_fu_5196_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_276_reg_8036[7]_i_2 
       (.I0(over_thresh_273_reg_8015[3]),
        .I1(over_thresh_273_reg_8015[1]),
        .I2(CO),
        .I3(over_thresh_273_reg_8015[0]),
        .I4(icmp_ln49_182_reg_8021),
        .I5(over_thresh_273_reg_8015[2]),
        .O(\over_thresh_276_reg_8036[7]_i_2_n_0 ));
  FDRE \over_thresh_276_reg_8036_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[0]),
        .Q(over_thresh_276_reg_8036[0]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[1]),
        .Q(over_thresh_276_reg_8036[1]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[2]),
        .Q(over_thresh_276_reg_8036[2]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[3]),
        .Q(over_thresh_276_reg_8036[3]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[4]),
        .Q(over_thresh_276_reg_8036[4]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[5]),
        .Q(over_thresh_276_reg_8036[5]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[6]),
        .Q(over_thresh_276_reg_8036[6]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8036_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5196_p3[7]),
        .Q(over_thresh_276_reg_8036[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_279_reg_8057[0]_i_1 
       (.I0(icmp_ln49_184_reg_8042),
        .I1(over_thresh_276_reg_8036[0]),
        .I2(CO),
        .O(over_thresh_279_fu_5221_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_279_reg_8057[1]_i_1 
       (.I0(over_thresh_276_reg_8036[1]),
        .I1(CO),
        .I2(over_thresh_276_reg_8036[0]),
        .I3(icmp_ln49_184_reg_8042),
        .O(over_thresh_279_fu_5221_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_279_reg_8057[2]_i_1 
       (.I0(over_thresh_276_reg_8036[2]),
        .I1(icmp_ln49_184_reg_8042),
        .I2(over_thresh_276_reg_8036[0]),
        .I3(CO),
        .I4(over_thresh_276_reg_8036[1]),
        .O(over_thresh_279_fu_5221_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_279_reg_8057[3]_i_1 
       (.I0(over_thresh_276_reg_8036[3]),
        .I1(over_thresh_276_reg_8036[1]),
        .I2(CO),
        .I3(over_thresh_276_reg_8036[0]),
        .I4(icmp_ln49_184_reg_8042),
        .I5(over_thresh_276_reg_8036[2]),
        .O(over_thresh_279_fu_5221_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_279_reg_8057[4]_i_1 
       (.I0(over_thresh_276_reg_8036[4]),
        .I1(\over_thresh_279_reg_8057[7]_i_2_n_0 ),
        .O(over_thresh_279_fu_5221_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_279_reg_8057[5]_i_1 
       (.I0(over_thresh_276_reg_8036[5]),
        .I1(\over_thresh_279_reg_8057[7]_i_2_n_0 ),
        .I2(over_thresh_276_reg_8036[4]),
        .O(over_thresh_279_fu_5221_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_279_reg_8057[6]_i_1 
       (.I0(over_thresh_276_reg_8036[6]),
        .I1(over_thresh_276_reg_8036[4]),
        .I2(\over_thresh_279_reg_8057[7]_i_2_n_0 ),
        .I3(over_thresh_276_reg_8036[5]),
        .O(over_thresh_279_fu_5221_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_279_reg_8057[7]_i_1 
       (.I0(over_thresh_276_reg_8036[7]),
        .I1(over_thresh_276_reg_8036[5]),
        .I2(\over_thresh_279_reg_8057[7]_i_2_n_0 ),
        .I3(over_thresh_276_reg_8036[4]),
        .I4(over_thresh_276_reg_8036[6]),
        .O(over_thresh_279_fu_5221_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_279_reg_8057[7]_i_2 
       (.I0(over_thresh_276_reg_8036[3]),
        .I1(over_thresh_276_reg_8036[1]),
        .I2(CO),
        .I3(over_thresh_276_reg_8036[0]),
        .I4(icmp_ln49_184_reg_8042),
        .I5(over_thresh_276_reg_8036[2]),
        .O(\over_thresh_279_reg_8057[7]_i_2_n_0 ));
  FDRE \over_thresh_279_reg_8057_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[0]),
        .Q(over_thresh_279_reg_8057[0]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[1]),
        .Q(over_thresh_279_reg_8057[1]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[2]),
        .Q(over_thresh_279_reg_8057[2]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[3]),
        .Q(over_thresh_279_reg_8057[3]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[4]),
        .Q(over_thresh_279_reg_8057[4]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[5]),
        .Q(over_thresh_279_reg_8057[5]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[6]),
        .Q(over_thresh_279_reg_8057[6]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8057_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5221_p3[7]),
        .Q(over_thresh_279_reg_8057[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_27_reg_6296[0]_i_1 
       (.I0(icmp_ln49_16_reg_6281),
        .I1(over_thresh_24_reg_6275[0]),
        .I2(CO),
        .O(over_thresh_27_fu_3106_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_27_reg_6296[1]_i_1 
       (.I0(over_thresh_24_reg_6275[1]),
        .I1(CO),
        .I2(over_thresh_24_reg_6275[0]),
        .I3(icmp_ln49_16_reg_6281),
        .O(over_thresh_27_fu_3106_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_27_reg_6296[2]_i_1 
       (.I0(over_thresh_24_reg_6275[2]),
        .I1(icmp_ln49_16_reg_6281),
        .I2(over_thresh_24_reg_6275[0]),
        .I3(CO),
        .I4(over_thresh_24_reg_6275[1]),
        .O(over_thresh_27_fu_3106_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_27_reg_6296[3]_i_1 
       (.I0(over_thresh_24_reg_6275[3]),
        .I1(over_thresh_24_reg_6275[1]),
        .I2(CO),
        .I3(over_thresh_24_reg_6275[0]),
        .I4(icmp_ln49_16_reg_6281),
        .I5(over_thresh_24_reg_6275[2]),
        .O(over_thresh_27_fu_3106_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_27_reg_6296[4]_i_1 
       (.I0(over_thresh_24_reg_6275[4]),
        .I1(\over_thresh_27_reg_6296[4]_i_2_n_0 ),
        .I2(over_thresh_24_reg_6275[3]),
        .O(over_thresh_27_fu_3106_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_27_reg_6296[4]_i_2 
       (.I0(over_thresh_24_reg_6275[2]),
        .I1(icmp_ln49_16_reg_6281),
        .I2(over_thresh_24_reg_6275[0]),
        .I3(CO),
        .I4(over_thresh_24_reg_6275[1]),
        .O(\over_thresh_27_reg_6296[4]_i_2_n_0 ));
  FDRE \over_thresh_27_reg_6296_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3106_p3[0]),
        .Q(over_thresh_27_reg_6296[0]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6296_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3106_p3[1]),
        .Q(over_thresh_27_reg_6296[1]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6296_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3106_p3[2]),
        .Q(over_thresh_27_reg_6296[2]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6296_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3106_p3[3]),
        .Q(over_thresh_27_reg_6296[3]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6296_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3106_p3[4]),
        .Q(over_thresh_27_reg_6296[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_282_reg_8078[0]_i_1 
       (.I0(icmp_ln49_186_reg_8063),
        .I1(over_thresh_279_reg_8057[0]),
        .I2(CO),
        .O(over_thresh_282_fu_5246_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_282_reg_8078[1]_i_1 
       (.I0(over_thresh_279_reg_8057[1]),
        .I1(CO),
        .I2(over_thresh_279_reg_8057[0]),
        .I3(icmp_ln49_186_reg_8063),
        .O(over_thresh_282_fu_5246_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_282_reg_8078[2]_i_1 
       (.I0(over_thresh_279_reg_8057[2]),
        .I1(icmp_ln49_186_reg_8063),
        .I2(over_thresh_279_reg_8057[0]),
        .I3(CO),
        .I4(over_thresh_279_reg_8057[1]),
        .O(over_thresh_282_fu_5246_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_282_reg_8078[3]_i_1 
       (.I0(over_thresh_279_reg_8057[3]),
        .I1(over_thresh_279_reg_8057[1]),
        .I2(CO),
        .I3(over_thresh_279_reg_8057[0]),
        .I4(icmp_ln49_186_reg_8063),
        .I5(over_thresh_279_reg_8057[2]),
        .O(over_thresh_282_fu_5246_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_282_reg_8078[4]_i_1 
       (.I0(over_thresh_279_reg_8057[4]),
        .I1(\over_thresh_282_reg_8078[7]_i_2_n_0 ),
        .O(over_thresh_282_fu_5246_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_282_reg_8078[5]_i_1 
       (.I0(over_thresh_279_reg_8057[5]),
        .I1(\over_thresh_282_reg_8078[7]_i_2_n_0 ),
        .I2(over_thresh_279_reg_8057[4]),
        .O(over_thresh_282_fu_5246_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_282_reg_8078[6]_i_1 
       (.I0(over_thresh_279_reg_8057[6]),
        .I1(over_thresh_279_reg_8057[4]),
        .I2(\over_thresh_282_reg_8078[7]_i_2_n_0 ),
        .I3(over_thresh_279_reg_8057[5]),
        .O(over_thresh_282_fu_5246_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_282_reg_8078[7]_i_1 
       (.I0(over_thresh_279_reg_8057[7]),
        .I1(over_thresh_279_reg_8057[5]),
        .I2(\over_thresh_282_reg_8078[7]_i_2_n_0 ),
        .I3(over_thresh_279_reg_8057[4]),
        .I4(over_thresh_279_reg_8057[6]),
        .O(over_thresh_282_fu_5246_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_282_reg_8078[7]_i_2 
       (.I0(over_thresh_279_reg_8057[3]),
        .I1(over_thresh_279_reg_8057[1]),
        .I2(CO),
        .I3(over_thresh_279_reg_8057[0]),
        .I4(icmp_ln49_186_reg_8063),
        .I5(over_thresh_279_reg_8057[2]),
        .O(\over_thresh_282_reg_8078[7]_i_2_n_0 ));
  FDRE \over_thresh_282_reg_8078_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[0]),
        .Q(over_thresh_282_reg_8078[0]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[1]),
        .Q(over_thresh_282_reg_8078[1]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[2]),
        .Q(over_thresh_282_reg_8078[2]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[3]),
        .Q(over_thresh_282_reg_8078[3]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[4]),
        .Q(over_thresh_282_reg_8078[4]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[5]),
        .Q(over_thresh_282_reg_8078[5]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[6]),
        .Q(over_thresh_282_reg_8078[6]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8078_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5246_p3[7]),
        .Q(over_thresh_282_reg_8078[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_285_reg_8099[0]_i_1 
       (.I0(icmp_ln49_188_reg_8084),
        .I1(over_thresh_282_reg_8078[0]),
        .I2(CO),
        .O(over_thresh_285_fu_5271_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_285_reg_8099[1]_i_1 
       (.I0(over_thresh_282_reg_8078[1]),
        .I1(CO),
        .I2(over_thresh_282_reg_8078[0]),
        .I3(icmp_ln49_188_reg_8084),
        .O(over_thresh_285_fu_5271_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_285_reg_8099[2]_i_1 
       (.I0(over_thresh_282_reg_8078[2]),
        .I1(icmp_ln49_188_reg_8084),
        .I2(over_thresh_282_reg_8078[0]),
        .I3(CO),
        .I4(over_thresh_282_reg_8078[1]),
        .O(over_thresh_285_fu_5271_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_285_reg_8099[3]_i_1 
       (.I0(over_thresh_282_reg_8078[3]),
        .I1(over_thresh_282_reg_8078[1]),
        .I2(CO),
        .I3(over_thresh_282_reg_8078[0]),
        .I4(icmp_ln49_188_reg_8084),
        .I5(over_thresh_282_reg_8078[2]),
        .O(over_thresh_285_fu_5271_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_285_reg_8099[4]_i_1 
       (.I0(over_thresh_282_reg_8078[4]),
        .I1(\over_thresh_285_reg_8099[7]_i_2_n_0 ),
        .O(over_thresh_285_fu_5271_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_285_reg_8099[5]_i_1 
       (.I0(over_thresh_282_reg_8078[5]),
        .I1(\over_thresh_285_reg_8099[7]_i_2_n_0 ),
        .I2(over_thresh_282_reg_8078[4]),
        .O(over_thresh_285_fu_5271_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_285_reg_8099[6]_i_1 
       (.I0(over_thresh_282_reg_8078[6]),
        .I1(over_thresh_282_reg_8078[4]),
        .I2(\over_thresh_285_reg_8099[7]_i_2_n_0 ),
        .I3(over_thresh_282_reg_8078[5]),
        .O(over_thresh_285_fu_5271_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_285_reg_8099[7]_i_1 
       (.I0(over_thresh_282_reg_8078[7]),
        .I1(over_thresh_282_reg_8078[5]),
        .I2(\over_thresh_285_reg_8099[7]_i_2_n_0 ),
        .I3(over_thresh_282_reg_8078[4]),
        .I4(over_thresh_282_reg_8078[6]),
        .O(over_thresh_285_fu_5271_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_285_reg_8099[7]_i_2 
       (.I0(over_thresh_282_reg_8078[3]),
        .I1(over_thresh_282_reg_8078[1]),
        .I2(CO),
        .I3(over_thresh_282_reg_8078[0]),
        .I4(icmp_ln49_188_reg_8084),
        .I5(over_thresh_282_reg_8078[2]),
        .O(\over_thresh_285_reg_8099[7]_i_2_n_0 ));
  FDRE \over_thresh_285_reg_8099_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[0]),
        .Q(over_thresh_285_reg_8099[0]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[1]),
        .Q(over_thresh_285_reg_8099[1]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[2]),
        .Q(over_thresh_285_reg_8099[2]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[3]),
        .Q(over_thresh_285_reg_8099[3]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[4]),
        .Q(over_thresh_285_reg_8099[4]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[5]),
        .Q(over_thresh_285_reg_8099[5]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[6]),
        .Q(over_thresh_285_reg_8099[6]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8099_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5271_p3[7]),
        .Q(over_thresh_285_reg_8099[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_288_reg_8120[0]_i_1 
       (.I0(icmp_ln49_190_reg_8105),
        .I1(over_thresh_285_reg_8099[0]),
        .I2(CO),
        .O(over_thresh_288_fu_5296_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_288_reg_8120[1]_i_1 
       (.I0(over_thresh_285_reg_8099[1]),
        .I1(CO),
        .I2(over_thresh_285_reg_8099[0]),
        .I3(icmp_ln49_190_reg_8105),
        .O(over_thresh_288_fu_5296_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_288_reg_8120[2]_i_1 
       (.I0(over_thresh_285_reg_8099[2]),
        .I1(icmp_ln49_190_reg_8105),
        .I2(over_thresh_285_reg_8099[0]),
        .I3(CO),
        .I4(over_thresh_285_reg_8099[1]),
        .O(over_thresh_288_fu_5296_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_288_reg_8120[3]_i_1 
       (.I0(over_thresh_285_reg_8099[3]),
        .I1(over_thresh_285_reg_8099[1]),
        .I2(CO),
        .I3(over_thresh_285_reg_8099[0]),
        .I4(icmp_ln49_190_reg_8105),
        .I5(over_thresh_285_reg_8099[2]),
        .O(over_thresh_288_fu_5296_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_288_reg_8120[4]_i_1 
       (.I0(over_thresh_285_reg_8099[4]),
        .I1(\over_thresh_288_reg_8120[7]_i_2_n_0 ),
        .O(over_thresh_288_fu_5296_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_288_reg_8120[5]_i_1 
       (.I0(over_thresh_285_reg_8099[5]),
        .I1(\over_thresh_288_reg_8120[7]_i_2_n_0 ),
        .I2(over_thresh_285_reg_8099[4]),
        .O(over_thresh_288_fu_5296_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_288_reg_8120[6]_i_1 
       (.I0(over_thresh_285_reg_8099[6]),
        .I1(over_thresh_285_reg_8099[4]),
        .I2(\over_thresh_288_reg_8120[7]_i_2_n_0 ),
        .I3(over_thresh_285_reg_8099[5]),
        .O(over_thresh_288_fu_5296_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_288_reg_8120[7]_i_1 
       (.I0(over_thresh_285_reg_8099[7]),
        .I1(over_thresh_285_reg_8099[5]),
        .I2(\over_thresh_288_reg_8120[7]_i_2_n_0 ),
        .I3(over_thresh_285_reg_8099[4]),
        .I4(over_thresh_285_reg_8099[6]),
        .O(over_thresh_288_fu_5296_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_288_reg_8120[7]_i_2 
       (.I0(over_thresh_285_reg_8099[3]),
        .I1(over_thresh_285_reg_8099[1]),
        .I2(CO),
        .I3(over_thresh_285_reg_8099[0]),
        .I4(icmp_ln49_190_reg_8105),
        .I5(over_thresh_285_reg_8099[2]),
        .O(\over_thresh_288_reg_8120[7]_i_2_n_0 ));
  FDRE \over_thresh_288_reg_8120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[0]),
        .Q(over_thresh_288_reg_8120[0]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[1]),
        .Q(over_thresh_288_reg_8120[1]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[2]),
        .Q(over_thresh_288_reg_8120[2]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[3]),
        .Q(over_thresh_288_reg_8120[3]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[4]),
        .Q(over_thresh_288_reg_8120[4]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[5]),
        .Q(over_thresh_288_reg_8120[5]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[6]),
        .Q(over_thresh_288_reg_8120[6]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5296_p3[7]),
        .Q(over_thresh_288_reg_8120[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_291_reg_8141[0]_i_1 
       (.I0(icmp_ln49_192_reg_8126),
        .I1(over_thresh_288_reg_8120[0]),
        .I2(CO),
        .O(over_thresh_291_fu_5321_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_291_reg_8141[1]_i_1 
       (.I0(over_thresh_288_reg_8120[1]),
        .I1(CO),
        .I2(over_thresh_288_reg_8120[0]),
        .I3(icmp_ln49_192_reg_8126),
        .O(over_thresh_291_fu_5321_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_291_reg_8141[2]_i_1 
       (.I0(over_thresh_288_reg_8120[2]),
        .I1(icmp_ln49_192_reg_8126),
        .I2(over_thresh_288_reg_8120[0]),
        .I3(CO),
        .I4(over_thresh_288_reg_8120[1]),
        .O(over_thresh_291_fu_5321_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_291_reg_8141[3]_i_1 
       (.I0(over_thresh_288_reg_8120[3]),
        .I1(over_thresh_288_reg_8120[1]),
        .I2(CO),
        .I3(over_thresh_288_reg_8120[0]),
        .I4(icmp_ln49_192_reg_8126),
        .I5(over_thresh_288_reg_8120[2]),
        .O(over_thresh_291_fu_5321_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_291_reg_8141[4]_i_1 
       (.I0(over_thresh_288_reg_8120[4]),
        .I1(\over_thresh_291_reg_8141[7]_i_2_n_0 ),
        .O(over_thresh_291_fu_5321_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_291_reg_8141[5]_i_1 
       (.I0(over_thresh_288_reg_8120[5]),
        .I1(\over_thresh_291_reg_8141[7]_i_2_n_0 ),
        .I2(over_thresh_288_reg_8120[4]),
        .O(over_thresh_291_fu_5321_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_291_reg_8141[6]_i_1 
       (.I0(over_thresh_288_reg_8120[6]),
        .I1(over_thresh_288_reg_8120[4]),
        .I2(\over_thresh_291_reg_8141[7]_i_2_n_0 ),
        .I3(over_thresh_288_reg_8120[5]),
        .O(over_thresh_291_fu_5321_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_291_reg_8141[7]_i_1 
       (.I0(over_thresh_288_reg_8120[7]),
        .I1(over_thresh_288_reg_8120[5]),
        .I2(\over_thresh_291_reg_8141[7]_i_2_n_0 ),
        .I3(over_thresh_288_reg_8120[4]),
        .I4(over_thresh_288_reg_8120[6]),
        .O(over_thresh_291_fu_5321_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_291_reg_8141[7]_i_2 
       (.I0(over_thresh_288_reg_8120[3]),
        .I1(over_thresh_288_reg_8120[1]),
        .I2(CO),
        .I3(over_thresh_288_reg_8120[0]),
        .I4(icmp_ln49_192_reg_8126),
        .I5(over_thresh_288_reg_8120[2]),
        .O(\over_thresh_291_reg_8141[7]_i_2_n_0 ));
  FDRE \over_thresh_291_reg_8141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[0]),
        .Q(over_thresh_291_reg_8141[0]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[1]),
        .Q(over_thresh_291_reg_8141[1]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[2]),
        .Q(over_thresh_291_reg_8141[2]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[3]),
        .Q(over_thresh_291_reg_8141[3]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[4]),
        .Q(over_thresh_291_reg_8141[4]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[5]),
        .Q(over_thresh_291_reg_8141[5]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[6]),
        .Q(over_thresh_291_reg_8141[6]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5321_p3[7]),
        .Q(over_thresh_291_reg_8141[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_294_reg_8162[0]_i_1 
       (.I0(icmp_ln49_194_reg_8147),
        .I1(over_thresh_291_reg_8141[0]),
        .I2(CO),
        .O(over_thresh_294_fu_5346_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_294_reg_8162[1]_i_1 
       (.I0(over_thresh_291_reg_8141[1]),
        .I1(CO),
        .I2(over_thresh_291_reg_8141[0]),
        .I3(icmp_ln49_194_reg_8147),
        .O(over_thresh_294_fu_5346_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_294_reg_8162[2]_i_1 
       (.I0(over_thresh_291_reg_8141[2]),
        .I1(icmp_ln49_194_reg_8147),
        .I2(over_thresh_291_reg_8141[0]),
        .I3(CO),
        .I4(over_thresh_291_reg_8141[1]),
        .O(over_thresh_294_fu_5346_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_294_reg_8162[3]_i_1 
       (.I0(over_thresh_291_reg_8141[3]),
        .I1(over_thresh_291_reg_8141[1]),
        .I2(CO),
        .I3(over_thresh_291_reg_8141[0]),
        .I4(icmp_ln49_194_reg_8147),
        .I5(over_thresh_291_reg_8141[2]),
        .O(over_thresh_294_fu_5346_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_294_reg_8162[4]_i_1 
       (.I0(over_thresh_291_reg_8141[4]),
        .I1(\over_thresh_294_reg_8162[7]_i_2_n_0 ),
        .O(over_thresh_294_fu_5346_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_294_reg_8162[5]_i_1 
       (.I0(over_thresh_291_reg_8141[5]),
        .I1(\over_thresh_294_reg_8162[7]_i_2_n_0 ),
        .I2(over_thresh_291_reg_8141[4]),
        .O(over_thresh_294_fu_5346_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_294_reg_8162[6]_i_1 
       (.I0(over_thresh_291_reg_8141[6]),
        .I1(over_thresh_291_reg_8141[4]),
        .I2(\over_thresh_294_reg_8162[7]_i_2_n_0 ),
        .I3(over_thresh_291_reg_8141[5]),
        .O(over_thresh_294_fu_5346_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_294_reg_8162[7]_i_1 
       (.I0(over_thresh_291_reg_8141[7]),
        .I1(over_thresh_291_reg_8141[5]),
        .I2(\over_thresh_294_reg_8162[7]_i_2_n_0 ),
        .I3(over_thresh_291_reg_8141[4]),
        .I4(over_thresh_291_reg_8141[6]),
        .O(over_thresh_294_fu_5346_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_294_reg_8162[7]_i_2 
       (.I0(over_thresh_291_reg_8141[3]),
        .I1(over_thresh_291_reg_8141[1]),
        .I2(CO),
        .I3(over_thresh_291_reg_8141[0]),
        .I4(icmp_ln49_194_reg_8147),
        .I5(over_thresh_291_reg_8141[2]),
        .O(\over_thresh_294_reg_8162[7]_i_2_n_0 ));
  FDRE \over_thresh_294_reg_8162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[0]),
        .Q(over_thresh_294_reg_8162[0]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[1]),
        .Q(over_thresh_294_reg_8162[1]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[2]),
        .Q(over_thresh_294_reg_8162[2]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[3]),
        .Q(over_thresh_294_reg_8162[3]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[4]),
        .Q(over_thresh_294_reg_8162[4]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[5]),
        .Q(over_thresh_294_reg_8162[5]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[6]),
        .Q(over_thresh_294_reg_8162[6]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8162_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5346_p3[7]),
        .Q(over_thresh_294_reg_8162[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_297_reg_8183[0]_i_1 
       (.I0(icmp_ln49_196_reg_8168),
        .I1(over_thresh_294_reg_8162[0]),
        .I2(CO),
        .O(over_thresh_297_fu_5371_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_297_reg_8183[1]_i_1 
       (.I0(over_thresh_294_reg_8162[1]),
        .I1(CO),
        .I2(over_thresh_294_reg_8162[0]),
        .I3(icmp_ln49_196_reg_8168),
        .O(over_thresh_297_fu_5371_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_297_reg_8183[2]_i_1 
       (.I0(over_thresh_294_reg_8162[2]),
        .I1(icmp_ln49_196_reg_8168),
        .I2(over_thresh_294_reg_8162[0]),
        .I3(CO),
        .I4(over_thresh_294_reg_8162[1]),
        .O(over_thresh_297_fu_5371_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_297_reg_8183[3]_i_1 
       (.I0(over_thresh_294_reg_8162[3]),
        .I1(over_thresh_294_reg_8162[1]),
        .I2(CO),
        .I3(over_thresh_294_reg_8162[0]),
        .I4(icmp_ln49_196_reg_8168),
        .I5(over_thresh_294_reg_8162[2]),
        .O(over_thresh_297_fu_5371_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_297_reg_8183[4]_i_1 
       (.I0(over_thresh_294_reg_8162[4]),
        .I1(\over_thresh_297_reg_8183[7]_i_2_n_0 ),
        .O(over_thresh_297_fu_5371_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_297_reg_8183[5]_i_1 
       (.I0(over_thresh_294_reg_8162[5]),
        .I1(\over_thresh_297_reg_8183[7]_i_2_n_0 ),
        .I2(over_thresh_294_reg_8162[4]),
        .O(over_thresh_297_fu_5371_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_297_reg_8183[6]_i_1 
       (.I0(over_thresh_294_reg_8162[6]),
        .I1(over_thresh_294_reg_8162[4]),
        .I2(\over_thresh_297_reg_8183[7]_i_2_n_0 ),
        .I3(over_thresh_294_reg_8162[5]),
        .O(over_thresh_297_fu_5371_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_297_reg_8183[7]_i_1 
       (.I0(over_thresh_294_reg_8162[7]),
        .I1(over_thresh_294_reg_8162[5]),
        .I2(\over_thresh_297_reg_8183[7]_i_2_n_0 ),
        .I3(over_thresh_294_reg_8162[4]),
        .I4(over_thresh_294_reg_8162[6]),
        .O(over_thresh_297_fu_5371_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_297_reg_8183[7]_i_2 
       (.I0(over_thresh_294_reg_8162[3]),
        .I1(over_thresh_294_reg_8162[1]),
        .I2(CO),
        .I3(over_thresh_294_reg_8162[0]),
        .I4(icmp_ln49_196_reg_8168),
        .I5(over_thresh_294_reg_8162[2]),
        .O(\over_thresh_297_reg_8183[7]_i_2_n_0 ));
  FDRE \over_thresh_297_reg_8183_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[0]),
        .Q(over_thresh_297_reg_8183[0]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[1]),
        .Q(over_thresh_297_reg_8183[1]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[2]),
        .Q(over_thresh_297_reg_8183[2]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[3]),
        .Q(over_thresh_297_reg_8183[3]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[4]),
        .Q(over_thresh_297_reg_8183[4]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[5]),
        .Q(over_thresh_297_reg_8183[5]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[6]),
        .Q(over_thresh_297_reg_8183[6]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8183_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5371_p3[7]),
        .Q(over_thresh_297_reg_8183[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_300_reg_8204[0]_i_1 
       (.I0(icmp_ln49_198_reg_8189),
        .I1(over_thresh_297_reg_8183[0]),
        .I2(CO),
        .O(over_thresh_300_fu_5396_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_300_reg_8204[1]_i_1 
       (.I0(over_thresh_297_reg_8183[1]),
        .I1(CO),
        .I2(over_thresh_297_reg_8183[0]),
        .I3(icmp_ln49_198_reg_8189),
        .O(over_thresh_300_fu_5396_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_300_reg_8204[2]_i_1 
       (.I0(over_thresh_297_reg_8183[2]),
        .I1(icmp_ln49_198_reg_8189),
        .I2(over_thresh_297_reg_8183[0]),
        .I3(CO),
        .I4(over_thresh_297_reg_8183[1]),
        .O(over_thresh_300_fu_5396_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_300_reg_8204[3]_i_1 
       (.I0(over_thresh_297_reg_8183[3]),
        .I1(over_thresh_297_reg_8183[1]),
        .I2(CO),
        .I3(over_thresh_297_reg_8183[0]),
        .I4(icmp_ln49_198_reg_8189),
        .I5(over_thresh_297_reg_8183[2]),
        .O(over_thresh_300_fu_5396_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_300_reg_8204[4]_i_1 
       (.I0(over_thresh_297_reg_8183[4]),
        .I1(\over_thresh_300_reg_8204[7]_i_2_n_0 ),
        .O(over_thresh_300_fu_5396_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_300_reg_8204[5]_i_1 
       (.I0(over_thresh_297_reg_8183[5]),
        .I1(\over_thresh_300_reg_8204[7]_i_2_n_0 ),
        .I2(over_thresh_297_reg_8183[4]),
        .O(over_thresh_300_fu_5396_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_300_reg_8204[6]_i_1 
       (.I0(over_thresh_297_reg_8183[6]),
        .I1(over_thresh_297_reg_8183[4]),
        .I2(\over_thresh_300_reg_8204[7]_i_2_n_0 ),
        .I3(over_thresh_297_reg_8183[5]),
        .O(over_thresh_300_fu_5396_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_300_reg_8204[7]_i_1 
       (.I0(over_thresh_297_reg_8183[7]),
        .I1(over_thresh_297_reg_8183[5]),
        .I2(\over_thresh_300_reg_8204[7]_i_2_n_0 ),
        .I3(over_thresh_297_reg_8183[4]),
        .I4(over_thresh_297_reg_8183[6]),
        .O(over_thresh_300_fu_5396_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_300_reg_8204[7]_i_2 
       (.I0(over_thresh_297_reg_8183[3]),
        .I1(over_thresh_297_reg_8183[1]),
        .I2(CO),
        .I3(over_thresh_297_reg_8183[0]),
        .I4(icmp_ln49_198_reg_8189),
        .I5(over_thresh_297_reg_8183[2]),
        .O(\over_thresh_300_reg_8204[7]_i_2_n_0 ));
  FDRE \over_thresh_300_reg_8204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[0]),
        .Q(over_thresh_300_reg_8204[0]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[1]),
        .Q(over_thresh_300_reg_8204[1]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[2]),
        .Q(over_thresh_300_reg_8204[2]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[3]),
        .Q(over_thresh_300_reg_8204[3]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[4]),
        .Q(over_thresh_300_reg_8204[4]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[5]),
        .Q(over_thresh_300_reg_8204[5]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[6]),
        .Q(over_thresh_300_reg_8204[6]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5396_p3[7]),
        .Q(over_thresh_300_reg_8204[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_303_reg_8225[0]_i_1 
       (.I0(icmp_ln49_200_reg_8210),
        .I1(over_thresh_300_reg_8204[0]),
        .I2(CO),
        .O(over_thresh_303_fu_5421_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_303_reg_8225[1]_i_1 
       (.I0(over_thresh_300_reg_8204[1]),
        .I1(CO),
        .I2(over_thresh_300_reg_8204[0]),
        .I3(icmp_ln49_200_reg_8210),
        .O(over_thresh_303_fu_5421_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_303_reg_8225[2]_i_1 
       (.I0(over_thresh_300_reg_8204[2]),
        .I1(icmp_ln49_200_reg_8210),
        .I2(over_thresh_300_reg_8204[0]),
        .I3(CO),
        .I4(over_thresh_300_reg_8204[1]),
        .O(over_thresh_303_fu_5421_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_303_reg_8225[3]_i_1 
       (.I0(over_thresh_300_reg_8204[3]),
        .I1(over_thresh_300_reg_8204[1]),
        .I2(CO),
        .I3(over_thresh_300_reg_8204[0]),
        .I4(icmp_ln49_200_reg_8210),
        .I5(over_thresh_300_reg_8204[2]),
        .O(over_thresh_303_fu_5421_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_303_reg_8225[4]_i_1 
       (.I0(over_thresh_300_reg_8204[4]),
        .I1(\over_thresh_303_reg_8225[7]_i_2_n_0 ),
        .O(over_thresh_303_fu_5421_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_303_reg_8225[5]_i_1 
       (.I0(over_thresh_300_reg_8204[5]),
        .I1(\over_thresh_303_reg_8225[7]_i_2_n_0 ),
        .I2(over_thresh_300_reg_8204[4]),
        .O(over_thresh_303_fu_5421_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_303_reg_8225[6]_i_1 
       (.I0(over_thresh_300_reg_8204[6]),
        .I1(over_thresh_300_reg_8204[4]),
        .I2(\over_thresh_303_reg_8225[7]_i_2_n_0 ),
        .I3(over_thresh_300_reg_8204[5]),
        .O(over_thresh_303_fu_5421_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_303_reg_8225[7]_i_1 
       (.I0(over_thresh_300_reg_8204[7]),
        .I1(over_thresh_300_reg_8204[5]),
        .I2(\over_thresh_303_reg_8225[7]_i_2_n_0 ),
        .I3(over_thresh_300_reg_8204[4]),
        .I4(over_thresh_300_reg_8204[6]),
        .O(over_thresh_303_fu_5421_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_303_reg_8225[7]_i_2 
       (.I0(over_thresh_300_reg_8204[3]),
        .I1(over_thresh_300_reg_8204[1]),
        .I2(CO),
        .I3(over_thresh_300_reg_8204[0]),
        .I4(icmp_ln49_200_reg_8210),
        .I5(over_thresh_300_reg_8204[2]),
        .O(\over_thresh_303_reg_8225[7]_i_2_n_0 ));
  FDRE \over_thresh_303_reg_8225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[0]),
        .Q(over_thresh_303_reg_8225[0]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[1]),
        .Q(over_thresh_303_reg_8225[1]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[2]),
        .Q(over_thresh_303_reg_8225[2]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[3]),
        .Q(over_thresh_303_reg_8225[3]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[4]),
        .Q(over_thresh_303_reg_8225[4]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[5]),
        .Q(over_thresh_303_reg_8225[5]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[6]),
        .Q(over_thresh_303_reg_8225[6]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5421_p3[7]),
        .Q(over_thresh_303_reg_8225[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_306_reg_8246[0]_i_1 
       (.I0(icmp_ln49_202_reg_8231),
        .I1(over_thresh_303_reg_8225[0]),
        .I2(CO),
        .O(over_thresh_306_fu_5446_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_306_reg_8246[1]_i_1 
       (.I0(over_thresh_303_reg_8225[1]),
        .I1(CO),
        .I2(over_thresh_303_reg_8225[0]),
        .I3(icmp_ln49_202_reg_8231),
        .O(over_thresh_306_fu_5446_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_306_reg_8246[2]_i_1 
       (.I0(over_thresh_303_reg_8225[2]),
        .I1(icmp_ln49_202_reg_8231),
        .I2(over_thresh_303_reg_8225[0]),
        .I3(CO),
        .I4(over_thresh_303_reg_8225[1]),
        .O(over_thresh_306_fu_5446_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_306_reg_8246[3]_i_1 
       (.I0(over_thresh_303_reg_8225[3]),
        .I1(over_thresh_303_reg_8225[1]),
        .I2(CO),
        .I3(over_thresh_303_reg_8225[0]),
        .I4(icmp_ln49_202_reg_8231),
        .I5(over_thresh_303_reg_8225[2]),
        .O(over_thresh_306_fu_5446_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_306_reg_8246[4]_i_1 
       (.I0(over_thresh_303_reg_8225[4]),
        .I1(\over_thresh_306_reg_8246[7]_i_2_n_0 ),
        .O(over_thresh_306_fu_5446_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_306_reg_8246[5]_i_1 
       (.I0(over_thresh_303_reg_8225[5]),
        .I1(\over_thresh_306_reg_8246[7]_i_2_n_0 ),
        .I2(over_thresh_303_reg_8225[4]),
        .O(over_thresh_306_fu_5446_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_306_reg_8246[6]_i_1 
       (.I0(over_thresh_303_reg_8225[6]),
        .I1(over_thresh_303_reg_8225[4]),
        .I2(\over_thresh_306_reg_8246[7]_i_2_n_0 ),
        .I3(over_thresh_303_reg_8225[5]),
        .O(over_thresh_306_fu_5446_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_306_reg_8246[7]_i_1 
       (.I0(over_thresh_303_reg_8225[7]),
        .I1(over_thresh_303_reg_8225[5]),
        .I2(\over_thresh_306_reg_8246[7]_i_2_n_0 ),
        .I3(over_thresh_303_reg_8225[4]),
        .I4(over_thresh_303_reg_8225[6]),
        .O(over_thresh_306_fu_5446_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_306_reg_8246[7]_i_2 
       (.I0(over_thresh_303_reg_8225[3]),
        .I1(over_thresh_303_reg_8225[1]),
        .I2(CO),
        .I3(over_thresh_303_reg_8225[0]),
        .I4(icmp_ln49_202_reg_8231),
        .I5(over_thresh_303_reg_8225[2]),
        .O(\over_thresh_306_reg_8246[7]_i_2_n_0 ));
  FDRE \over_thresh_306_reg_8246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[0]),
        .Q(over_thresh_306_reg_8246[0]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[1]),
        .Q(over_thresh_306_reg_8246[1]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[2]),
        .Q(over_thresh_306_reg_8246[2]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[3]),
        .Q(over_thresh_306_reg_8246[3]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[4]),
        .Q(over_thresh_306_reg_8246[4]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[5]),
        .Q(over_thresh_306_reg_8246[5]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[6]),
        .Q(over_thresh_306_reg_8246[6]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8246_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5446_p3[7]),
        .Q(over_thresh_306_reg_8246[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_309_reg_8267[0]_i_1 
       (.I0(icmp_ln49_204_reg_8252),
        .I1(over_thresh_306_reg_8246[0]),
        .I2(CO),
        .O(over_thresh_309_fu_5471_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_309_reg_8267[1]_i_1 
       (.I0(over_thresh_306_reg_8246[1]),
        .I1(CO),
        .I2(over_thresh_306_reg_8246[0]),
        .I3(icmp_ln49_204_reg_8252),
        .O(over_thresh_309_fu_5471_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_309_reg_8267[2]_i_1 
       (.I0(over_thresh_306_reg_8246[2]),
        .I1(icmp_ln49_204_reg_8252),
        .I2(over_thresh_306_reg_8246[0]),
        .I3(CO),
        .I4(over_thresh_306_reg_8246[1]),
        .O(over_thresh_309_fu_5471_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_309_reg_8267[3]_i_1 
       (.I0(over_thresh_306_reg_8246[3]),
        .I1(over_thresh_306_reg_8246[1]),
        .I2(CO),
        .I3(over_thresh_306_reg_8246[0]),
        .I4(icmp_ln49_204_reg_8252),
        .I5(over_thresh_306_reg_8246[2]),
        .O(over_thresh_309_fu_5471_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_309_reg_8267[4]_i_1 
       (.I0(over_thresh_306_reg_8246[4]),
        .I1(\over_thresh_309_reg_8267[7]_i_2_n_0 ),
        .O(over_thresh_309_fu_5471_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_309_reg_8267[5]_i_1 
       (.I0(over_thresh_306_reg_8246[5]),
        .I1(\over_thresh_309_reg_8267[7]_i_2_n_0 ),
        .I2(over_thresh_306_reg_8246[4]),
        .O(over_thresh_309_fu_5471_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_309_reg_8267[6]_i_1 
       (.I0(over_thresh_306_reg_8246[6]),
        .I1(over_thresh_306_reg_8246[4]),
        .I2(\over_thresh_309_reg_8267[7]_i_2_n_0 ),
        .I3(over_thresh_306_reg_8246[5]),
        .O(over_thresh_309_fu_5471_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_309_reg_8267[7]_i_1 
       (.I0(over_thresh_306_reg_8246[7]),
        .I1(over_thresh_306_reg_8246[5]),
        .I2(\over_thresh_309_reg_8267[7]_i_2_n_0 ),
        .I3(over_thresh_306_reg_8246[4]),
        .I4(over_thresh_306_reg_8246[6]),
        .O(over_thresh_309_fu_5471_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_309_reg_8267[7]_i_2 
       (.I0(over_thresh_306_reg_8246[3]),
        .I1(over_thresh_306_reg_8246[1]),
        .I2(CO),
        .I3(over_thresh_306_reg_8246[0]),
        .I4(icmp_ln49_204_reg_8252),
        .I5(over_thresh_306_reg_8246[2]),
        .O(\over_thresh_309_reg_8267[7]_i_2_n_0 ));
  FDRE \over_thresh_309_reg_8267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[0]),
        .Q(over_thresh_309_reg_8267[0]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[1]),
        .Q(over_thresh_309_reg_8267[1]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[2]),
        .Q(over_thresh_309_reg_8267[2]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[3]),
        .Q(over_thresh_309_reg_8267[3]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[4]),
        .Q(over_thresh_309_reg_8267[4]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[5]),
        .Q(over_thresh_309_reg_8267[5]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[6]),
        .Q(over_thresh_309_reg_8267[6]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8267_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5471_p3[7]),
        .Q(over_thresh_309_reg_8267[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_30_reg_6317[0]_i_1 
       (.I0(icmp_ln49_18_reg_6302),
        .I1(over_thresh_27_reg_6296[0]),
        .I2(CO),
        .O(over_thresh_30_fu_3131_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_30_reg_6317[1]_i_1 
       (.I0(over_thresh_27_reg_6296[1]),
        .I1(CO),
        .I2(over_thresh_27_reg_6296[0]),
        .I3(icmp_ln49_18_reg_6302),
        .O(over_thresh_30_fu_3131_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_30_reg_6317[2]_i_1 
       (.I0(over_thresh_27_reg_6296[2]),
        .I1(icmp_ln49_18_reg_6302),
        .I2(over_thresh_27_reg_6296[0]),
        .I3(CO),
        .I4(over_thresh_27_reg_6296[1]),
        .O(over_thresh_30_fu_3131_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_30_reg_6317[3]_i_1 
       (.I0(over_thresh_27_reg_6296[3]),
        .I1(over_thresh_27_reg_6296[1]),
        .I2(CO),
        .I3(over_thresh_27_reg_6296[0]),
        .I4(icmp_ln49_18_reg_6302),
        .I5(over_thresh_27_reg_6296[2]),
        .O(over_thresh_30_fu_3131_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_30_reg_6317[4]_i_1 
       (.I0(over_thresh_27_reg_6296[4]),
        .I1(\over_thresh_30_reg_6317[4]_i_2_n_0 ),
        .I2(over_thresh_27_reg_6296[3]),
        .O(over_thresh_30_fu_3131_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_30_reg_6317[4]_i_2 
       (.I0(over_thresh_27_reg_6296[2]),
        .I1(icmp_ln49_18_reg_6302),
        .I2(over_thresh_27_reg_6296[0]),
        .I3(CO),
        .I4(over_thresh_27_reg_6296[1]),
        .O(\over_thresh_30_reg_6317[4]_i_2_n_0 ));
  FDRE \over_thresh_30_reg_6317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3131_p3[0]),
        .Q(over_thresh_30_reg_6317[0]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6317_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3131_p3[1]),
        .Q(over_thresh_30_reg_6317[1]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6317_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3131_p3[2]),
        .Q(over_thresh_30_reg_6317[2]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6317_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3131_p3[3]),
        .Q(over_thresh_30_reg_6317[3]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6317_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3131_p3[4]),
        .Q(over_thresh_30_reg_6317[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_312_reg_8288[0]_i_1 
       (.I0(icmp_ln49_206_reg_8273),
        .I1(over_thresh_309_reg_8267[0]),
        .I2(CO),
        .O(over_thresh_312_fu_5496_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_312_reg_8288[1]_i_1 
       (.I0(over_thresh_309_reg_8267[1]),
        .I1(CO),
        .I2(over_thresh_309_reg_8267[0]),
        .I3(icmp_ln49_206_reg_8273),
        .O(over_thresh_312_fu_5496_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_312_reg_8288[2]_i_1 
       (.I0(over_thresh_309_reg_8267[2]),
        .I1(icmp_ln49_206_reg_8273),
        .I2(over_thresh_309_reg_8267[0]),
        .I3(CO),
        .I4(over_thresh_309_reg_8267[1]),
        .O(over_thresh_312_fu_5496_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_312_reg_8288[3]_i_1 
       (.I0(over_thresh_309_reg_8267[3]),
        .I1(over_thresh_309_reg_8267[1]),
        .I2(CO),
        .I3(over_thresh_309_reg_8267[0]),
        .I4(icmp_ln49_206_reg_8273),
        .I5(over_thresh_309_reg_8267[2]),
        .O(over_thresh_312_fu_5496_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_312_reg_8288[4]_i_1 
       (.I0(over_thresh_309_reg_8267[4]),
        .I1(\over_thresh_312_reg_8288[7]_i_2_n_0 ),
        .O(over_thresh_312_fu_5496_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_312_reg_8288[5]_i_1 
       (.I0(over_thresh_309_reg_8267[5]),
        .I1(\over_thresh_312_reg_8288[7]_i_2_n_0 ),
        .I2(over_thresh_309_reg_8267[4]),
        .O(over_thresh_312_fu_5496_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_312_reg_8288[6]_i_1 
       (.I0(over_thresh_309_reg_8267[6]),
        .I1(over_thresh_309_reg_8267[4]),
        .I2(\over_thresh_312_reg_8288[7]_i_2_n_0 ),
        .I3(over_thresh_309_reg_8267[5]),
        .O(over_thresh_312_fu_5496_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_312_reg_8288[7]_i_1 
       (.I0(over_thresh_309_reg_8267[7]),
        .I1(over_thresh_309_reg_8267[5]),
        .I2(\over_thresh_312_reg_8288[7]_i_2_n_0 ),
        .I3(over_thresh_309_reg_8267[4]),
        .I4(over_thresh_309_reg_8267[6]),
        .O(over_thresh_312_fu_5496_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_312_reg_8288[7]_i_2 
       (.I0(over_thresh_309_reg_8267[3]),
        .I1(over_thresh_309_reg_8267[1]),
        .I2(CO),
        .I3(over_thresh_309_reg_8267[0]),
        .I4(icmp_ln49_206_reg_8273),
        .I5(over_thresh_309_reg_8267[2]),
        .O(\over_thresh_312_reg_8288[7]_i_2_n_0 ));
  FDRE \over_thresh_312_reg_8288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[0]),
        .Q(over_thresh_312_reg_8288[0]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[1]),
        .Q(over_thresh_312_reg_8288[1]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[2]),
        .Q(over_thresh_312_reg_8288[2]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[3]),
        .Q(over_thresh_312_reg_8288[3]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[4]),
        .Q(over_thresh_312_reg_8288[4]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[5]),
        .Q(over_thresh_312_reg_8288[5]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[6]),
        .Q(over_thresh_312_reg_8288[6]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5496_p3[7]),
        .Q(over_thresh_312_reg_8288[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_315_reg_8309[0]_i_1 
       (.I0(icmp_ln49_208_reg_8294),
        .I1(over_thresh_312_reg_8288[0]),
        .I2(CO),
        .O(over_thresh_315_fu_5521_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_315_reg_8309[1]_i_1 
       (.I0(over_thresh_312_reg_8288[1]),
        .I1(CO),
        .I2(over_thresh_312_reg_8288[0]),
        .I3(icmp_ln49_208_reg_8294),
        .O(over_thresh_315_fu_5521_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_315_reg_8309[2]_i_1 
       (.I0(over_thresh_312_reg_8288[2]),
        .I1(icmp_ln49_208_reg_8294),
        .I2(over_thresh_312_reg_8288[0]),
        .I3(CO),
        .I4(over_thresh_312_reg_8288[1]),
        .O(over_thresh_315_fu_5521_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_315_reg_8309[3]_i_1 
       (.I0(over_thresh_312_reg_8288[3]),
        .I1(over_thresh_312_reg_8288[1]),
        .I2(CO),
        .I3(over_thresh_312_reg_8288[0]),
        .I4(icmp_ln49_208_reg_8294),
        .I5(over_thresh_312_reg_8288[2]),
        .O(over_thresh_315_fu_5521_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_315_reg_8309[4]_i_1 
       (.I0(over_thresh_312_reg_8288[4]),
        .I1(\over_thresh_315_reg_8309[7]_i_2_n_0 ),
        .O(over_thresh_315_fu_5521_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_315_reg_8309[5]_i_1 
       (.I0(over_thresh_312_reg_8288[5]),
        .I1(\over_thresh_315_reg_8309[7]_i_2_n_0 ),
        .I2(over_thresh_312_reg_8288[4]),
        .O(over_thresh_315_fu_5521_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_315_reg_8309[6]_i_1 
       (.I0(over_thresh_312_reg_8288[6]),
        .I1(over_thresh_312_reg_8288[4]),
        .I2(\over_thresh_315_reg_8309[7]_i_2_n_0 ),
        .I3(over_thresh_312_reg_8288[5]),
        .O(over_thresh_315_fu_5521_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_315_reg_8309[7]_i_1 
       (.I0(over_thresh_312_reg_8288[7]),
        .I1(over_thresh_312_reg_8288[5]),
        .I2(\over_thresh_315_reg_8309[7]_i_2_n_0 ),
        .I3(over_thresh_312_reg_8288[4]),
        .I4(over_thresh_312_reg_8288[6]),
        .O(over_thresh_315_fu_5521_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_315_reg_8309[7]_i_2 
       (.I0(over_thresh_312_reg_8288[3]),
        .I1(over_thresh_312_reg_8288[1]),
        .I2(CO),
        .I3(over_thresh_312_reg_8288[0]),
        .I4(icmp_ln49_208_reg_8294),
        .I5(over_thresh_312_reg_8288[2]),
        .O(\over_thresh_315_reg_8309[7]_i_2_n_0 ));
  FDRE \over_thresh_315_reg_8309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[0]),
        .Q(over_thresh_315_reg_8309[0]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[1]),
        .Q(over_thresh_315_reg_8309[1]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[2]),
        .Q(over_thresh_315_reg_8309[2]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[3]),
        .Q(over_thresh_315_reg_8309[3]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[4]),
        .Q(over_thresh_315_reg_8309[4]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[5]),
        .Q(over_thresh_315_reg_8309[5]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[6]),
        .Q(over_thresh_315_reg_8309[6]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5521_p3[7]),
        .Q(over_thresh_315_reg_8309[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_318_reg_8330[0]_i_1 
       (.I0(icmp_ln49_210_reg_8315),
        .I1(over_thresh_315_reg_8309[0]),
        .I2(CO),
        .O(over_thresh_318_fu_5546_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_318_reg_8330[1]_i_1 
       (.I0(over_thresh_315_reg_8309[1]),
        .I1(CO),
        .I2(over_thresh_315_reg_8309[0]),
        .I3(icmp_ln49_210_reg_8315),
        .O(over_thresh_318_fu_5546_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_318_reg_8330[2]_i_1 
       (.I0(over_thresh_315_reg_8309[2]),
        .I1(icmp_ln49_210_reg_8315),
        .I2(over_thresh_315_reg_8309[0]),
        .I3(CO),
        .I4(over_thresh_315_reg_8309[1]),
        .O(over_thresh_318_fu_5546_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_318_reg_8330[3]_i_1 
       (.I0(over_thresh_315_reg_8309[3]),
        .I1(over_thresh_315_reg_8309[1]),
        .I2(CO),
        .I3(over_thresh_315_reg_8309[0]),
        .I4(icmp_ln49_210_reg_8315),
        .I5(over_thresh_315_reg_8309[2]),
        .O(over_thresh_318_fu_5546_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_318_reg_8330[4]_i_1 
       (.I0(over_thresh_315_reg_8309[4]),
        .I1(\over_thresh_318_reg_8330[7]_i_2_n_0 ),
        .O(over_thresh_318_fu_5546_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_318_reg_8330[5]_i_1 
       (.I0(over_thresh_315_reg_8309[5]),
        .I1(\over_thresh_318_reg_8330[7]_i_2_n_0 ),
        .I2(over_thresh_315_reg_8309[4]),
        .O(over_thresh_318_fu_5546_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_318_reg_8330[6]_i_1 
       (.I0(over_thresh_315_reg_8309[6]),
        .I1(over_thresh_315_reg_8309[4]),
        .I2(\over_thresh_318_reg_8330[7]_i_2_n_0 ),
        .I3(over_thresh_315_reg_8309[5]),
        .O(over_thresh_318_fu_5546_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_318_reg_8330[7]_i_1 
       (.I0(over_thresh_315_reg_8309[7]),
        .I1(over_thresh_315_reg_8309[5]),
        .I2(\over_thresh_318_reg_8330[7]_i_2_n_0 ),
        .I3(over_thresh_315_reg_8309[4]),
        .I4(over_thresh_315_reg_8309[6]),
        .O(over_thresh_318_fu_5546_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_318_reg_8330[7]_i_2 
       (.I0(over_thresh_315_reg_8309[3]),
        .I1(over_thresh_315_reg_8309[1]),
        .I2(CO),
        .I3(over_thresh_315_reg_8309[0]),
        .I4(icmp_ln49_210_reg_8315),
        .I5(over_thresh_315_reg_8309[2]),
        .O(\over_thresh_318_reg_8330[7]_i_2_n_0 ));
  FDRE \over_thresh_318_reg_8330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[0]),
        .Q(over_thresh_318_reg_8330[0]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[1]),
        .Q(over_thresh_318_reg_8330[1]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[2]),
        .Q(over_thresh_318_reg_8330[2]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[3]),
        .Q(over_thresh_318_reg_8330[3]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[4]),
        .Q(over_thresh_318_reg_8330[4]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[5]),
        .Q(over_thresh_318_reg_8330[5]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[6]),
        .Q(over_thresh_318_reg_8330[6]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8330_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5546_p3[7]),
        .Q(over_thresh_318_reg_8330[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_321_reg_8351[0]_i_1 
       (.I0(icmp_ln49_212_reg_8336),
        .I1(over_thresh_318_reg_8330[0]),
        .I2(CO),
        .O(over_thresh_321_fu_5571_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_321_reg_8351[1]_i_1 
       (.I0(over_thresh_318_reg_8330[1]),
        .I1(CO),
        .I2(over_thresh_318_reg_8330[0]),
        .I3(icmp_ln49_212_reg_8336),
        .O(over_thresh_321_fu_5571_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_321_reg_8351[2]_i_1 
       (.I0(over_thresh_318_reg_8330[2]),
        .I1(icmp_ln49_212_reg_8336),
        .I2(over_thresh_318_reg_8330[0]),
        .I3(CO),
        .I4(over_thresh_318_reg_8330[1]),
        .O(over_thresh_321_fu_5571_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_321_reg_8351[3]_i_1 
       (.I0(over_thresh_318_reg_8330[3]),
        .I1(over_thresh_318_reg_8330[1]),
        .I2(CO),
        .I3(over_thresh_318_reg_8330[0]),
        .I4(icmp_ln49_212_reg_8336),
        .I5(over_thresh_318_reg_8330[2]),
        .O(over_thresh_321_fu_5571_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_321_reg_8351[4]_i_1 
       (.I0(over_thresh_318_reg_8330[4]),
        .I1(\over_thresh_321_reg_8351[7]_i_2_n_0 ),
        .O(over_thresh_321_fu_5571_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_321_reg_8351[5]_i_1 
       (.I0(over_thresh_318_reg_8330[5]),
        .I1(\over_thresh_321_reg_8351[7]_i_2_n_0 ),
        .I2(over_thresh_318_reg_8330[4]),
        .O(over_thresh_321_fu_5571_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_321_reg_8351[6]_i_1 
       (.I0(over_thresh_318_reg_8330[6]),
        .I1(over_thresh_318_reg_8330[4]),
        .I2(\over_thresh_321_reg_8351[7]_i_2_n_0 ),
        .I3(over_thresh_318_reg_8330[5]),
        .O(over_thresh_321_fu_5571_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_321_reg_8351[7]_i_1 
       (.I0(over_thresh_318_reg_8330[7]),
        .I1(over_thresh_318_reg_8330[5]),
        .I2(\over_thresh_321_reg_8351[7]_i_2_n_0 ),
        .I3(over_thresh_318_reg_8330[4]),
        .I4(over_thresh_318_reg_8330[6]),
        .O(over_thresh_321_fu_5571_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_321_reg_8351[7]_i_2 
       (.I0(over_thresh_318_reg_8330[3]),
        .I1(over_thresh_318_reg_8330[1]),
        .I2(CO),
        .I3(over_thresh_318_reg_8330[0]),
        .I4(icmp_ln49_212_reg_8336),
        .I5(over_thresh_318_reg_8330[2]),
        .O(\over_thresh_321_reg_8351[7]_i_2_n_0 ));
  FDRE \over_thresh_321_reg_8351_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[0]),
        .Q(over_thresh_321_reg_8351[0]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[1]),
        .Q(over_thresh_321_reg_8351[1]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[2]),
        .Q(over_thresh_321_reg_8351[2]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[3]),
        .Q(over_thresh_321_reg_8351[3]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[4]),
        .Q(over_thresh_321_reg_8351[4]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[5]),
        .Q(over_thresh_321_reg_8351[5]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[6]),
        .Q(over_thresh_321_reg_8351[6]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8351_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5571_p3[7]),
        .Q(over_thresh_321_reg_8351[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_324_reg_8372[0]_i_1 
       (.I0(icmp_ln49_214_reg_8357),
        .I1(over_thresh_321_reg_8351[0]),
        .I2(CO),
        .O(over_thresh_324_fu_5596_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_324_reg_8372[1]_i_1 
       (.I0(over_thresh_321_reg_8351[1]),
        .I1(CO),
        .I2(over_thresh_321_reg_8351[0]),
        .I3(icmp_ln49_214_reg_8357),
        .O(over_thresh_324_fu_5596_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_324_reg_8372[2]_i_1 
       (.I0(over_thresh_321_reg_8351[2]),
        .I1(icmp_ln49_214_reg_8357),
        .I2(over_thresh_321_reg_8351[0]),
        .I3(CO),
        .I4(over_thresh_321_reg_8351[1]),
        .O(over_thresh_324_fu_5596_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_324_reg_8372[3]_i_1 
       (.I0(over_thresh_321_reg_8351[3]),
        .I1(over_thresh_321_reg_8351[1]),
        .I2(CO),
        .I3(over_thresh_321_reg_8351[0]),
        .I4(icmp_ln49_214_reg_8357),
        .I5(over_thresh_321_reg_8351[2]),
        .O(over_thresh_324_fu_5596_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_324_reg_8372[4]_i_1 
       (.I0(over_thresh_321_reg_8351[4]),
        .I1(\over_thresh_324_reg_8372[7]_i_2_n_0 ),
        .O(over_thresh_324_fu_5596_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_324_reg_8372[5]_i_1 
       (.I0(over_thresh_321_reg_8351[5]),
        .I1(\over_thresh_324_reg_8372[7]_i_2_n_0 ),
        .I2(over_thresh_321_reg_8351[4]),
        .O(over_thresh_324_fu_5596_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_324_reg_8372[6]_i_1 
       (.I0(over_thresh_321_reg_8351[6]),
        .I1(over_thresh_321_reg_8351[4]),
        .I2(\over_thresh_324_reg_8372[7]_i_2_n_0 ),
        .I3(over_thresh_321_reg_8351[5]),
        .O(over_thresh_324_fu_5596_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_324_reg_8372[7]_i_1 
       (.I0(over_thresh_321_reg_8351[7]),
        .I1(over_thresh_321_reg_8351[5]),
        .I2(\over_thresh_324_reg_8372[7]_i_2_n_0 ),
        .I3(over_thresh_321_reg_8351[4]),
        .I4(over_thresh_321_reg_8351[6]),
        .O(over_thresh_324_fu_5596_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_324_reg_8372[7]_i_2 
       (.I0(over_thresh_321_reg_8351[3]),
        .I1(over_thresh_321_reg_8351[1]),
        .I2(CO),
        .I3(over_thresh_321_reg_8351[0]),
        .I4(icmp_ln49_214_reg_8357),
        .I5(over_thresh_321_reg_8351[2]),
        .O(\over_thresh_324_reg_8372[7]_i_2_n_0 ));
  FDRE \over_thresh_324_reg_8372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[0]),
        .Q(over_thresh_324_reg_8372[0]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[1]),
        .Q(over_thresh_324_reg_8372[1]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[2]),
        .Q(over_thresh_324_reg_8372[2]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[3]),
        .Q(over_thresh_324_reg_8372[3]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[4]),
        .Q(over_thresh_324_reg_8372[4]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[5]),
        .Q(over_thresh_324_reg_8372[5]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[6]),
        .Q(over_thresh_324_reg_8372[6]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8372_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5596_p3[7]),
        .Q(over_thresh_324_reg_8372[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_327_reg_8393[0]_i_1 
       (.I0(icmp_ln49_216_reg_8378),
        .I1(over_thresh_324_reg_8372[0]),
        .I2(CO),
        .O(over_thresh_327_fu_5621_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_327_reg_8393[1]_i_1 
       (.I0(over_thresh_324_reg_8372[1]),
        .I1(CO),
        .I2(over_thresh_324_reg_8372[0]),
        .I3(icmp_ln49_216_reg_8378),
        .O(over_thresh_327_fu_5621_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_327_reg_8393[2]_i_1 
       (.I0(over_thresh_324_reg_8372[2]),
        .I1(icmp_ln49_216_reg_8378),
        .I2(over_thresh_324_reg_8372[0]),
        .I3(CO),
        .I4(over_thresh_324_reg_8372[1]),
        .O(over_thresh_327_fu_5621_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_327_reg_8393[3]_i_1 
       (.I0(over_thresh_324_reg_8372[3]),
        .I1(over_thresh_324_reg_8372[1]),
        .I2(CO),
        .I3(over_thresh_324_reg_8372[0]),
        .I4(icmp_ln49_216_reg_8378),
        .I5(over_thresh_324_reg_8372[2]),
        .O(over_thresh_327_fu_5621_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_327_reg_8393[4]_i_1 
       (.I0(over_thresh_324_reg_8372[4]),
        .I1(\over_thresh_327_reg_8393[7]_i_2_n_0 ),
        .O(over_thresh_327_fu_5621_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_327_reg_8393[5]_i_1 
       (.I0(over_thresh_324_reg_8372[5]),
        .I1(\over_thresh_327_reg_8393[7]_i_2_n_0 ),
        .I2(over_thresh_324_reg_8372[4]),
        .O(over_thresh_327_fu_5621_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_327_reg_8393[6]_i_1 
       (.I0(over_thresh_324_reg_8372[6]),
        .I1(over_thresh_324_reg_8372[4]),
        .I2(\over_thresh_327_reg_8393[7]_i_2_n_0 ),
        .I3(over_thresh_324_reg_8372[5]),
        .O(over_thresh_327_fu_5621_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_327_reg_8393[7]_i_1 
       (.I0(over_thresh_324_reg_8372[7]),
        .I1(over_thresh_324_reg_8372[5]),
        .I2(\over_thresh_327_reg_8393[7]_i_2_n_0 ),
        .I3(over_thresh_324_reg_8372[4]),
        .I4(over_thresh_324_reg_8372[6]),
        .O(over_thresh_327_fu_5621_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_327_reg_8393[7]_i_2 
       (.I0(over_thresh_324_reg_8372[3]),
        .I1(over_thresh_324_reg_8372[1]),
        .I2(CO),
        .I3(over_thresh_324_reg_8372[0]),
        .I4(icmp_ln49_216_reg_8378),
        .I5(over_thresh_324_reg_8372[2]),
        .O(\over_thresh_327_reg_8393[7]_i_2_n_0 ));
  FDRE \over_thresh_327_reg_8393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[0]),
        .Q(over_thresh_327_reg_8393[0]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[1]),
        .Q(over_thresh_327_reg_8393[1]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[2]),
        .Q(over_thresh_327_reg_8393[2]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[3]),
        .Q(over_thresh_327_reg_8393[3]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[4]),
        .Q(over_thresh_327_reg_8393[4]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[5]),
        .Q(over_thresh_327_reg_8393[5]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[6]),
        .Q(over_thresh_327_reg_8393[6]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8393_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5621_p3[7]),
        .Q(over_thresh_327_reg_8393[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_330_reg_8414[0]_i_1 
       (.I0(icmp_ln49_218_reg_8399),
        .I1(over_thresh_327_reg_8393[0]),
        .I2(CO),
        .O(over_thresh_330_fu_5646_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_330_reg_8414[1]_i_1 
       (.I0(over_thresh_327_reg_8393[1]),
        .I1(CO),
        .I2(over_thresh_327_reg_8393[0]),
        .I3(icmp_ln49_218_reg_8399),
        .O(over_thresh_330_fu_5646_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_330_reg_8414[2]_i_1 
       (.I0(over_thresh_327_reg_8393[2]),
        .I1(icmp_ln49_218_reg_8399),
        .I2(over_thresh_327_reg_8393[0]),
        .I3(CO),
        .I4(over_thresh_327_reg_8393[1]),
        .O(over_thresh_330_fu_5646_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_330_reg_8414[3]_i_1 
       (.I0(over_thresh_327_reg_8393[3]),
        .I1(over_thresh_327_reg_8393[1]),
        .I2(CO),
        .I3(over_thresh_327_reg_8393[0]),
        .I4(icmp_ln49_218_reg_8399),
        .I5(over_thresh_327_reg_8393[2]),
        .O(over_thresh_330_fu_5646_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_330_reg_8414[4]_i_1 
       (.I0(over_thresh_327_reg_8393[4]),
        .I1(\over_thresh_330_reg_8414[7]_i_2_n_0 ),
        .O(over_thresh_330_fu_5646_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_330_reg_8414[5]_i_1 
       (.I0(over_thresh_327_reg_8393[5]),
        .I1(\over_thresh_330_reg_8414[7]_i_2_n_0 ),
        .I2(over_thresh_327_reg_8393[4]),
        .O(over_thresh_330_fu_5646_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_330_reg_8414[6]_i_1 
       (.I0(over_thresh_327_reg_8393[6]),
        .I1(over_thresh_327_reg_8393[4]),
        .I2(\over_thresh_330_reg_8414[7]_i_2_n_0 ),
        .I3(over_thresh_327_reg_8393[5]),
        .O(over_thresh_330_fu_5646_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_330_reg_8414[7]_i_1 
       (.I0(over_thresh_327_reg_8393[7]),
        .I1(over_thresh_327_reg_8393[5]),
        .I2(\over_thresh_330_reg_8414[7]_i_2_n_0 ),
        .I3(over_thresh_327_reg_8393[4]),
        .I4(over_thresh_327_reg_8393[6]),
        .O(over_thresh_330_fu_5646_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_330_reg_8414[7]_i_2 
       (.I0(over_thresh_327_reg_8393[3]),
        .I1(over_thresh_327_reg_8393[1]),
        .I2(CO),
        .I3(over_thresh_327_reg_8393[0]),
        .I4(icmp_ln49_218_reg_8399),
        .I5(over_thresh_327_reg_8393[2]),
        .O(\over_thresh_330_reg_8414[7]_i_2_n_0 ));
  FDRE \over_thresh_330_reg_8414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[0]),
        .Q(over_thresh_330_reg_8414[0]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[1]),
        .Q(over_thresh_330_reg_8414[1]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[2]),
        .Q(over_thresh_330_reg_8414[2]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[3]),
        .Q(over_thresh_330_reg_8414[3]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[4]),
        .Q(over_thresh_330_reg_8414[4]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[5]),
        .Q(over_thresh_330_reg_8414[5]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[6]),
        .Q(over_thresh_330_reg_8414[6]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5646_p3[7]),
        .Q(over_thresh_330_reg_8414[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_333_reg_8435[0]_i_1 
       (.I0(icmp_ln49_220_reg_8420),
        .I1(over_thresh_330_reg_8414[0]),
        .I2(CO),
        .O(over_thresh_333_fu_5671_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_333_reg_8435[1]_i_1 
       (.I0(over_thresh_330_reg_8414[1]),
        .I1(CO),
        .I2(over_thresh_330_reg_8414[0]),
        .I3(icmp_ln49_220_reg_8420),
        .O(over_thresh_333_fu_5671_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_333_reg_8435[2]_i_1 
       (.I0(over_thresh_330_reg_8414[2]),
        .I1(icmp_ln49_220_reg_8420),
        .I2(over_thresh_330_reg_8414[0]),
        .I3(CO),
        .I4(over_thresh_330_reg_8414[1]),
        .O(over_thresh_333_fu_5671_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_333_reg_8435[3]_i_1 
       (.I0(over_thresh_330_reg_8414[3]),
        .I1(over_thresh_330_reg_8414[1]),
        .I2(CO),
        .I3(over_thresh_330_reg_8414[0]),
        .I4(icmp_ln49_220_reg_8420),
        .I5(over_thresh_330_reg_8414[2]),
        .O(over_thresh_333_fu_5671_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_333_reg_8435[4]_i_1 
       (.I0(over_thresh_330_reg_8414[4]),
        .I1(\over_thresh_333_reg_8435[7]_i_2_n_0 ),
        .O(over_thresh_333_fu_5671_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_333_reg_8435[5]_i_1 
       (.I0(over_thresh_330_reg_8414[5]),
        .I1(\over_thresh_333_reg_8435[7]_i_2_n_0 ),
        .I2(over_thresh_330_reg_8414[4]),
        .O(over_thresh_333_fu_5671_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_333_reg_8435[6]_i_1 
       (.I0(over_thresh_330_reg_8414[6]),
        .I1(over_thresh_330_reg_8414[4]),
        .I2(\over_thresh_333_reg_8435[7]_i_2_n_0 ),
        .I3(over_thresh_330_reg_8414[5]),
        .O(over_thresh_333_fu_5671_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_333_reg_8435[7]_i_1 
       (.I0(over_thresh_330_reg_8414[7]),
        .I1(over_thresh_330_reg_8414[5]),
        .I2(\over_thresh_333_reg_8435[7]_i_2_n_0 ),
        .I3(over_thresh_330_reg_8414[4]),
        .I4(over_thresh_330_reg_8414[6]),
        .O(over_thresh_333_fu_5671_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_333_reg_8435[7]_i_2 
       (.I0(over_thresh_330_reg_8414[3]),
        .I1(over_thresh_330_reg_8414[1]),
        .I2(CO),
        .I3(over_thresh_330_reg_8414[0]),
        .I4(icmp_ln49_220_reg_8420),
        .I5(over_thresh_330_reg_8414[2]),
        .O(\over_thresh_333_reg_8435[7]_i_2_n_0 ));
  FDRE \over_thresh_333_reg_8435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[0]),
        .Q(over_thresh_333_reg_8435[0]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[1]),
        .Q(over_thresh_333_reg_8435[1]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[2]),
        .Q(over_thresh_333_reg_8435[2]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[3]),
        .Q(over_thresh_333_reg_8435[3]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[4]),
        .Q(over_thresh_333_reg_8435[4]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[5]),
        .Q(over_thresh_333_reg_8435[5]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[6]),
        .Q(over_thresh_333_reg_8435[6]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5671_p3[7]),
        .Q(over_thresh_333_reg_8435[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_336_reg_8456[0]_i_1 
       (.I0(icmp_ln49_222_reg_8441),
        .I1(over_thresh_333_reg_8435[0]),
        .I2(CO),
        .O(over_thresh_336_fu_5696_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_336_reg_8456[1]_i_1 
       (.I0(over_thresh_333_reg_8435[1]),
        .I1(CO),
        .I2(over_thresh_333_reg_8435[0]),
        .I3(icmp_ln49_222_reg_8441),
        .O(over_thresh_336_fu_5696_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_336_reg_8456[2]_i_1 
       (.I0(over_thresh_333_reg_8435[2]),
        .I1(icmp_ln49_222_reg_8441),
        .I2(over_thresh_333_reg_8435[0]),
        .I3(CO),
        .I4(over_thresh_333_reg_8435[1]),
        .O(over_thresh_336_fu_5696_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_336_reg_8456[3]_i_1 
       (.I0(over_thresh_333_reg_8435[3]),
        .I1(over_thresh_333_reg_8435[1]),
        .I2(CO),
        .I3(over_thresh_333_reg_8435[0]),
        .I4(icmp_ln49_222_reg_8441),
        .I5(over_thresh_333_reg_8435[2]),
        .O(over_thresh_336_fu_5696_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_336_reg_8456[4]_i_1 
       (.I0(over_thresh_333_reg_8435[4]),
        .I1(\over_thresh_336_reg_8456[7]_i_2_n_0 ),
        .O(over_thresh_336_fu_5696_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_336_reg_8456[5]_i_1 
       (.I0(over_thresh_333_reg_8435[5]),
        .I1(\over_thresh_336_reg_8456[7]_i_2_n_0 ),
        .I2(over_thresh_333_reg_8435[4]),
        .O(over_thresh_336_fu_5696_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_336_reg_8456[6]_i_1 
       (.I0(over_thresh_333_reg_8435[6]),
        .I1(over_thresh_333_reg_8435[4]),
        .I2(\over_thresh_336_reg_8456[7]_i_2_n_0 ),
        .I3(over_thresh_333_reg_8435[5]),
        .O(over_thresh_336_fu_5696_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_336_reg_8456[7]_i_1 
       (.I0(over_thresh_333_reg_8435[7]),
        .I1(over_thresh_333_reg_8435[5]),
        .I2(\over_thresh_336_reg_8456[7]_i_2_n_0 ),
        .I3(over_thresh_333_reg_8435[4]),
        .I4(over_thresh_333_reg_8435[6]),
        .O(over_thresh_336_fu_5696_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_336_reg_8456[7]_i_2 
       (.I0(over_thresh_333_reg_8435[3]),
        .I1(over_thresh_333_reg_8435[1]),
        .I2(CO),
        .I3(over_thresh_333_reg_8435[0]),
        .I4(icmp_ln49_222_reg_8441),
        .I5(over_thresh_333_reg_8435[2]),
        .O(\over_thresh_336_reg_8456[7]_i_2_n_0 ));
  FDRE \over_thresh_336_reg_8456_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[0]),
        .Q(over_thresh_336_reg_8456[0]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[1]),
        .Q(over_thresh_336_reg_8456[1]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[2]),
        .Q(over_thresh_336_reg_8456[2]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[3]),
        .Q(over_thresh_336_reg_8456[3]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[4]),
        .Q(over_thresh_336_reg_8456[4]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[5]),
        .Q(over_thresh_336_reg_8456[5]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[6]),
        .Q(over_thresh_336_reg_8456[6]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8456_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5696_p3[7]),
        .Q(over_thresh_336_reg_8456[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_339_reg_8477[0]_i_1 
       (.I0(icmp_ln49_224_reg_8462),
        .I1(over_thresh_336_reg_8456[0]),
        .I2(CO),
        .O(over_thresh_339_fu_5721_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_339_reg_8477[1]_i_1 
       (.I0(over_thresh_336_reg_8456[1]),
        .I1(CO),
        .I2(over_thresh_336_reg_8456[0]),
        .I3(icmp_ln49_224_reg_8462),
        .O(over_thresh_339_fu_5721_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_339_reg_8477[2]_i_1 
       (.I0(over_thresh_336_reg_8456[2]),
        .I1(icmp_ln49_224_reg_8462),
        .I2(over_thresh_336_reg_8456[0]),
        .I3(CO),
        .I4(over_thresh_336_reg_8456[1]),
        .O(over_thresh_339_fu_5721_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_339_reg_8477[3]_i_1 
       (.I0(over_thresh_336_reg_8456[3]),
        .I1(over_thresh_336_reg_8456[1]),
        .I2(CO),
        .I3(over_thresh_336_reg_8456[0]),
        .I4(icmp_ln49_224_reg_8462),
        .I5(over_thresh_336_reg_8456[2]),
        .O(over_thresh_339_fu_5721_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_339_reg_8477[4]_i_1 
       (.I0(over_thresh_336_reg_8456[4]),
        .I1(\over_thresh_339_reg_8477[7]_i_2_n_0 ),
        .O(over_thresh_339_fu_5721_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_339_reg_8477[5]_i_1 
       (.I0(over_thresh_336_reg_8456[5]),
        .I1(\over_thresh_339_reg_8477[7]_i_2_n_0 ),
        .I2(over_thresh_336_reg_8456[4]),
        .O(over_thresh_339_fu_5721_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_339_reg_8477[6]_i_1 
       (.I0(over_thresh_336_reg_8456[6]),
        .I1(over_thresh_336_reg_8456[4]),
        .I2(\over_thresh_339_reg_8477[7]_i_2_n_0 ),
        .I3(over_thresh_336_reg_8456[5]),
        .O(over_thresh_339_fu_5721_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_339_reg_8477[7]_i_1 
       (.I0(over_thresh_336_reg_8456[7]),
        .I1(over_thresh_336_reg_8456[5]),
        .I2(\over_thresh_339_reg_8477[7]_i_2_n_0 ),
        .I3(over_thresh_336_reg_8456[4]),
        .I4(over_thresh_336_reg_8456[6]),
        .O(over_thresh_339_fu_5721_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_339_reg_8477[7]_i_2 
       (.I0(over_thresh_336_reg_8456[3]),
        .I1(over_thresh_336_reg_8456[1]),
        .I2(CO),
        .I3(over_thresh_336_reg_8456[0]),
        .I4(icmp_ln49_224_reg_8462),
        .I5(over_thresh_336_reg_8456[2]),
        .O(\over_thresh_339_reg_8477[7]_i_2_n_0 ));
  FDRE \over_thresh_339_reg_8477_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[0]),
        .Q(over_thresh_339_reg_8477[0]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[1]),
        .Q(over_thresh_339_reg_8477[1]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[2]),
        .Q(over_thresh_339_reg_8477[2]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[3]),
        .Q(over_thresh_339_reg_8477[3]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[4]),
        .Q(over_thresh_339_reg_8477[4]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[5]),
        .Q(over_thresh_339_reg_8477[5]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[6]),
        .Q(over_thresh_339_reg_8477[6]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8477_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5721_p3[7]),
        .Q(over_thresh_339_reg_8477[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_33_reg_6338[0]_i_1 
       (.I0(icmp_ln49_20_reg_6323),
        .I1(over_thresh_30_reg_6317[0]),
        .I2(CO),
        .O(over_thresh_33_fu_3156_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_33_reg_6338[1]_i_1 
       (.I0(over_thresh_30_reg_6317[1]),
        .I1(CO),
        .I2(over_thresh_30_reg_6317[0]),
        .I3(icmp_ln49_20_reg_6323),
        .O(over_thresh_33_fu_3156_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_33_reg_6338[2]_i_1 
       (.I0(over_thresh_30_reg_6317[2]),
        .I1(icmp_ln49_20_reg_6323),
        .I2(over_thresh_30_reg_6317[0]),
        .I3(CO),
        .I4(over_thresh_30_reg_6317[1]),
        .O(over_thresh_33_fu_3156_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_33_reg_6338[3]_i_1 
       (.I0(over_thresh_30_reg_6317[3]),
        .I1(over_thresh_30_reg_6317[1]),
        .I2(CO),
        .I3(over_thresh_30_reg_6317[0]),
        .I4(icmp_ln49_20_reg_6323),
        .I5(over_thresh_30_reg_6317[2]),
        .O(over_thresh_33_fu_3156_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_33_reg_6338[4]_i_1 
       (.I0(over_thresh_30_reg_6317[4]),
        .I1(\over_thresh_33_reg_6338[4]_i_2_n_0 ),
        .I2(over_thresh_30_reg_6317[3]),
        .O(over_thresh_33_fu_3156_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_33_reg_6338[4]_i_2 
       (.I0(over_thresh_30_reg_6317[2]),
        .I1(icmp_ln49_20_reg_6323),
        .I2(over_thresh_30_reg_6317[0]),
        .I3(CO),
        .I4(over_thresh_30_reg_6317[1]),
        .O(\over_thresh_33_reg_6338[4]_i_2_n_0 ));
  FDRE \over_thresh_33_reg_6338_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3156_p3[0]),
        .Q(over_thresh_33_reg_6338[0]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6338_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3156_p3[1]),
        .Q(over_thresh_33_reg_6338[1]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6338_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3156_p3[2]),
        .Q(over_thresh_33_reg_6338[2]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6338_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3156_p3[3]),
        .Q(over_thresh_33_reg_6338[3]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6338_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3156_p3[4]),
        .Q(over_thresh_33_reg_6338[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_342_reg_8498[0]_i_1 
       (.I0(icmp_ln49_226_reg_8483),
        .I1(over_thresh_339_reg_8477[0]),
        .I2(CO),
        .O(over_thresh_342_fu_5746_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_342_reg_8498[1]_i_1 
       (.I0(over_thresh_339_reg_8477[1]),
        .I1(CO),
        .I2(over_thresh_339_reg_8477[0]),
        .I3(icmp_ln49_226_reg_8483),
        .O(over_thresh_342_fu_5746_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_342_reg_8498[2]_i_1 
       (.I0(over_thresh_339_reg_8477[2]),
        .I1(icmp_ln49_226_reg_8483),
        .I2(over_thresh_339_reg_8477[0]),
        .I3(CO),
        .I4(over_thresh_339_reg_8477[1]),
        .O(over_thresh_342_fu_5746_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_342_reg_8498[3]_i_1 
       (.I0(over_thresh_339_reg_8477[3]),
        .I1(over_thresh_339_reg_8477[1]),
        .I2(CO),
        .I3(over_thresh_339_reg_8477[0]),
        .I4(icmp_ln49_226_reg_8483),
        .I5(over_thresh_339_reg_8477[2]),
        .O(over_thresh_342_fu_5746_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_342_reg_8498[4]_i_1 
       (.I0(over_thresh_339_reg_8477[4]),
        .I1(\over_thresh_342_reg_8498[7]_i_2_n_0 ),
        .O(over_thresh_342_fu_5746_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_342_reg_8498[5]_i_1 
       (.I0(over_thresh_339_reg_8477[5]),
        .I1(\over_thresh_342_reg_8498[7]_i_2_n_0 ),
        .I2(over_thresh_339_reg_8477[4]),
        .O(over_thresh_342_fu_5746_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_342_reg_8498[6]_i_1 
       (.I0(over_thresh_339_reg_8477[6]),
        .I1(over_thresh_339_reg_8477[4]),
        .I2(\over_thresh_342_reg_8498[7]_i_2_n_0 ),
        .I3(over_thresh_339_reg_8477[5]),
        .O(over_thresh_342_fu_5746_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_342_reg_8498[7]_i_1 
       (.I0(over_thresh_339_reg_8477[7]),
        .I1(over_thresh_339_reg_8477[5]),
        .I2(\over_thresh_342_reg_8498[7]_i_2_n_0 ),
        .I3(over_thresh_339_reg_8477[4]),
        .I4(over_thresh_339_reg_8477[6]),
        .O(over_thresh_342_fu_5746_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_342_reg_8498[7]_i_2 
       (.I0(over_thresh_339_reg_8477[3]),
        .I1(over_thresh_339_reg_8477[1]),
        .I2(CO),
        .I3(over_thresh_339_reg_8477[0]),
        .I4(icmp_ln49_226_reg_8483),
        .I5(over_thresh_339_reg_8477[2]),
        .O(\over_thresh_342_reg_8498[7]_i_2_n_0 ));
  FDRE \over_thresh_342_reg_8498_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[0]),
        .Q(over_thresh_342_reg_8498[0]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[1]),
        .Q(over_thresh_342_reg_8498[1]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[2]),
        .Q(over_thresh_342_reg_8498[2]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[3]),
        .Q(over_thresh_342_reg_8498[3]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[4]),
        .Q(over_thresh_342_reg_8498[4]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[5]),
        .Q(over_thresh_342_reg_8498[5]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[6]),
        .Q(over_thresh_342_reg_8498[6]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8498_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5746_p3[7]),
        .Q(over_thresh_342_reg_8498[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_345_reg_8519[0]_i_1 
       (.I0(icmp_ln49_228_reg_8504),
        .I1(over_thresh_342_reg_8498[0]),
        .I2(CO),
        .O(over_thresh_345_fu_5771_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_345_reg_8519[1]_i_1 
       (.I0(over_thresh_342_reg_8498[1]),
        .I1(CO),
        .I2(over_thresh_342_reg_8498[0]),
        .I3(icmp_ln49_228_reg_8504),
        .O(over_thresh_345_fu_5771_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_345_reg_8519[2]_i_1 
       (.I0(over_thresh_342_reg_8498[2]),
        .I1(icmp_ln49_228_reg_8504),
        .I2(over_thresh_342_reg_8498[0]),
        .I3(CO),
        .I4(over_thresh_342_reg_8498[1]),
        .O(over_thresh_345_fu_5771_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_345_reg_8519[3]_i_1 
       (.I0(over_thresh_342_reg_8498[3]),
        .I1(over_thresh_342_reg_8498[1]),
        .I2(CO),
        .I3(over_thresh_342_reg_8498[0]),
        .I4(icmp_ln49_228_reg_8504),
        .I5(over_thresh_342_reg_8498[2]),
        .O(over_thresh_345_fu_5771_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_345_reg_8519[4]_i_1 
       (.I0(over_thresh_342_reg_8498[4]),
        .I1(\over_thresh_345_reg_8519[7]_i_2_n_0 ),
        .O(over_thresh_345_fu_5771_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_345_reg_8519[5]_i_1 
       (.I0(over_thresh_342_reg_8498[5]),
        .I1(\over_thresh_345_reg_8519[7]_i_2_n_0 ),
        .I2(over_thresh_342_reg_8498[4]),
        .O(over_thresh_345_fu_5771_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_345_reg_8519[6]_i_1 
       (.I0(over_thresh_342_reg_8498[6]),
        .I1(over_thresh_342_reg_8498[4]),
        .I2(\over_thresh_345_reg_8519[7]_i_2_n_0 ),
        .I3(over_thresh_342_reg_8498[5]),
        .O(over_thresh_345_fu_5771_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_345_reg_8519[7]_i_1 
       (.I0(over_thresh_342_reg_8498[7]),
        .I1(over_thresh_342_reg_8498[5]),
        .I2(\over_thresh_345_reg_8519[7]_i_2_n_0 ),
        .I3(over_thresh_342_reg_8498[4]),
        .I4(over_thresh_342_reg_8498[6]),
        .O(over_thresh_345_fu_5771_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_345_reg_8519[7]_i_2 
       (.I0(over_thresh_342_reg_8498[3]),
        .I1(over_thresh_342_reg_8498[1]),
        .I2(CO),
        .I3(over_thresh_342_reg_8498[0]),
        .I4(icmp_ln49_228_reg_8504),
        .I5(over_thresh_342_reg_8498[2]),
        .O(\over_thresh_345_reg_8519[7]_i_2_n_0 ));
  FDRE \over_thresh_345_reg_8519_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[0]),
        .Q(over_thresh_345_reg_8519[0]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[1]),
        .Q(over_thresh_345_reg_8519[1]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[2]),
        .Q(over_thresh_345_reg_8519[2]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[3]),
        .Q(over_thresh_345_reg_8519[3]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[4]),
        .Q(over_thresh_345_reg_8519[4]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[5]),
        .Q(over_thresh_345_reg_8519[5]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[6]),
        .Q(over_thresh_345_reg_8519[6]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8519_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5771_p3[7]),
        .Q(over_thresh_345_reg_8519[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_348_reg_8540[0]_i_1 
       (.I0(icmp_ln49_230_reg_8525),
        .I1(over_thresh_345_reg_8519[0]),
        .I2(CO),
        .O(over_thresh_348_fu_5796_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_348_reg_8540[1]_i_1 
       (.I0(over_thresh_345_reg_8519[1]),
        .I1(CO),
        .I2(over_thresh_345_reg_8519[0]),
        .I3(icmp_ln49_230_reg_8525),
        .O(over_thresh_348_fu_5796_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_348_reg_8540[2]_i_1 
       (.I0(over_thresh_345_reg_8519[2]),
        .I1(icmp_ln49_230_reg_8525),
        .I2(over_thresh_345_reg_8519[0]),
        .I3(CO),
        .I4(over_thresh_345_reg_8519[1]),
        .O(over_thresh_348_fu_5796_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_348_reg_8540[3]_i_1 
       (.I0(over_thresh_345_reg_8519[3]),
        .I1(over_thresh_345_reg_8519[1]),
        .I2(CO),
        .I3(over_thresh_345_reg_8519[0]),
        .I4(icmp_ln49_230_reg_8525),
        .I5(over_thresh_345_reg_8519[2]),
        .O(over_thresh_348_fu_5796_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_348_reg_8540[4]_i_1 
       (.I0(over_thresh_345_reg_8519[4]),
        .I1(\over_thresh_348_reg_8540[7]_i_2_n_0 ),
        .O(over_thresh_348_fu_5796_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_348_reg_8540[5]_i_1 
       (.I0(over_thresh_345_reg_8519[5]),
        .I1(\over_thresh_348_reg_8540[7]_i_2_n_0 ),
        .I2(over_thresh_345_reg_8519[4]),
        .O(over_thresh_348_fu_5796_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_348_reg_8540[6]_i_1 
       (.I0(over_thresh_345_reg_8519[6]),
        .I1(over_thresh_345_reg_8519[4]),
        .I2(\over_thresh_348_reg_8540[7]_i_2_n_0 ),
        .I3(over_thresh_345_reg_8519[5]),
        .O(over_thresh_348_fu_5796_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_348_reg_8540[7]_i_1 
       (.I0(over_thresh_345_reg_8519[7]),
        .I1(over_thresh_345_reg_8519[5]),
        .I2(\over_thresh_348_reg_8540[7]_i_2_n_0 ),
        .I3(over_thresh_345_reg_8519[4]),
        .I4(over_thresh_345_reg_8519[6]),
        .O(over_thresh_348_fu_5796_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_348_reg_8540[7]_i_2 
       (.I0(over_thresh_345_reg_8519[3]),
        .I1(over_thresh_345_reg_8519[1]),
        .I2(CO),
        .I3(over_thresh_345_reg_8519[0]),
        .I4(icmp_ln49_230_reg_8525),
        .I5(over_thresh_345_reg_8519[2]),
        .O(\over_thresh_348_reg_8540[7]_i_2_n_0 ));
  FDRE \over_thresh_348_reg_8540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[0]),
        .Q(over_thresh_348_reg_8540[0]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[1]),
        .Q(over_thresh_348_reg_8540[1]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[2]),
        .Q(over_thresh_348_reg_8540[2]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[3]),
        .Q(over_thresh_348_reg_8540[3]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[4]),
        .Q(over_thresh_348_reg_8540[4]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[5]),
        .Q(over_thresh_348_reg_8540[5]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[6]),
        .Q(over_thresh_348_reg_8540[6]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8540_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5796_p3[7]),
        .Q(over_thresh_348_reg_8540[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_351_reg_8561[0]_i_1 
       (.I0(icmp_ln49_232_reg_8546),
        .I1(over_thresh_348_reg_8540[0]),
        .I2(CO),
        .O(over_thresh_351_fu_5821_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_351_reg_8561[1]_i_1 
       (.I0(over_thresh_348_reg_8540[1]),
        .I1(CO),
        .I2(over_thresh_348_reg_8540[0]),
        .I3(icmp_ln49_232_reg_8546),
        .O(over_thresh_351_fu_5821_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_351_reg_8561[2]_i_1 
       (.I0(over_thresh_348_reg_8540[2]),
        .I1(icmp_ln49_232_reg_8546),
        .I2(over_thresh_348_reg_8540[0]),
        .I3(CO),
        .I4(over_thresh_348_reg_8540[1]),
        .O(over_thresh_351_fu_5821_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_351_reg_8561[3]_i_1 
       (.I0(over_thresh_348_reg_8540[3]),
        .I1(over_thresh_348_reg_8540[1]),
        .I2(CO),
        .I3(over_thresh_348_reg_8540[0]),
        .I4(icmp_ln49_232_reg_8546),
        .I5(over_thresh_348_reg_8540[2]),
        .O(over_thresh_351_fu_5821_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_351_reg_8561[4]_i_1 
       (.I0(over_thresh_348_reg_8540[4]),
        .I1(\over_thresh_351_reg_8561[7]_i_2_n_0 ),
        .O(over_thresh_351_fu_5821_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_351_reg_8561[5]_i_1 
       (.I0(over_thresh_348_reg_8540[5]),
        .I1(\over_thresh_351_reg_8561[7]_i_2_n_0 ),
        .I2(over_thresh_348_reg_8540[4]),
        .O(over_thresh_351_fu_5821_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_351_reg_8561[6]_i_1 
       (.I0(over_thresh_348_reg_8540[6]),
        .I1(over_thresh_348_reg_8540[4]),
        .I2(\over_thresh_351_reg_8561[7]_i_2_n_0 ),
        .I3(over_thresh_348_reg_8540[5]),
        .O(over_thresh_351_fu_5821_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_351_reg_8561[7]_i_1 
       (.I0(over_thresh_348_reg_8540[7]),
        .I1(over_thresh_348_reg_8540[5]),
        .I2(\over_thresh_351_reg_8561[7]_i_2_n_0 ),
        .I3(over_thresh_348_reg_8540[4]),
        .I4(over_thresh_348_reg_8540[6]),
        .O(over_thresh_351_fu_5821_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_351_reg_8561[7]_i_2 
       (.I0(over_thresh_348_reg_8540[3]),
        .I1(over_thresh_348_reg_8540[1]),
        .I2(CO),
        .I3(over_thresh_348_reg_8540[0]),
        .I4(icmp_ln49_232_reg_8546),
        .I5(over_thresh_348_reg_8540[2]),
        .O(\over_thresh_351_reg_8561[7]_i_2_n_0 ));
  FDRE \over_thresh_351_reg_8561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[0]),
        .Q(over_thresh_351_reg_8561[0]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[1]),
        .Q(over_thresh_351_reg_8561[1]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[2]),
        .Q(over_thresh_351_reg_8561[2]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[3]),
        .Q(over_thresh_351_reg_8561[3]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[4]),
        .Q(over_thresh_351_reg_8561[4]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[5]),
        .Q(over_thresh_351_reg_8561[5]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[6]),
        .Q(over_thresh_351_reg_8561[6]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5821_p3[7]),
        .Q(over_thresh_351_reg_8561[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_354_reg_8582[0]_i_1 
       (.I0(icmp_ln49_234_reg_8567),
        .I1(over_thresh_351_reg_8561[0]),
        .I2(CO),
        .O(over_thresh_354_fu_5846_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_354_reg_8582[1]_i_1 
       (.I0(over_thresh_351_reg_8561[1]),
        .I1(CO),
        .I2(over_thresh_351_reg_8561[0]),
        .I3(icmp_ln49_234_reg_8567),
        .O(over_thresh_354_fu_5846_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_354_reg_8582[2]_i_1 
       (.I0(over_thresh_351_reg_8561[2]),
        .I1(icmp_ln49_234_reg_8567),
        .I2(over_thresh_351_reg_8561[0]),
        .I3(CO),
        .I4(over_thresh_351_reg_8561[1]),
        .O(over_thresh_354_fu_5846_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_354_reg_8582[3]_i_1 
       (.I0(over_thresh_351_reg_8561[3]),
        .I1(over_thresh_351_reg_8561[1]),
        .I2(CO),
        .I3(over_thresh_351_reg_8561[0]),
        .I4(icmp_ln49_234_reg_8567),
        .I5(over_thresh_351_reg_8561[2]),
        .O(over_thresh_354_fu_5846_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_354_reg_8582[4]_i_1 
       (.I0(over_thresh_351_reg_8561[4]),
        .I1(\over_thresh_354_reg_8582[7]_i_2_n_0 ),
        .O(over_thresh_354_fu_5846_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_354_reg_8582[5]_i_1 
       (.I0(over_thresh_351_reg_8561[5]),
        .I1(\over_thresh_354_reg_8582[7]_i_2_n_0 ),
        .I2(over_thresh_351_reg_8561[4]),
        .O(over_thresh_354_fu_5846_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_354_reg_8582[6]_i_1 
       (.I0(over_thresh_351_reg_8561[6]),
        .I1(over_thresh_351_reg_8561[4]),
        .I2(\over_thresh_354_reg_8582[7]_i_2_n_0 ),
        .I3(over_thresh_351_reg_8561[5]),
        .O(over_thresh_354_fu_5846_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_354_reg_8582[7]_i_1 
       (.I0(over_thresh_351_reg_8561[7]),
        .I1(over_thresh_351_reg_8561[5]),
        .I2(\over_thresh_354_reg_8582[7]_i_2_n_0 ),
        .I3(over_thresh_351_reg_8561[4]),
        .I4(over_thresh_351_reg_8561[6]),
        .O(over_thresh_354_fu_5846_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_354_reg_8582[7]_i_2 
       (.I0(over_thresh_351_reg_8561[3]),
        .I1(over_thresh_351_reg_8561[1]),
        .I2(CO),
        .I3(over_thresh_351_reg_8561[0]),
        .I4(icmp_ln49_234_reg_8567),
        .I5(over_thresh_351_reg_8561[2]),
        .O(\over_thresh_354_reg_8582[7]_i_2_n_0 ));
  FDRE \over_thresh_354_reg_8582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[0]),
        .Q(over_thresh_354_reg_8582[0]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[1]),
        .Q(over_thresh_354_reg_8582[1]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[2]),
        .Q(over_thresh_354_reg_8582[2]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[3]),
        .Q(over_thresh_354_reg_8582[3]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[4]),
        .Q(over_thresh_354_reg_8582[4]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[5]),
        .Q(over_thresh_354_reg_8582[5]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[6]),
        .Q(over_thresh_354_reg_8582[6]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8582_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5846_p3[7]),
        .Q(over_thresh_354_reg_8582[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_357_reg_8603[0]_i_1 
       (.I0(icmp_ln49_236_reg_8588),
        .I1(over_thresh_354_reg_8582[0]),
        .I2(CO),
        .O(over_thresh_357_fu_5871_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_357_reg_8603[1]_i_1 
       (.I0(over_thresh_354_reg_8582[1]),
        .I1(CO),
        .I2(over_thresh_354_reg_8582[0]),
        .I3(icmp_ln49_236_reg_8588),
        .O(over_thresh_357_fu_5871_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_357_reg_8603[2]_i_1 
       (.I0(over_thresh_354_reg_8582[2]),
        .I1(icmp_ln49_236_reg_8588),
        .I2(over_thresh_354_reg_8582[0]),
        .I3(CO),
        .I4(over_thresh_354_reg_8582[1]),
        .O(over_thresh_357_fu_5871_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_357_reg_8603[3]_i_1 
       (.I0(over_thresh_354_reg_8582[3]),
        .I1(over_thresh_354_reg_8582[1]),
        .I2(CO),
        .I3(over_thresh_354_reg_8582[0]),
        .I4(icmp_ln49_236_reg_8588),
        .I5(over_thresh_354_reg_8582[2]),
        .O(over_thresh_357_fu_5871_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_357_reg_8603[4]_i_1 
       (.I0(over_thresh_354_reg_8582[4]),
        .I1(\over_thresh_357_reg_8603[7]_i_2_n_0 ),
        .O(over_thresh_357_fu_5871_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_357_reg_8603[5]_i_1 
       (.I0(over_thresh_354_reg_8582[5]),
        .I1(\over_thresh_357_reg_8603[7]_i_2_n_0 ),
        .I2(over_thresh_354_reg_8582[4]),
        .O(over_thresh_357_fu_5871_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_357_reg_8603[6]_i_1 
       (.I0(over_thresh_354_reg_8582[6]),
        .I1(over_thresh_354_reg_8582[4]),
        .I2(\over_thresh_357_reg_8603[7]_i_2_n_0 ),
        .I3(over_thresh_354_reg_8582[5]),
        .O(over_thresh_357_fu_5871_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_357_reg_8603[7]_i_1 
       (.I0(over_thresh_354_reg_8582[7]),
        .I1(over_thresh_354_reg_8582[5]),
        .I2(\over_thresh_357_reg_8603[7]_i_2_n_0 ),
        .I3(over_thresh_354_reg_8582[4]),
        .I4(over_thresh_354_reg_8582[6]),
        .O(over_thresh_357_fu_5871_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_357_reg_8603[7]_i_2 
       (.I0(over_thresh_354_reg_8582[3]),
        .I1(over_thresh_354_reg_8582[1]),
        .I2(CO),
        .I3(over_thresh_354_reg_8582[0]),
        .I4(icmp_ln49_236_reg_8588),
        .I5(over_thresh_354_reg_8582[2]),
        .O(\over_thresh_357_reg_8603[7]_i_2_n_0 ));
  FDRE \over_thresh_357_reg_8603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[0]),
        .Q(over_thresh_357_reg_8603[0]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[1]),
        .Q(over_thresh_357_reg_8603[1]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[2]),
        .Q(over_thresh_357_reg_8603[2]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[3]),
        .Q(over_thresh_357_reg_8603[3]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[4]),
        .Q(over_thresh_357_reg_8603[4]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[5]),
        .Q(over_thresh_357_reg_8603[5]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[6]),
        .Q(over_thresh_357_reg_8603[6]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5871_p3[7]),
        .Q(over_thresh_357_reg_8603[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_360_reg_8624[0]_i_1 
       (.I0(icmp_ln49_238_reg_8609),
        .I1(over_thresh_357_reg_8603[0]),
        .I2(CO),
        .O(over_thresh_360_fu_5896_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_360_reg_8624[1]_i_1 
       (.I0(over_thresh_357_reg_8603[1]),
        .I1(CO),
        .I2(over_thresh_357_reg_8603[0]),
        .I3(icmp_ln49_238_reg_8609),
        .O(over_thresh_360_fu_5896_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_360_reg_8624[2]_i_1 
       (.I0(over_thresh_357_reg_8603[2]),
        .I1(icmp_ln49_238_reg_8609),
        .I2(over_thresh_357_reg_8603[0]),
        .I3(CO),
        .I4(over_thresh_357_reg_8603[1]),
        .O(over_thresh_360_fu_5896_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_360_reg_8624[3]_i_1 
       (.I0(over_thresh_357_reg_8603[3]),
        .I1(over_thresh_357_reg_8603[1]),
        .I2(CO),
        .I3(over_thresh_357_reg_8603[0]),
        .I4(icmp_ln49_238_reg_8609),
        .I5(over_thresh_357_reg_8603[2]),
        .O(over_thresh_360_fu_5896_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_360_reg_8624[4]_i_1 
       (.I0(over_thresh_357_reg_8603[4]),
        .I1(\over_thresh_360_reg_8624[7]_i_2_n_0 ),
        .O(over_thresh_360_fu_5896_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_360_reg_8624[5]_i_1 
       (.I0(over_thresh_357_reg_8603[5]),
        .I1(\over_thresh_360_reg_8624[7]_i_2_n_0 ),
        .I2(over_thresh_357_reg_8603[4]),
        .O(over_thresh_360_fu_5896_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_360_reg_8624[6]_i_1 
       (.I0(over_thresh_357_reg_8603[6]),
        .I1(over_thresh_357_reg_8603[4]),
        .I2(\over_thresh_360_reg_8624[7]_i_2_n_0 ),
        .I3(over_thresh_357_reg_8603[5]),
        .O(over_thresh_360_fu_5896_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_360_reg_8624[7]_i_1 
       (.I0(over_thresh_357_reg_8603[7]),
        .I1(over_thresh_357_reg_8603[5]),
        .I2(\over_thresh_360_reg_8624[7]_i_2_n_0 ),
        .I3(over_thresh_357_reg_8603[4]),
        .I4(over_thresh_357_reg_8603[6]),
        .O(over_thresh_360_fu_5896_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_360_reg_8624[7]_i_2 
       (.I0(over_thresh_357_reg_8603[3]),
        .I1(over_thresh_357_reg_8603[1]),
        .I2(CO),
        .I3(over_thresh_357_reg_8603[0]),
        .I4(icmp_ln49_238_reg_8609),
        .I5(over_thresh_357_reg_8603[2]),
        .O(\over_thresh_360_reg_8624[7]_i_2_n_0 ));
  FDRE \over_thresh_360_reg_8624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[0]),
        .Q(over_thresh_360_reg_8624[0]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[1]),
        .Q(over_thresh_360_reg_8624[1]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[2]),
        .Q(over_thresh_360_reg_8624[2]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[3]),
        .Q(over_thresh_360_reg_8624[3]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[4]),
        .Q(over_thresh_360_reg_8624[4]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[5]),
        .Q(over_thresh_360_reg_8624[5]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[6]),
        .Q(over_thresh_360_reg_8624[6]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8624_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5896_p3[7]),
        .Q(over_thresh_360_reg_8624[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_363_reg_8645[0]_i_1 
       (.I0(icmp_ln49_240_reg_8630),
        .I1(over_thresh_360_reg_8624[0]),
        .I2(CO),
        .O(over_thresh_363_fu_5921_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_363_reg_8645[1]_i_1 
       (.I0(over_thresh_360_reg_8624[1]),
        .I1(CO),
        .I2(over_thresh_360_reg_8624[0]),
        .I3(icmp_ln49_240_reg_8630),
        .O(over_thresh_363_fu_5921_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_363_reg_8645[2]_i_1 
       (.I0(over_thresh_360_reg_8624[2]),
        .I1(icmp_ln49_240_reg_8630),
        .I2(over_thresh_360_reg_8624[0]),
        .I3(CO),
        .I4(over_thresh_360_reg_8624[1]),
        .O(over_thresh_363_fu_5921_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_363_reg_8645[3]_i_1 
       (.I0(over_thresh_360_reg_8624[3]),
        .I1(over_thresh_360_reg_8624[1]),
        .I2(CO),
        .I3(over_thresh_360_reg_8624[0]),
        .I4(icmp_ln49_240_reg_8630),
        .I5(over_thresh_360_reg_8624[2]),
        .O(over_thresh_363_fu_5921_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_363_reg_8645[4]_i_1 
       (.I0(over_thresh_360_reg_8624[4]),
        .I1(\over_thresh_363_reg_8645[7]_i_2_n_0 ),
        .O(over_thresh_363_fu_5921_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_363_reg_8645[5]_i_1 
       (.I0(over_thresh_360_reg_8624[5]),
        .I1(\over_thresh_363_reg_8645[7]_i_2_n_0 ),
        .I2(over_thresh_360_reg_8624[4]),
        .O(over_thresh_363_fu_5921_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_363_reg_8645[6]_i_1 
       (.I0(over_thresh_360_reg_8624[6]),
        .I1(over_thresh_360_reg_8624[4]),
        .I2(\over_thresh_363_reg_8645[7]_i_2_n_0 ),
        .I3(over_thresh_360_reg_8624[5]),
        .O(over_thresh_363_fu_5921_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_363_reg_8645[7]_i_1 
       (.I0(over_thresh_360_reg_8624[7]),
        .I1(over_thresh_360_reg_8624[5]),
        .I2(\over_thresh_363_reg_8645[7]_i_2_n_0 ),
        .I3(over_thresh_360_reg_8624[4]),
        .I4(over_thresh_360_reg_8624[6]),
        .O(over_thresh_363_fu_5921_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_363_reg_8645[7]_i_2 
       (.I0(over_thresh_360_reg_8624[3]),
        .I1(over_thresh_360_reg_8624[1]),
        .I2(CO),
        .I3(over_thresh_360_reg_8624[0]),
        .I4(icmp_ln49_240_reg_8630),
        .I5(over_thresh_360_reg_8624[2]),
        .O(\over_thresh_363_reg_8645[7]_i_2_n_0 ));
  FDRE \over_thresh_363_reg_8645_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[0]),
        .Q(over_thresh_363_reg_8645[0]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[1]),
        .Q(over_thresh_363_reg_8645[1]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[2]),
        .Q(over_thresh_363_reg_8645[2]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[3]),
        .Q(over_thresh_363_reg_8645[3]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[4]),
        .Q(over_thresh_363_reg_8645[4]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[5]),
        .Q(over_thresh_363_reg_8645[5]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[6]),
        .Q(over_thresh_363_reg_8645[6]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8645_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5921_p3[7]),
        .Q(over_thresh_363_reg_8645[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_366_reg_8666[0]_i_1 
       (.I0(icmp_ln49_242_reg_8651),
        .I1(over_thresh_363_reg_8645[0]),
        .I2(CO),
        .O(over_thresh_366_fu_5946_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_366_reg_8666[1]_i_1 
       (.I0(over_thresh_363_reg_8645[1]),
        .I1(CO),
        .I2(over_thresh_363_reg_8645[0]),
        .I3(icmp_ln49_242_reg_8651),
        .O(over_thresh_366_fu_5946_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_366_reg_8666[2]_i_1 
       (.I0(over_thresh_363_reg_8645[2]),
        .I1(icmp_ln49_242_reg_8651),
        .I2(over_thresh_363_reg_8645[0]),
        .I3(CO),
        .I4(over_thresh_363_reg_8645[1]),
        .O(over_thresh_366_fu_5946_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_366_reg_8666[3]_i_1 
       (.I0(over_thresh_363_reg_8645[3]),
        .I1(over_thresh_363_reg_8645[1]),
        .I2(CO),
        .I3(over_thresh_363_reg_8645[0]),
        .I4(icmp_ln49_242_reg_8651),
        .I5(over_thresh_363_reg_8645[2]),
        .O(over_thresh_366_fu_5946_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_366_reg_8666[4]_i_1 
       (.I0(over_thresh_363_reg_8645[4]),
        .I1(\over_thresh_366_reg_8666[7]_i_2_n_0 ),
        .O(over_thresh_366_fu_5946_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_366_reg_8666[5]_i_1 
       (.I0(over_thresh_363_reg_8645[5]),
        .I1(\over_thresh_366_reg_8666[7]_i_2_n_0 ),
        .I2(over_thresh_363_reg_8645[4]),
        .O(over_thresh_366_fu_5946_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_366_reg_8666[6]_i_1 
       (.I0(over_thresh_363_reg_8645[6]),
        .I1(over_thresh_363_reg_8645[4]),
        .I2(\over_thresh_366_reg_8666[7]_i_2_n_0 ),
        .I3(over_thresh_363_reg_8645[5]),
        .O(over_thresh_366_fu_5946_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_366_reg_8666[7]_i_1 
       (.I0(over_thresh_363_reg_8645[7]),
        .I1(over_thresh_363_reg_8645[5]),
        .I2(\over_thresh_366_reg_8666[7]_i_2_n_0 ),
        .I3(over_thresh_363_reg_8645[4]),
        .I4(over_thresh_363_reg_8645[6]),
        .O(over_thresh_366_fu_5946_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_366_reg_8666[7]_i_2 
       (.I0(over_thresh_363_reg_8645[3]),
        .I1(over_thresh_363_reg_8645[1]),
        .I2(CO),
        .I3(over_thresh_363_reg_8645[0]),
        .I4(icmp_ln49_242_reg_8651),
        .I5(over_thresh_363_reg_8645[2]),
        .O(\over_thresh_366_reg_8666[7]_i_2_n_0 ));
  FDRE \over_thresh_366_reg_8666_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[0]),
        .Q(over_thresh_366_reg_8666[0]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[1]),
        .Q(over_thresh_366_reg_8666[1]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[2]),
        .Q(over_thresh_366_reg_8666[2]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[3]),
        .Q(over_thresh_366_reg_8666[3]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[4]),
        .Q(over_thresh_366_reg_8666[4]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[5]),
        .Q(over_thresh_366_reg_8666[5]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[6]),
        .Q(over_thresh_366_reg_8666[6]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8666_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5946_p3[7]),
        .Q(over_thresh_366_reg_8666[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_369_reg_8687[0]_i_1 
       (.I0(icmp_ln49_244_reg_8672),
        .I1(over_thresh_366_reg_8666[0]),
        .I2(CO),
        .O(over_thresh_369_fu_5971_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_369_reg_8687[1]_i_1 
       (.I0(over_thresh_366_reg_8666[1]),
        .I1(CO),
        .I2(over_thresh_366_reg_8666[0]),
        .I3(icmp_ln49_244_reg_8672),
        .O(over_thresh_369_fu_5971_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_369_reg_8687[2]_i_1 
       (.I0(over_thresh_366_reg_8666[2]),
        .I1(icmp_ln49_244_reg_8672),
        .I2(over_thresh_366_reg_8666[0]),
        .I3(CO),
        .I4(over_thresh_366_reg_8666[1]),
        .O(over_thresh_369_fu_5971_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_369_reg_8687[3]_i_1 
       (.I0(over_thresh_366_reg_8666[3]),
        .I1(over_thresh_366_reg_8666[1]),
        .I2(CO),
        .I3(over_thresh_366_reg_8666[0]),
        .I4(icmp_ln49_244_reg_8672),
        .I5(over_thresh_366_reg_8666[2]),
        .O(over_thresh_369_fu_5971_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_369_reg_8687[4]_i_1 
       (.I0(over_thresh_366_reg_8666[4]),
        .I1(\over_thresh_369_reg_8687[7]_i_2_n_0 ),
        .O(over_thresh_369_fu_5971_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_369_reg_8687[5]_i_1 
       (.I0(over_thresh_366_reg_8666[5]),
        .I1(\over_thresh_369_reg_8687[7]_i_2_n_0 ),
        .I2(over_thresh_366_reg_8666[4]),
        .O(over_thresh_369_fu_5971_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_369_reg_8687[6]_i_1 
       (.I0(over_thresh_366_reg_8666[6]),
        .I1(over_thresh_366_reg_8666[4]),
        .I2(\over_thresh_369_reg_8687[7]_i_2_n_0 ),
        .I3(over_thresh_366_reg_8666[5]),
        .O(over_thresh_369_fu_5971_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_369_reg_8687[7]_i_1 
       (.I0(over_thresh_366_reg_8666[7]),
        .I1(over_thresh_366_reg_8666[5]),
        .I2(\over_thresh_369_reg_8687[7]_i_2_n_0 ),
        .I3(over_thresh_366_reg_8666[4]),
        .I4(over_thresh_366_reg_8666[6]),
        .O(over_thresh_369_fu_5971_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_369_reg_8687[7]_i_2 
       (.I0(over_thresh_366_reg_8666[3]),
        .I1(over_thresh_366_reg_8666[1]),
        .I2(CO),
        .I3(over_thresh_366_reg_8666[0]),
        .I4(icmp_ln49_244_reg_8672),
        .I5(over_thresh_366_reg_8666[2]),
        .O(\over_thresh_369_reg_8687[7]_i_2_n_0 ));
  FDRE \over_thresh_369_reg_8687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[0]),
        .Q(over_thresh_369_reg_8687[0]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[1]),
        .Q(over_thresh_369_reg_8687[1]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[2]),
        .Q(over_thresh_369_reg_8687[2]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[3]),
        .Q(over_thresh_369_reg_8687[3]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[4]),
        .Q(over_thresh_369_reg_8687[4]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[5]),
        .Q(over_thresh_369_reg_8687[5]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[6]),
        .Q(over_thresh_369_reg_8687[6]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8687_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5971_p3[7]),
        .Q(over_thresh_369_reg_8687[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_36_reg_6359[0]_i_1 
       (.I0(icmp_ln49_22_reg_6344),
        .I1(over_thresh_33_reg_6338[0]),
        .I2(CO),
        .O(over_thresh_36_fu_3181_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_36_reg_6359[1]_i_1 
       (.I0(over_thresh_33_reg_6338[1]),
        .I1(CO),
        .I2(over_thresh_33_reg_6338[0]),
        .I3(icmp_ln49_22_reg_6344),
        .O(over_thresh_36_fu_3181_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_36_reg_6359[2]_i_1 
       (.I0(over_thresh_33_reg_6338[2]),
        .I1(icmp_ln49_22_reg_6344),
        .I2(over_thresh_33_reg_6338[0]),
        .I3(CO),
        .I4(over_thresh_33_reg_6338[1]),
        .O(over_thresh_36_fu_3181_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_36_reg_6359[3]_i_1 
       (.I0(over_thresh_33_reg_6338[3]),
        .I1(over_thresh_33_reg_6338[1]),
        .I2(CO),
        .I3(over_thresh_33_reg_6338[0]),
        .I4(icmp_ln49_22_reg_6344),
        .I5(over_thresh_33_reg_6338[2]),
        .O(over_thresh_36_fu_3181_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_36_reg_6359[4]_i_1 
       (.I0(over_thresh_33_reg_6338[4]),
        .I1(\over_thresh_36_reg_6359[4]_i_2_n_0 ),
        .I2(over_thresh_33_reg_6338[3]),
        .O(over_thresh_36_fu_3181_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_36_reg_6359[4]_i_2 
       (.I0(over_thresh_33_reg_6338[2]),
        .I1(icmp_ln49_22_reg_6344),
        .I2(over_thresh_33_reg_6338[0]),
        .I3(CO),
        .I4(over_thresh_33_reg_6338[1]),
        .O(\over_thresh_36_reg_6359[4]_i_2_n_0 ));
  FDRE \over_thresh_36_reg_6359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3181_p3[0]),
        .Q(over_thresh_36_reg_6359[0]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3181_p3[1]),
        .Q(over_thresh_36_reg_6359[1]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3181_p3[2]),
        .Q(over_thresh_36_reg_6359[2]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3181_p3[3]),
        .Q(over_thresh_36_reg_6359[3]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3181_p3[4]),
        .Q(over_thresh_36_reg_6359[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_372_reg_8708[0]_i_1 
       (.I0(icmp_ln49_246_reg_8693),
        .I1(over_thresh_369_reg_8687[0]),
        .I2(CO),
        .O(over_thresh_372_fu_5996_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_372_reg_8708[1]_i_1 
       (.I0(over_thresh_369_reg_8687[1]),
        .I1(CO),
        .I2(over_thresh_369_reg_8687[0]),
        .I3(icmp_ln49_246_reg_8693),
        .O(over_thresh_372_fu_5996_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_372_reg_8708[2]_i_1 
       (.I0(over_thresh_369_reg_8687[2]),
        .I1(icmp_ln49_246_reg_8693),
        .I2(over_thresh_369_reg_8687[0]),
        .I3(CO),
        .I4(over_thresh_369_reg_8687[1]),
        .O(over_thresh_372_fu_5996_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_372_reg_8708[3]_i_1 
       (.I0(over_thresh_369_reg_8687[3]),
        .I1(over_thresh_369_reg_8687[1]),
        .I2(CO),
        .I3(over_thresh_369_reg_8687[0]),
        .I4(icmp_ln49_246_reg_8693),
        .I5(over_thresh_369_reg_8687[2]),
        .O(over_thresh_372_fu_5996_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_372_reg_8708[4]_i_1 
       (.I0(over_thresh_369_reg_8687[4]),
        .I1(\over_thresh_372_reg_8708[7]_i_2_n_0 ),
        .O(over_thresh_372_fu_5996_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_372_reg_8708[5]_i_1 
       (.I0(over_thresh_369_reg_8687[5]),
        .I1(\over_thresh_372_reg_8708[7]_i_2_n_0 ),
        .I2(over_thresh_369_reg_8687[4]),
        .O(over_thresh_372_fu_5996_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_372_reg_8708[6]_i_1 
       (.I0(over_thresh_369_reg_8687[6]),
        .I1(over_thresh_369_reg_8687[4]),
        .I2(\over_thresh_372_reg_8708[7]_i_2_n_0 ),
        .I3(over_thresh_369_reg_8687[5]),
        .O(over_thresh_372_fu_5996_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_372_reg_8708[7]_i_1 
       (.I0(over_thresh_369_reg_8687[7]),
        .I1(over_thresh_369_reg_8687[5]),
        .I2(\over_thresh_372_reg_8708[7]_i_2_n_0 ),
        .I3(over_thresh_369_reg_8687[4]),
        .I4(over_thresh_369_reg_8687[6]),
        .O(over_thresh_372_fu_5996_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_372_reg_8708[7]_i_2 
       (.I0(over_thresh_369_reg_8687[3]),
        .I1(over_thresh_369_reg_8687[1]),
        .I2(CO),
        .I3(over_thresh_369_reg_8687[0]),
        .I4(icmp_ln49_246_reg_8693),
        .I5(over_thresh_369_reg_8687[2]),
        .O(\over_thresh_372_reg_8708[7]_i_2_n_0 ));
  FDRE \over_thresh_372_reg_8708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[0]),
        .Q(over_thresh_372_reg_8708[0]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[1]),
        .Q(over_thresh_372_reg_8708[1]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[2]),
        .Q(over_thresh_372_reg_8708[2]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[3]),
        .Q(over_thresh_372_reg_8708[3]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[4]),
        .Q(over_thresh_372_reg_8708[4]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[5]),
        .Q(over_thresh_372_reg_8708[5]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[6]),
        .Q(over_thresh_372_reg_8708[6]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8708_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5996_p3[7]),
        .Q(over_thresh_372_reg_8708[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_375_reg_8724[0]_i_1 
       (.I0(over_thresh_372_reg_8708[0]),
        .I1(icmp_ln49_248_reg_8714),
        .I2(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .O(over_thresh_375_fu_6021_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \over_thresh_375_reg_8724[1]_i_1 
       (.I0(over_thresh_372_reg_8708[0]),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I2(icmp_ln49_248_reg_8714),
        .I3(over_thresh_372_reg_8708[1]),
        .O(over_thresh_375_fu_6021_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \over_thresh_375_reg_8724[2]_i_1 
       (.I0(icmp_ln49_248_reg_8714),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I2(over_thresh_372_reg_8708[0]),
        .I3(over_thresh_372_reg_8708[1]),
        .I4(over_thresh_372_reg_8708[2]),
        .O(over_thresh_375_fu_6021_p3[2]));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \over_thresh_375_reg_8724[3]_i_1 
       (.I0(over_thresh_372_reg_8708[1]),
        .I1(over_thresh_372_reg_8708[0]),
        .I2(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I3(icmp_ln49_248_reg_8714),
        .I4(over_thresh_372_reg_8708[2]),
        .I5(over_thresh_372_reg_8708[3]),
        .O(over_thresh_375_fu_6021_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_375_reg_8724[4]_i_1 
       (.I0(\over_thresh_375_reg_8724[7]_i_2_n_0 ),
        .I1(over_thresh_372_reg_8708[4]),
        .O(over_thresh_375_fu_6021_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_375_reg_8724[5]_i_1 
       (.I0(\over_thresh_375_reg_8724[7]_i_2_n_0 ),
        .I1(over_thresh_372_reg_8708[4]),
        .I2(over_thresh_372_reg_8708[5]),
        .O(over_thresh_375_fu_6021_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_375_reg_8724[6]_i_1 
       (.I0(over_thresh_372_reg_8708[4]),
        .I1(\over_thresh_375_reg_8724[7]_i_2_n_0 ),
        .I2(over_thresh_372_reg_8708[5]),
        .I3(over_thresh_372_reg_8708[6]),
        .O(over_thresh_375_fu_6021_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \over_thresh_375_reg_8724[7]_i_1 
       (.I0(over_thresh_372_reg_8708[5]),
        .I1(\over_thresh_375_reg_8724[7]_i_2_n_0 ),
        .I2(over_thresh_372_reg_8708[4]),
        .I3(over_thresh_372_reg_8708[6]),
        .I4(over_thresh_372_reg_8708[7]),
        .O(over_thresh_375_fu_6021_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_375_reg_8724[7]_i_2 
       (.I0(over_thresh_372_reg_8708[3]),
        .I1(over_thresh_372_reg_8708[1]),
        .I2(over_thresh_372_reg_8708[0]),
        .I3(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I4(icmp_ln49_248_reg_8714),
        .I5(over_thresh_372_reg_8708[2]),
        .O(\over_thresh_375_reg_8724[7]_i_2_n_0 ));
  FDRE \over_thresh_375_reg_8724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[0]),
        .Q(over_thresh_375_reg_8724[0]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[1]),
        .Q(over_thresh_375_reg_8724[1]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[2]),
        .Q(over_thresh_375_reg_8724[2]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[3]),
        .Q(over_thresh_375_reg_8724[3]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[4]),
        .Q(over_thresh_375_reg_8724[4]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[5]),
        .Q(over_thresh_375_reg_8724[5]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[6]),
        .Q(over_thresh_375_reg_8724[6]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8724_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6021_p3[7]),
        .Q(over_thresh_375_reg_8724[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_376_reg_8740[0]_i_1 
       (.I0(over_thresh_375_reg_8724[0]),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .O(over_thresh_376_fu_6034_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_376_reg_8740[1]_i_1 
       (.I0(over_thresh_375_reg_8724[0]),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I2(over_thresh_375_reg_8724[1]),
        .O(over_thresh_376_fu_6034_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_376_reg_8740[2]_i_1 
       (.I0(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I1(over_thresh_375_reg_8724[0]),
        .I2(over_thresh_375_reg_8724[1]),
        .I3(over_thresh_375_reg_8724[2]),
        .O(over_thresh_376_fu_6034_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \over_thresh_376_reg_8740[3]_i_1 
       (.I0(over_thresh_375_reg_8724[1]),
        .I1(over_thresh_375_reg_8724[0]),
        .I2(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I3(over_thresh_375_reg_8724[2]),
        .I4(over_thresh_375_reg_8724[3]),
        .O(over_thresh_376_fu_6034_p3[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \over_thresh_376_reg_8740[4]_i_1 
       (.I0(over_thresh_375_reg_8724[2]),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I2(over_thresh_375_reg_8724[0]),
        .I3(over_thresh_375_reg_8724[1]),
        .I4(over_thresh_375_reg_8724[3]),
        .I5(over_thresh_375_reg_8724[4]),
        .O(over_thresh_376_fu_6034_p3[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_376_reg_8740[5]_i_1 
       (.I0(\over_thresh_376_reg_8740[7]_i_2_n_0 ),
        .I1(over_thresh_375_reg_8724[5]),
        .O(over_thresh_376_fu_6034_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_376_reg_8740[6]_i_1 
       (.I0(\over_thresh_376_reg_8740[7]_i_2_n_0 ),
        .I1(over_thresh_375_reg_8724[5]),
        .I2(over_thresh_375_reg_8724[6]),
        .O(over_thresh_376_fu_6034_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_376_reg_8740[7]_i_1 
       (.I0(over_thresh_375_reg_8724[5]),
        .I1(\over_thresh_376_reg_8740[7]_i_2_n_0 ),
        .I2(over_thresh_375_reg_8724[6]),
        .I3(over_thresh_375_reg_8724[7]),
        .O(over_thresh_376_fu_6034_p3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \over_thresh_376_reg_8740[7]_i_2 
       (.I0(over_thresh_375_reg_8724[4]),
        .I1(over_thresh_375_reg_8724[2]),
        .I2(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I3(over_thresh_375_reg_8724[0]),
        .I4(over_thresh_375_reg_8724[1]),
        .I5(over_thresh_375_reg_8724[3]),
        .O(\over_thresh_376_reg_8740[7]_i_2_n_0 ));
  FDRE \over_thresh_376_reg_8740_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[0]),
        .Q(over_thresh_376_reg_8740[0]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[1]),
        .Q(over_thresh_376_reg_8740[1]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[2]),
        .Q(over_thresh_376_reg_8740[2]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[3]),
        .Q(over_thresh_376_reg_8740[3]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[4]),
        .Q(over_thresh_376_reg_8740[4]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[5]),
        .Q(over_thresh_376_reg_8740[5]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[6]),
        .Q(over_thresh_376_reg_8740[6]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8740_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6034_p3[7]),
        .Q(over_thresh_376_reg_8740[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_379_reg_8761[0]_i_1 
       (.I0(over_thresh_376_reg_8740[0]),
        .I1(icmp_ln49_251_reg_8746),
        .I2(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .O(over_thresh_379_fu_6058_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \over_thresh_379_reg_8761[1]_i_1 
       (.I0(over_thresh_376_reg_8740[0]),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I2(icmp_ln49_251_reg_8746),
        .I3(over_thresh_376_reg_8740[1]),
        .O(over_thresh_379_fu_6058_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \over_thresh_379_reg_8761[2]_i_1 
       (.I0(icmp_ln49_251_reg_8746),
        .I1(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I2(over_thresh_376_reg_8740[0]),
        .I3(over_thresh_376_reg_8740[1]),
        .I4(over_thresh_376_reg_8740[2]),
        .O(over_thresh_379_fu_6058_p3[2]));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \over_thresh_379_reg_8761[3]_i_1 
       (.I0(over_thresh_376_reg_8740[1]),
        .I1(over_thresh_376_reg_8740[0]),
        .I2(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I3(icmp_ln49_251_reg_8746),
        .I4(over_thresh_376_reg_8740[2]),
        .I5(over_thresh_376_reg_8740[3]),
        .O(over_thresh_379_fu_6058_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_379_reg_8761[4]_i_1 
       (.I0(\over_thresh_379_reg_8761[7]_i_2_n_0 ),
        .I1(over_thresh_376_reg_8740[4]),
        .O(over_thresh_379_fu_6058_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_379_reg_8761[5]_i_1 
       (.I0(\over_thresh_379_reg_8761[7]_i_2_n_0 ),
        .I1(over_thresh_376_reg_8740[4]),
        .I2(over_thresh_376_reg_8740[5]),
        .O(over_thresh_379_fu_6058_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_379_reg_8761[6]_i_1 
       (.I0(over_thresh_376_reg_8740[4]),
        .I1(\over_thresh_379_reg_8761[7]_i_2_n_0 ),
        .I2(over_thresh_376_reg_8740[5]),
        .I3(over_thresh_376_reg_8740[6]),
        .O(over_thresh_379_fu_6058_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \over_thresh_379_reg_8761[7]_i_1 
       (.I0(over_thresh_376_reg_8740[5]),
        .I1(\over_thresh_379_reg_8761[7]_i_2_n_0 ),
        .I2(over_thresh_376_reg_8740[4]),
        .I3(over_thresh_376_reg_8740[6]),
        .I4(over_thresh_376_reg_8740[7]),
        .O(over_thresh_379_fu_6058_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_379_reg_8761[7]_i_2 
       (.I0(over_thresh_376_reg_8740[3]),
        .I1(over_thresh_376_reg_8740[1]),
        .I2(over_thresh_376_reg_8740[0]),
        .I3(\icmp_ln49_6_reg_6177_reg[0]_0 ),
        .I4(icmp_ln49_251_reg_8746),
        .I5(over_thresh_376_reg_8740[2]),
        .O(\over_thresh_379_reg_8761[7]_i_2_n_0 ));
  FDRE \over_thresh_379_reg_8761_reg[0] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[0]),
        .Q(over_thresh_379_reg_8761[0]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[1] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[1]),
        .Q(over_thresh_379_reg_8761[1]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[2] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[2]),
        .Q(over_thresh_379_reg_8761[2]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[3] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[3]),
        .Q(over_thresh_379_reg_8761[3]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[4] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[4]),
        .Q(over_thresh_379_reg_8761[4]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[5] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[5]),
        .Q(over_thresh_379_reg_8761[5]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[6] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[6]),
        .Q(over_thresh_379_reg_8761[6]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8761_reg[7] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6058_p3[7]),
        .Q(over_thresh_379_reg_8761[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_39_reg_6380[0]_i_1 
       (.I0(icmp_ln49_24_reg_6365),
        .I1(over_thresh_36_reg_6359[0]),
        .I2(CO),
        .O(over_thresh_39_fu_3206_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_39_reg_6380[1]_i_1 
       (.I0(over_thresh_36_reg_6359[1]),
        .I1(CO),
        .I2(over_thresh_36_reg_6359[0]),
        .I3(icmp_ln49_24_reg_6365),
        .O(over_thresh_39_fu_3206_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_39_reg_6380[2]_i_1 
       (.I0(over_thresh_36_reg_6359[2]),
        .I1(icmp_ln49_24_reg_6365),
        .I2(over_thresh_36_reg_6359[0]),
        .I3(CO),
        .I4(over_thresh_36_reg_6359[1]),
        .O(over_thresh_39_fu_3206_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_39_reg_6380[3]_i_1 
       (.I0(over_thresh_36_reg_6359[3]),
        .I1(over_thresh_36_reg_6359[1]),
        .I2(CO),
        .I3(over_thresh_36_reg_6359[0]),
        .I4(icmp_ln49_24_reg_6365),
        .I5(over_thresh_36_reg_6359[2]),
        .O(over_thresh_39_fu_3206_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_39_reg_6380[4]_i_1 
       (.I0(over_thresh_36_reg_6359[4]),
        .I1(\over_thresh_39_reg_6380[4]_i_2_n_0 ),
        .I2(over_thresh_36_reg_6359[3]),
        .O(over_thresh_39_fu_3206_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_39_reg_6380[4]_i_2 
       (.I0(over_thresh_36_reg_6359[2]),
        .I1(icmp_ln49_24_reg_6365),
        .I2(over_thresh_36_reg_6359[0]),
        .I3(CO),
        .I4(over_thresh_36_reg_6359[1]),
        .O(\over_thresh_39_reg_6380[4]_i_2_n_0 ));
  FDRE \over_thresh_39_reg_6380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3206_p3[0]),
        .Q(over_thresh_39_reg_6380[0]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3206_p3[1]),
        .Q(over_thresh_39_reg_6380[1]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3206_p3[2]),
        .Q(over_thresh_39_reg_6380[2]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3206_p3[3]),
        .Q(over_thresh_39_reg_6380[3]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3206_p3[4]),
        .Q(over_thresh_39_reg_6380[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \over_thresh_3_reg_6131[0]_i_1 
       (.I0(CO),
        .I1(icmp_ln49_reg_6116),
        .I2(over_thresh_reg_6110),
        .I3(ap_CS_fsm_state3),
        .I4(over_thresh_3_reg_6131[0]),
        .O(\over_thresh_3_reg_6131[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE8FFE800)) 
    \over_thresh_3_reg_6131[1]_i_1 
       (.I0(CO),
        .I1(over_thresh_reg_6110),
        .I2(icmp_ln49_reg_6116),
        .I3(ap_CS_fsm_state3),
        .I4(over_thresh_3_reg_6131[1]),
        .O(\over_thresh_3_reg_6131[1]_i_1_n_0 ));
  FDRE \over_thresh_3_reg_6131_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\over_thresh_3_reg_6131[0]_i_1_n_0 ),
        .Q(over_thresh_3_reg_6131[0]),
        .R(1'b0));
  FDRE \over_thresh_3_reg_6131_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\over_thresh_3_reg_6131[1]_i_1_n_0 ),
        .Q(over_thresh_3_reg_6131[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_42_reg_6401[0]_i_1 
       (.I0(icmp_ln49_26_reg_6386),
        .I1(over_thresh_39_reg_6380[0]),
        .I2(CO),
        .O(over_thresh_42_fu_3231_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_42_reg_6401[1]_i_1 
       (.I0(over_thresh_39_reg_6380[1]),
        .I1(CO),
        .I2(over_thresh_39_reg_6380[0]),
        .I3(icmp_ln49_26_reg_6386),
        .O(over_thresh_42_fu_3231_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_42_reg_6401[2]_i_1 
       (.I0(over_thresh_39_reg_6380[2]),
        .I1(icmp_ln49_26_reg_6386),
        .I2(over_thresh_39_reg_6380[0]),
        .I3(CO),
        .I4(over_thresh_39_reg_6380[1]),
        .O(over_thresh_42_fu_3231_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_42_reg_6401[3]_i_1 
       (.I0(over_thresh_39_reg_6380[3]),
        .I1(over_thresh_39_reg_6380[1]),
        .I2(CO),
        .I3(over_thresh_39_reg_6380[0]),
        .I4(icmp_ln49_26_reg_6386),
        .I5(over_thresh_39_reg_6380[2]),
        .O(over_thresh_42_fu_3231_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_42_reg_6401[4]_i_1 
       (.I0(over_thresh_39_reg_6380[4]),
        .I1(\over_thresh_42_reg_6401[4]_i_2_n_0 ),
        .I2(over_thresh_39_reg_6380[3]),
        .O(over_thresh_42_fu_3231_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_42_reg_6401[4]_i_2 
       (.I0(over_thresh_39_reg_6380[2]),
        .I1(icmp_ln49_26_reg_6386),
        .I2(over_thresh_39_reg_6380[0]),
        .I3(CO),
        .I4(over_thresh_39_reg_6380[1]),
        .O(\over_thresh_42_reg_6401[4]_i_2_n_0 ));
  FDRE \over_thresh_42_reg_6401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3231_p3[0]),
        .Q(over_thresh_42_reg_6401[0]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3231_p3[1]),
        .Q(over_thresh_42_reg_6401[1]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3231_p3[2]),
        .Q(over_thresh_42_reg_6401[2]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3231_p3[3]),
        .Q(over_thresh_42_reg_6401[3]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3231_p3[4]),
        .Q(over_thresh_42_reg_6401[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_45_reg_6422[0]_i_1 
       (.I0(icmp_ln49_28_reg_6407),
        .I1(over_thresh_42_reg_6401[0]),
        .I2(CO),
        .O(over_thresh_45_fu_3256_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_45_reg_6422[1]_i_1 
       (.I0(over_thresh_42_reg_6401[1]),
        .I1(CO),
        .I2(over_thresh_42_reg_6401[0]),
        .I3(icmp_ln49_28_reg_6407),
        .O(over_thresh_45_fu_3256_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_45_reg_6422[2]_i_1 
       (.I0(over_thresh_42_reg_6401[2]),
        .I1(icmp_ln49_28_reg_6407),
        .I2(over_thresh_42_reg_6401[0]),
        .I3(CO),
        .I4(over_thresh_42_reg_6401[1]),
        .O(over_thresh_45_fu_3256_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_45_reg_6422[3]_i_1 
       (.I0(over_thresh_42_reg_6401[3]),
        .I1(over_thresh_42_reg_6401[1]),
        .I2(CO),
        .I3(over_thresh_42_reg_6401[0]),
        .I4(icmp_ln49_28_reg_6407),
        .I5(over_thresh_42_reg_6401[2]),
        .O(over_thresh_45_fu_3256_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_45_reg_6422[4]_i_1 
       (.I0(over_thresh_42_reg_6401[4]),
        .I1(\over_thresh_45_reg_6422[4]_i_2_n_0 ),
        .I2(over_thresh_42_reg_6401[3]),
        .O(over_thresh_45_fu_3256_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_45_reg_6422[4]_i_2 
       (.I0(over_thresh_42_reg_6401[2]),
        .I1(icmp_ln49_28_reg_6407),
        .I2(over_thresh_42_reg_6401[0]),
        .I3(CO),
        .I4(over_thresh_42_reg_6401[1]),
        .O(\over_thresh_45_reg_6422[4]_i_2_n_0 ));
  FDRE \over_thresh_45_reg_6422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3256_p3[0]),
        .Q(over_thresh_45_reg_6422[0]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3256_p3[1]),
        .Q(over_thresh_45_reg_6422[1]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3256_p3[2]),
        .Q(over_thresh_45_reg_6422[2]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3256_p3[3]),
        .Q(over_thresh_45_reg_6422[3]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3256_p3[4]),
        .Q(over_thresh_45_reg_6422[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_48_reg_6442[0]_i_1 
       (.I0(icmp_ln49_30_reg_6427),
        .I1(over_thresh_45_reg_6422[0]),
        .I2(CO),
        .O(over_thresh_48_fu_3286_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_48_reg_6442[1]_i_1 
       (.I0(over_thresh_45_reg_6422[1]),
        .I1(CO),
        .I2(over_thresh_45_reg_6422[0]),
        .I3(icmp_ln49_30_reg_6427),
        .O(over_thresh_48_fu_3286_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_48_reg_6442[2]_i_1 
       (.I0(over_thresh_45_reg_6422[2]),
        .I1(icmp_ln49_30_reg_6427),
        .I2(over_thresh_45_reg_6422[0]),
        .I3(CO),
        .I4(over_thresh_45_reg_6422[1]),
        .O(over_thresh_48_fu_3286_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_48_reg_6442[3]_i_1 
       (.I0(over_thresh_45_reg_6422[3]),
        .I1(over_thresh_45_reg_6422[1]),
        .I2(CO),
        .I3(over_thresh_45_reg_6422[0]),
        .I4(icmp_ln49_30_reg_6427),
        .I5(over_thresh_45_reg_6422[2]),
        .O(over_thresh_48_fu_3286_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_48_reg_6442[4]_i_1 
       (.I0(over_thresh_45_reg_6422[4]),
        .I1(\over_thresh_48_reg_6442[5]_i_2_n_0 ),
        .O(over_thresh_48_fu_3286_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \over_thresh_48_reg_6442[5]_i_1 
       (.I0(over_thresh_45_reg_6422[4]),
        .I1(\over_thresh_48_reg_6442[5]_i_2_n_0 ),
        .O(over_thresh_48_fu_3286_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_48_reg_6442[5]_i_2 
       (.I0(over_thresh_45_reg_6422[3]),
        .I1(over_thresh_45_reg_6422[1]),
        .I2(CO),
        .I3(over_thresh_45_reg_6422[0]),
        .I4(icmp_ln49_30_reg_6427),
        .I5(over_thresh_45_reg_6422[2]),
        .O(\over_thresh_48_reg_6442[5]_i_2_n_0 ));
  FDRE \over_thresh_48_reg_6442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3286_p3[0]),
        .Q(over_thresh_48_reg_6442[0]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3286_p3[1]),
        .Q(over_thresh_48_reg_6442[1]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3286_p3[2]),
        .Q(over_thresh_48_reg_6442[2]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3286_p3[3]),
        .Q(over_thresh_48_reg_6442[3]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3286_p3[4]),
        .Q(over_thresh_48_reg_6442[4]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3286_p3[5]),
        .Q(over_thresh_48_reg_6442[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_51_reg_6463[0]_i_1 
       (.I0(icmp_ln49_32_reg_6448),
        .I1(over_thresh_48_reg_6442[0]),
        .I2(CO),
        .O(over_thresh_51_fu_3311_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_51_reg_6463[1]_i_1 
       (.I0(over_thresh_48_reg_6442[1]),
        .I1(CO),
        .I2(over_thresh_48_reg_6442[0]),
        .I3(icmp_ln49_32_reg_6448),
        .O(over_thresh_51_fu_3311_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_51_reg_6463[2]_i_1 
       (.I0(over_thresh_48_reg_6442[2]),
        .I1(icmp_ln49_32_reg_6448),
        .I2(over_thresh_48_reg_6442[0]),
        .I3(CO),
        .I4(over_thresh_48_reg_6442[1]),
        .O(over_thresh_51_fu_3311_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_51_reg_6463[3]_i_1 
       (.I0(over_thresh_48_reg_6442[3]),
        .I1(over_thresh_48_reg_6442[1]),
        .I2(CO),
        .I3(over_thresh_48_reg_6442[0]),
        .I4(icmp_ln49_32_reg_6448),
        .I5(over_thresh_48_reg_6442[2]),
        .O(over_thresh_51_fu_3311_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_51_reg_6463[4]_i_1 
       (.I0(over_thresh_48_reg_6442[4]),
        .I1(\over_thresh_51_reg_6463[5]_i_2_n_0 ),
        .O(over_thresh_51_fu_3311_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_51_reg_6463[5]_i_1 
       (.I0(over_thresh_48_reg_6442[5]),
        .I1(\over_thresh_51_reg_6463[5]_i_2_n_0 ),
        .I2(over_thresh_48_reg_6442[4]),
        .O(over_thresh_51_fu_3311_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_51_reg_6463[5]_i_2 
       (.I0(over_thresh_48_reg_6442[3]),
        .I1(over_thresh_48_reg_6442[1]),
        .I2(CO),
        .I3(over_thresh_48_reg_6442[0]),
        .I4(icmp_ln49_32_reg_6448),
        .I5(over_thresh_48_reg_6442[2]),
        .O(\over_thresh_51_reg_6463[5]_i_2_n_0 ));
  FDRE \over_thresh_51_reg_6463_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3311_p3[0]),
        .Q(over_thresh_51_reg_6463[0]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6463_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3311_p3[1]),
        .Q(over_thresh_51_reg_6463[1]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6463_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3311_p3[2]),
        .Q(over_thresh_51_reg_6463[2]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6463_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3311_p3[3]),
        .Q(over_thresh_51_reg_6463[3]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6463_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3311_p3[4]),
        .Q(over_thresh_51_reg_6463[4]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6463_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3311_p3[5]),
        .Q(over_thresh_51_reg_6463[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_54_reg_6484[0]_i_1 
       (.I0(icmp_ln49_34_reg_6469),
        .I1(over_thresh_51_reg_6463[0]),
        .I2(CO),
        .O(over_thresh_54_fu_3336_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_54_reg_6484[1]_i_1 
       (.I0(over_thresh_51_reg_6463[1]),
        .I1(CO),
        .I2(over_thresh_51_reg_6463[0]),
        .I3(icmp_ln49_34_reg_6469),
        .O(over_thresh_54_fu_3336_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_54_reg_6484[2]_i_1 
       (.I0(over_thresh_51_reg_6463[2]),
        .I1(icmp_ln49_34_reg_6469),
        .I2(over_thresh_51_reg_6463[0]),
        .I3(CO),
        .I4(over_thresh_51_reg_6463[1]),
        .O(over_thresh_54_fu_3336_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_54_reg_6484[3]_i_1 
       (.I0(over_thresh_51_reg_6463[3]),
        .I1(over_thresh_51_reg_6463[1]),
        .I2(CO),
        .I3(over_thresh_51_reg_6463[0]),
        .I4(icmp_ln49_34_reg_6469),
        .I5(over_thresh_51_reg_6463[2]),
        .O(over_thresh_54_fu_3336_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_54_reg_6484[4]_i_1 
       (.I0(over_thresh_51_reg_6463[4]),
        .I1(\over_thresh_54_reg_6484[5]_i_2_n_0 ),
        .O(over_thresh_54_fu_3336_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_54_reg_6484[5]_i_1 
       (.I0(over_thresh_51_reg_6463[5]),
        .I1(\over_thresh_54_reg_6484[5]_i_2_n_0 ),
        .I2(over_thresh_51_reg_6463[4]),
        .O(over_thresh_54_fu_3336_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_54_reg_6484[5]_i_2 
       (.I0(over_thresh_51_reg_6463[3]),
        .I1(over_thresh_51_reg_6463[1]),
        .I2(CO),
        .I3(over_thresh_51_reg_6463[0]),
        .I4(icmp_ln49_34_reg_6469),
        .I5(over_thresh_51_reg_6463[2]),
        .O(\over_thresh_54_reg_6484[5]_i_2_n_0 ));
  FDRE \over_thresh_54_reg_6484_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3336_p3[0]),
        .Q(over_thresh_54_reg_6484[0]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6484_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3336_p3[1]),
        .Q(over_thresh_54_reg_6484[1]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6484_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3336_p3[2]),
        .Q(over_thresh_54_reg_6484[2]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6484_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3336_p3[3]),
        .Q(over_thresh_54_reg_6484[3]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6484_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3336_p3[4]),
        .Q(over_thresh_54_reg_6484[4]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6484_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3336_p3[5]),
        .Q(over_thresh_54_reg_6484[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_57_reg_6505[0]_i_1 
       (.I0(icmp_ln49_36_reg_6490),
        .I1(over_thresh_54_reg_6484[0]),
        .I2(CO),
        .O(over_thresh_57_fu_3361_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_57_reg_6505[1]_i_1 
       (.I0(over_thresh_54_reg_6484[1]),
        .I1(CO),
        .I2(over_thresh_54_reg_6484[0]),
        .I3(icmp_ln49_36_reg_6490),
        .O(over_thresh_57_fu_3361_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_57_reg_6505[2]_i_1 
       (.I0(over_thresh_54_reg_6484[2]),
        .I1(icmp_ln49_36_reg_6490),
        .I2(over_thresh_54_reg_6484[0]),
        .I3(CO),
        .I4(over_thresh_54_reg_6484[1]),
        .O(over_thresh_57_fu_3361_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_57_reg_6505[3]_i_1 
       (.I0(over_thresh_54_reg_6484[3]),
        .I1(over_thresh_54_reg_6484[1]),
        .I2(CO),
        .I3(over_thresh_54_reg_6484[0]),
        .I4(icmp_ln49_36_reg_6490),
        .I5(over_thresh_54_reg_6484[2]),
        .O(over_thresh_57_fu_3361_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_57_reg_6505[4]_i_1 
       (.I0(over_thresh_54_reg_6484[4]),
        .I1(\over_thresh_57_reg_6505[5]_i_2_n_0 ),
        .O(over_thresh_57_fu_3361_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_57_reg_6505[5]_i_1 
       (.I0(over_thresh_54_reg_6484[5]),
        .I1(\over_thresh_57_reg_6505[5]_i_2_n_0 ),
        .I2(over_thresh_54_reg_6484[4]),
        .O(over_thresh_57_fu_3361_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_57_reg_6505[5]_i_2 
       (.I0(over_thresh_54_reg_6484[3]),
        .I1(over_thresh_54_reg_6484[1]),
        .I2(CO),
        .I3(over_thresh_54_reg_6484[0]),
        .I4(icmp_ln49_36_reg_6490),
        .I5(over_thresh_54_reg_6484[2]),
        .O(\over_thresh_57_reg_6505[5]_i_2_n_0 ));
  FDRE \over_thresh_57_reg_6505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3361_p3[0]),
        .Q(over_thresh_57_reg_6505[0]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3361_p3[1]),
        .Q(over_thresh_57_reg_6505[1]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3361_p3[2]),
        .Q(over_thresh_57_reg_6505[2]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3361_p3[3]),
        .Q(over_thresh_57_reg_6505[3]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3361_p3[4]),
        .Q(over_thresh_57_reg_6505[4]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3361_p3[5]),
        .Q(over_thresh_57_reg_6505[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_60_reg_6526[0]_i_1 
       (.I0(icmp_ln49_38_reg_6511),
        .I1(over_thresh_57_reg_6505[0]),
        .I2(CO),
        .O(over_thresh_60_fu_3386_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_60_reg_6526[1]_i_1 
       (.I0(over_thresh_57_reg_6505[1]),
        .I1(CO),
        .I2(over_thresh_57_reg_6505[0]),
        .I3(icmp_ln49_38_reg_6511),
        .O(over_thresh_60_fu_3386_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_60_reg_6526[2]_i_1 
       (.I0(over_thresh_57_reg_6505[2]),
        .I1(icmp_ln49_38_reg_6511),
        .I2(over_thresh_57_reg_6505[0]),
        .I3(CO),
        .I4(over_thresh_57_reg_6505[1]),
        .O(over_thresh_60_fu_3386_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_60_reg_6526[3]_i_1 
       (.I0(over_thresh_57_reg_6505[3]),
        .I1(over_thresh_57_reg_6505[1]),
        .I2(CO),
        .I3(over_thresh_57_reg_6505[0]),
        .I4(icmp_ln49_38_reg_6511),
        .I5(over_thresh_57_reg_6505[2]),
        .O(over_thresh_60_fu_3386_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_60_reg_6526[4]_i_1 
       (.I0(over_thresh_57_reg_6505[4]),
        .I1(\over_thresh_60_reg_6526[5]_i_2_n_0 ),
        .O(over_thresh_60_fu_3386_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_60_reg_6526[5]_i_1 
       (.I0(over_thresh_57_reg_6505[5]),
        .I1(\over_thresh_60_reg_6526[5]_i_2_n_0 ),
        .I2(over_thresh_57_reg_6505[4]),
        .O(over_thresh_60_fu_3386_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_60_reg_6526[5]_i_2 
       (.I0(over_thresh_57_reg_6505[3]),
        .I1(over_thresh_57_reg_6505[1]),
        .I2(CO),
        .I3(over_thresh_57_reg_6505[0]),
        .I4(icmp_ln49_38_reg_6511),
        .I5(over_thresh_57_reg_6505[2]),
        .O(\over_thresh_60_reg_6526[5]_i_2_n_0 ));
  FDRE \over_thresh_60_reg_6526_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3386_p3[0]),
        .Q(over_thresh_60_reg_6526[0]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6526_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3386_p3[1]),
        .Q(over_thresh_60_reg_6526[1]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6526_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3386_p3[2]),
        .Q(over_thresh_60_reg_6526[2]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6526_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3386_p3[3]),
        .Q(over_thresh_60_reg_6526[3]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6526_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3386_p3[4]),
        .Q(over_thresh_60_reg_6526[4]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6526_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3386_p3[5]),
        .Q(over_thresh_60_reg_6526[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_63_reg_6547[0]_i_1 
       (.I0(icmp_ln49_40_reg_6532),
        .I1(over_thresh_60_reg_6526[0]),
        .I2(CO),
        .O(over_thresh_63_fu_3411_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_63_reg_6547[1]_i_1 
       (.I0(over_thresh_60_reg_6526[1]),
        .I1(CO),
        .I2(over_thresh_60_reg_6526[0]),
        .I3(icmp_ln49_40_reg_6532),
        .O(over_thresh_63_fu_3411_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_63_reg_6547[2]_i_1 
       (.I0(over_thresh_60_reg_6526[2]),
        .I1(icmp_ln49_40_reg_6532),
        .I2(over_thresh_60_reg_6526[0]),
        .I3(CO),
        .I4(over_thresh_60_reg_6526[1]),
        .O(over_thresh_63_fu_3411_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_63_reg_6547[3]_i_1 
       (.I0(over_thresh_60_reg_6526[3]),
        .I1(over_thresh_60_reg_6526[1]),
        .I2(CO),
        .I3(over_thresh_60_reg_6526[0]),
        .I4(icmp_ln49_40_reg_6532),
        .I5(over_thresh_60_reg_6526[2]),
        .O(over_thresh_63_fu_3411_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_63_reg_6547[4]_i_1 
       (.I0(over_thresh_60_reg_6526[4]),
        .I1(\over_thresh_63_reg_6547[5]_i_2_n_0 ),
        .O(over_thresh_63_fu_3411_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_63_reg_6547[5]_i_1 
       (.I0(over_thresh_60_reg_6526[5]),
        .I1(\over_thresh_63_reg_6547[5]_i_2_n_0 ),
        .I2(over_thresh_60_reg_6526[4]),
        .O(over_thresh_63_fu_3411_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_63_reg_6547[5]_i_2 
       (.I0(over_thresh_60_reg_6526[3]),
        .I1(over_thresh_60_reg_6526[1]),
        .I2(CO),
        .I3(over_thresh_60_reg_6526[0]),
        .I4(icmp_ln49_40_reg_6532),
        .I5(over_thresh_60_reg_6526[2]),
        .O(\over_thresh_63_reg_6547[5]_i_2_n_0 ));
  FDRE \over_thresh_63_reg_6547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3411_p3[0]),
        .Q(over_thresh_63_reg_6547[0]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6547_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3411_p3[1]),
        .Q(over_thresh_63_reg_6547[1]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6547_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3411_p3[2]),
        .Q(over_thresh_63_reg_6547[2]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6547_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3411_p3[3]),
        .Q(over_thresh_63_reg_6547[3]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6547_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3411_p3[4]),
        .Q(over_thresh_63_reg_6547[4]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6547_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3411_p3[5]),
        .Q(over_thresh_63_reg_6547[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_66_reg_6568[0]_i_1 
       (.I0(icmp_ln49_42_reg_6553),
        .I1(over_thresh_63_reg_6547[0]),
        .I2(CO),
        .O(over_thresh_66_fu_3436_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_66_reg_6568[1]_i_1 
       (.I0(over_thresh_63_reg_6547[1]),
        .I1(CO),
        .I2(over_thresh_63_reg_6547[0]),
        .I3(icmp_ln49_42_reg_6553),
        .O(over_thresh_66_fu_3436_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_66_reg_6568[2]_i_1 
       (.I0(over_thresh_63_reg_6547[2]),
        .I1(icmp_ln49_42_reg_6553),
        .I2(over_thresh_63_reg_6547[0]),
        .I3(CO),
        .I4(over_thresh_63_reg_6547[1]),
        .O(over_thresh_66_fu_3436_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_66_reg_6568[3]_i_1 
       (.I0(over_thresh_63_reg_6547[3]),
        .I1(over_thresh_63_reg_6547[1]),
        .I2(CO),
        .I3(over_thresh_63_reg_6547[0]),
        .I4(icmp_ln49_42_reg_6553),
        .I5(over_thresh_63_reg_6547[2]),
        .O(over_thresh_66_fu_3436_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_66_reg_6568[4]_i_1 
       (.I0(over_thresh_63_reg_6547[4]),
        .I1(\over_thresh_66_reg_6568[5]_i_2_n_0 ),
        .O(over_thresh_66_fu_3436_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_66_reg_6568[5]_i_1 
       (.I0(over_thresh_63_reg_6547[5]),
        .I1(\over_thresh_66_reg_6568[5]_i_2_n_0 ),
        .I2(over_thresh_63_reg_6547[4]),
        .O(over_thresh_66_fu_3436_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_66_reg_6568[5]_i_2 
       (.I0(over_thresh_63_reg_6547[3]),
        .I1(over_thresh_63_reg_6547[1]),
        .I2(CO),
        .I3(over_thresh_63_reg_6547[0]),
        .I4(icmp_ln49_42_reg_6553),
        .I5(over_thresh_63_reg_6547[2]),
        .O(\over_thresh_66_reg_6568[5]_i_2_n_0 ));
  FDRE \over_thresh_66_reg_6568_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3436_p3[0]),
        .Q(over_thresh_66_reg_6568[0]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6568_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3436_p3[1]),
        .Q(over_thresh_66_reg_6568[1]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6568_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3436_p3[2]),
        .Q(over_thresh_66_reg_6568[2]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6568_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3436_p3[3]),
        .Q(over_thresh_66_reg_6568[3]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6568_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3436_p3[4]),
        .Q(over_thresh_66_reg_6568[4]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6568_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3436_p3[5]),
        .Q(over_thresh_66_reg_6568[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_69_reg_6589[0]_i_1 
       (.I0(icmp_ln49_44_reg_6574),
        .I1(over_thresh_66_reg_6568[0]),
        .I2(CO),
        .O(over_thresh_69_fu_3461_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_69_reg_6589[1]_i_1 
       (.I0(over_thresh_66_reg_6568[1]),
        .I1(CO),
        .I2(over_thresh_66_reg_6568[0]),
        .I3(icmp_ln49_44_reg_6574),
        .O(over_thresh_69_fu_3461_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_69_reg_6589[2]_i_1 
       (.I0(over_thresh_66_reg_6568[2]),
        .I1(icmp_ln49_44_reg_6574),
        .I2(over_thresh_66_reg_6568[0]),
        .I3(CO),
        .I4(over_thresh_66_reg_6568[1]),
        .O(over_thresh_69_fu_3461_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_69_reg_6589[3]_i_1 
       (.I0(over_thresh_66_reg_6568[3]),
        .I1(over_thresh_66_reg_6568[1]),
        .I2(CO),
        .I3(over_thresh_66_reg_6568[0]),
        .I4(icmp_ln49_44_reg_6574),
        .I5(over_thresh_66_reg_6568[2]),
        .O(over_thresh_69_fu_3461_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_69_reg_6589[4]_i_1 
       (.I0(over_thresh_66_reg_6568[4]),
        .I1(\over_thresh_69_reg_6589[5]_i_2_n_0 ),
        .O(over_thresh_69_fu_3461_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_69_reg_6589[5]_i_1 
       (.I0(over_thresh_66_reg_6568[5]),
        .I1(\over_thresh_69_reg_6589[5]_i_2_n_0 ),
        .I2(over_thresh_66_reg_6568[4]),
        .O(over_thresh_69_fu_3461_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_69_reg_6589[5]_i_2 
       (.I0(over_thresh_66_reg_6568[3]),
        .I1(over_thresh_66_reg_6568[1]),
        .I2(CO),
        .I3(over_thresh_66_reg_6568[0]),
        .I4(icmp_ln49_44_reg_6574),
        .I5(over_thresh_66_reg_6568[2]),
        .O(\over_thresh_69_reg_6589[5]_i_2_n_0 ));
  FDRE \over_thresh_69_reg_6589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3461_p3[0]),
        .Q(over_thresh_69_reg_6589[0]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3461_p3[1]),
        .Q(over_thresh_69_reg_6589[1]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3461_p3[2]),
        .Q(over_thresh_69_reg_6589[2]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3461_p3[3]),
        .Q(over_thresh_69_reg_6589[3]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6589_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3461_p3[4]),
        .Q(over_thresh_69_reg_6589[4]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6589_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3461_p3[5]),
        .Q(over_thresh_69_reg_6589[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_6_reg_6151[0]_i_1 
       (.I0(icmp_ln49_2_reg_6136),
        .I1(over_thresh_3_reg_6131[0]),
        .I2(CO),
        .O(over_thresh_6_fu_2921_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_6_reg_6151[1]_i_1 
       (.I0(over_thresh_3_reg_6131[1]),
        .I1(CO),
        .I2(over_thresh_3_reg_6131[0]),
        .I3(icmp_ln49_2_reg_6136),
        .O(over_thresh_6_fu_2921_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hA880)) 
    \over_thresh_6_reg_6151[2]_i_1 
       (.I0(over_thresh_3_reg_6131[1]),
        .I1(CO),
        .I2(over_thresh_3_reg_6131[0]),
        .I3(icmp_ln49_2_reg_6136),
        .O(over_thresh_6_fu_2921_p3[2]));
  FDRE \over_thresh_6_reg_6151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(over_thresh_6_fu_2921_p3[0]),
        .Q(over_thresh_6_reg_6151[0]),
        .R(1'b0));
  FDRE \over_thresh_6_reg_6151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(over_thresh_6_fu_2921_p3[1]),
        .Q(over_thresh_6_reg_6151[1]),
        .R(1'b0));
  FDRE \over_thresh_6_reg_6151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(over_thresh_6_fu_2921_p3[2]),
        .Q(over_thresh_6_reg_6151[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_72_reg_6610[0]_i_1 
       (.I0(icmp_ln49_46_reg_6595),
        .I1(over_thresh_69_reg_6589[0]),
        .I2(CO),
        .O(over_thresh_72_fu_3486_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_72_reg_6610[1]_i_1 
       (.I0(over_thresh_69_reg_6589[1]),
        .I1(CO),
        .I2(over_thresh_69_reg_6589[0]),
        .I3(icmp_ln49_46_reg_6595),
        .O(over_thresh_72_fu_3486_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_72_reg_6610[2]_i_1 
       (.I0(over_thresh_69_reg_6589[2]),
        .I1(icmp_ln49_46_reg_6595),
        .I2(over_thresh_69_reg_6589[0]),
        .I3(CO),
        .I4(over_thresh_69_reg_6589[1]),
        .O(over_thresh_72_fu_3486_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_72_reg_6610[3]_i_1 
       (.I0(over_thresh_69_reg_6589[3]),
        .I1(over_thresh_69_reg_6589[1]),
        .I2(CO),
        .I3(over_thresh_69_reg_6589[0]),
        .I4(icmp_ln49_46_reg_6595),
        .I5(over_thresh_69_reg_6589[2]),
        .O(over_thresh_72_fu_3486_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_72_reg_6610[4]_i_1 
       (.I0(over_thresh_69_reg_6589[4]),
        .I1(\over_thresh_72_reg_6610[5]_i_2_n_0 ),
        .O(over_thresh_72_fu_3486_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_72_reg_6610[5]_i_1 
       (.I0(over_thresh_69_reg_6589[5]),
        .I1(\over_thresh_72_reg_6610[5]_i_2_n_0 ),
        .I2(over_thresh_69_reg_6589[4]),
        .O(over_thresh_72_fu_3486_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_72_reg_6610[5]_i_2 
       (.I0(over_thresh_69_reg_6589[3]),
        .I1(over_thresh_69_reg_6589[1]),
        .I2(CO),
        .I3(over_thresh_69_reg_6589[0]),
        .I4(icmp_ln49_46_reg_6595),
        .I5(over_thresh_69_reg_6589[2]),
        .O(\over_thresh_72_reg_6610[5]_i_2_n_0 ));
  FDRE \over_thresh_72_reg_6610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3486_p3[0]),
        .Q(over_thresh_72_reg_6610[0]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3486_p3[1]),
        .Q(over_thresh_72_reg_6610[1]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3486_p3[2]),
        .Q(over_thresh_72_reg_6610[2]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3486_p3[3]),
        .Q(over_thresh_72_reg_6610[3]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3486_p3[4]),
        .Q(over_thresh_72_reg_6610[4]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3486_p3[5]),
        .Q(over_thresh_72_reg_6610[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_75_reg_6631[0]_i_1 
       (.I0(icmp_ln49_48_reg_6616),
        .I1(over_thresh_72_reg_6610[0]),
        .I2(CO),
        .O(over_thresh_75_fu_3511_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_75_reg_6631[1]_i_1 
       (.I0(over_thresh_72_reg_6610[1]),
        .I1(CO),
        .I2(over_thresh_72_reg_6610[0]),
        .I3(icmp_ln49_48_reg_6616),
        .O(over_thresh_75_fu_3511_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_75_reg_6631[2]_i_1 
       (.I0(over_thresh_72_reg_6610[2]),
        .I1(icmp_ln49_48_reg_6616),
        .I2(over_thresh_72_reg_6610[0]),
        .I3(CO),
        .I4(over_thresh_72_reg_6610[1]),
        .O(over_thresh_75_fu_3511_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_75_reg_6631[3]_i_1 
       (.I0(over_thresh_72_reg_6610[3]),
        .I1(over_thresh_72_reg_6610[1]),
        .I2(CO),
        .I3(over_thresh_72_reg_6610[0]),
        .I4(icmp_ln49_48_reg_6616),
        .I5(over_thresh_72_reg_6610[2]),
        .O(over_thresh_75_fu_3511_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_75_reg_6631[4]_i_1 
       (.I0(over_thresh_72_reg_6610[4]),
        .I1(\over_thresh_75_reg_6631[5]_i_2_n_0 ),
        .O(over_thresh_75_fu_3511_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_75_reg_6631[5]_i_1 
       (.I0(over_thresh_72_reg_6610[5]),
        .I1(\over_thresh_75_reg_6631[5]_i_2_n_0 ),
        .I2(over_thresh_72_reg_6610[4]),
        .O(over_thresh_75_fu_3511_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_75_reg_6631[5]_i_2 
       (.I0(over_thresh_72_reg_6610[3]),
        .I1(over_thresh_72_reg_6610[1]),
        .I2(CO),
        .I3(over_thresh_72_reg_6610[0]),
        .I4(icmp_ln49_48_reg_6616),
        .I5(over_thresh_72_reg_6610[2]),
        .O(\over_thresh_75_reg_6631[5]_i_2_n_0 ));
  FDRE \over_thresh_75_reg_6631_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3511_p3[0]),
        .Q(over_thresh_75_reg_6631[0]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6631_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3511_p3[1]),
        .Q(over_thresh_75_reg_6631[1]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3511_p3[2]),
        .Q(over_thresh_75_reg_6631[2]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3511_p3[3]),
        .Q(over_thresh_75_reg_6631[3]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3511_p3[4]),
        .Q(over_thresh_75_reg_6631[4]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3511_p3[5]),
        .Q(over_thresh_75_reg_6631[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_78_reg_6652[0]_i_1 
       (.I0(icmp_ln49_50_reg_6637),
        .I1(over_thresh_75_reg_6631[0]),
        .I2(CO),
        .O(over_thresh_78_fu_3536_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_78_reg_6652[1]_i_1 
       (.I0(over_thresh_75_reg_6631[1]),
        .I1(CO),
        .I2(over_thresh_75_reg_6631[0]),
        .I3(icmp_ln49_50_reg_6637),
        .O(over_thresh_78_fu_3536_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_78_reg_6652[2]_i_1 
       (.I0(over_thresh_75_reg_6631[2]),
        .I1(icmp_ln49_50_reg_6637),
        .I2(over_thresh_75_reg_6631[0]),
        .I3(CO),
        .I4(over_thresh_75_reg_6631[1]),
        .O(over_thresh_78_fu_3536_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_78_reg_6652[3]_i_1 
       (.I0(over_thresh_75_reg_6631[3]),
        .I1(over_thresh_75_reg_6631[1]),
        .I2(CO),
        .I3(over_thresh_75_reg_6631[0]),
        .I4(icmp_ln49_50_reg_6637),
        .I5(over_thresh_75_reg_6631[2]),
        .O(over_thresh_78_fu_3536_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_78_reg_6652[4]_i_1 
       (.I0(over_thresh_75_reg_6631[4]),
        .I1(\over_thresh_78_reg_6652[5]_i_2_n_0 ),
        .O(over_thresh_78_fu_3536_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_78_reg_6652[5]_i_1 
       (.I0(over_thresh_75_reg_6631[5]),
        .I1(\over_thresh_78_reg_6652[5]_i_2_n_0 ),
        .I2(over_thresh_75_reg_6631[4]),
        .O(over_thresh_78_fu_3536_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_78_reg_6652[5]_i_2 
       (.I0(over_thresh_75_reg_6631[3]),
        .I1(over_thresh_75_reg_6631[1]),
        .I2(CO),
        .I3(over_thresh_75_reg_6631[0]),
        .I4(icmp_ln49_50_reg_6637),
        .I5(over_thresh_75_reg_6631[2]),
        .O(\over_thresh_78_reg_6652[5]_i_2_n_0 ));
  FDRE \over_thresh_78_reg_6652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3536_p3[0]),
        .Q(over_thresh_78_reg_6652[0]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6652_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3536_p3[1]),
        .Q(over_thresh_78_reg_6652[1]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6652_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3536_p3[2]),
        .Q(over_thresh_78_reg_6652[2]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6652_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3536_p3[3]),
        .Q(over_thresh_78_reg_6652[3]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6652_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3536_p3[4]),
        .Q(over_thresh_78_reg_6652[4]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6652_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3536_p3[5]),
        .Q(over_thresh_78_reg_6652[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_81_reg_6673[0]_i_1 
       (.I0(icmp_ln49_52_reg_6658),
        .I1(over_thresh_78_reg_6652[0]),
        .I2(CO),
        .O(over_thresh_81_fu_3561_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_81_reg_6673[1]_i_1 
       (.I0(over_thresh_78_reg_6652[1]),
        .I1(CO),
        .I2(over_thresh_78_reg_6652[0]),
        .I3(icmp_ln49_52_reg_6658),
        .O(over_thresh_81_fu_3561_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_81_reg_6673[2]_i_1 
       (.I0(over_thresh_78_reg_6652[2]),
        .I1(icmp_ln49_52_reg_6658),
        .I2(over_thresh_78_reg_6652[0]),
        .I3(CO),
        .I4(over_thresh_78_reg_6652[1]),
        .O(over_thresh_81_fu_3561_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_81_reg_6673[3]_i_1 
       (.I0(over_thresh_78_reg_6652[3]),
        .I1(over_thresh_78_reg_6652[1]),
        .I2(CO),
        .I3(over_thresh_78_reg_6652[0]),
        .I4(icmp_ln49_52_reg_6658),
        .I5(over_thresh_78_reg_6652[2]),
        .O(over_thresh_81_fu_3561_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_81_reg_6673[4]_i_1 
       (.I0(over_thresh_78_reg_6652[4]),
        .I1(\over_thresh_81_reg_6673[5]_i_2_n_0 ),
        .O(over_thresh_81_fu_3561_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_81_reg_6673[5]_i_1 
       (.I0(over_thresh_78_reg_6652[5]),
        .I1(\over_thresh_81_reg_6673[5]_i_2_n_0 ),
        .I2(over_thresh_78_reg_6652[4]),
        .O(over_thresh_81_fu_3561_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_81_reg_6673[5]_i_2 
       (.I0(over_thresh_78_reg_6652[3]),
        .I1(over_thresh_78_reg_6652[1]),
        .I2(CO),
        .I3(over_thresh_78_reg_6652[0]),
        .I4(icmp_ln49_52_reg_6658),
        .I5(over_thresh_78_reg_6652[2]),
        .O(\over_thresh_81_reg_6673[5]_i_2_n_0 ));
  FDRE \over_thresh_81_reg_6673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3561_p3[0]),
        .Q(over_thresh_81_reg_6673[0]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3561_p3[1]),
        .Q(over_thresh_81_reg_6673[1]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3561_p3[2]),
        .Q(over_thresh_81_reg_6673[2]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3561_p3[3]),
        .Q(over_thresh_81_reg_6673[3]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3561_p3[4]),
        .Q(over_thresh_81_reg_6673[4]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6673_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3561_p3[5]),
        .Q(over_thresh_81_reg_6673[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_84_reg_6694[0]_i_1 
       (.I0(icmp_ln49_54_reg_6679),
        .I1(over_thresh_81_reg_6673[0]),
        .I2(CO),
        .O(over_thresh_84_fu_3586_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_84_reg_6694[1]_i_1 
       (.I0(over_thresh_81_reg_6673[1]),
        .I1(CO),
        .I2(over_thresh_81_reg_6673[0]),
        .I3(icmp_ln49_54_reg_6679),
        .O(over_thresh_84_fu_3586_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_84_reg_6694[2]_i_1 
       (.I0(over_thresh_81_reg_6673[2]),
        .I1(icmp_ln49_54_reg_6679),
        .I2(over_thresh_81_reg_6673[0]),
        .I3(CO),
        .I4(over_thresh_81_reg_6673[1]),
        .O(over_thresh_84_fu_3586_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_84_reg_6694[3]_i_1 
       (.I0(over_thresh_81_reg_6673[3]),
        .I1(over_thresh_81_reg_6673[1]),
        .I2(CO),
        .I3(over_thresh_81_reg_6673[0]),
        .I4(icmp_ln49_54_reg_6679),
        .I5(over_thresh_81_reg_6673[2]),
        .O(over_thresh_84_fu_3586_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_84_reg_6694[4]_i_1 
       (.I0(over_thresh_81_reg_6673[4]),
        .I1(\over_thresh_84_reg_6694[5]_i_2_n_0 ),
        .O(over_thresh_84_fu_3586_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_84_reg_6694[5]_i_1 
       (.I0(over_thresh_81_reg_6673[5]),
        .I1(\over_thresh_84_reg_6694[5]_i_2_n_0 ),
        .I2(over_thresh_81_reg_6673[4]),
        .O(over_thresh_84_fu_3586_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_84_reg_6694[5]_i_2 
       (.I0(over_thresh_81_reg_6673[3]),
        .I1(over_thresh_81_reg_6673[1]),
        .I2(CO),
        .I3(over_thresh_81_reg_6673[0]),
        .I4(icmp_ln49_54_reg_6679),
        .I5(over_thresh_81_reg_6673[2]),
        .O(\over_thresh_84_reg_6694[5]_i_2_n_0 ));
  FDRE \over_thresh_84_reg_6694_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3586_p3[0]),
        .Q(over_thresh_84_reg_6694[0]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6694_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3586_p3[1]),
        .Q(over_thresh_84_reg_6694[1]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6694_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3586_p3[2]),
        .Q(over_thresh_84_reg_6694[2]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6694_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3586_p3[3]),
        .Q(over_thresh_84_reg_6694[3]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6694_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3586_p3[4]),
        .Q(over_thresh_84_reg_6694[4]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6694_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3586_p3[5]),
        .Q(over_thresh_84_reg_6694[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_87_reg_6715[0]_i_1 
       (.I0(icmp_ln49_56_reg_6700),
        .I1(over_thresh_84_reg_6694[0]),
        .I2(CO),
        .O(over_thresh_87_fu_3611_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_87_reg_6715[1]_i_1 
       (.I0(over_thresh_84_reg_6694[1]),
        .I1(CO),
        .I2(over_thresh_84_reg_6694[0]),
        .I3(icmp_ln49_56_reg_6700),
        .O(over_thresh_87_fu_3611_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_87_reg_6715[2]_i_1 
       (.I0(over_thresh_84_reg_6694[2]),
        .I1(icmp_ln49_56_reg_6700),
        .I2(over_thresh_84_reg_6694[0]),
        .I3(CO),
        .I4(over_thresh_84_reg_6694[1]),
        .O(over_thresh_87_fu_3611_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_87_reg_6715[3]_i_1 
       (.I0(over_thresh_84_reg_6694[3]),
        .I1(over_thresh_84_reg_6694[1]),
        .I2(CO),
        .I3(over_thresh_84_reg_6694[0]),
        .I4(icmp_ln49_56_reg_6700),
        .I5(over_thresh_84_reg_6694[2]),
        .O(over_thresh_87_fu_3611_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_87_reg_6715[4]_i_1 
       (.I0(over_thresh_84_reg_6694[4]),
        .I1(\over_thresh_87_reg_6715[5]_i_2_n_0 ),
        .O(over_thresh_87_fu_3611_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_87_reg_6715[5]_i_1 
       (.I0(over_thresh_84_reg_6694[5]),
        .I1(\over_thresh_87_reg_6715[5]_i_2_n_0 ),
        .I2(over_thresh_84_reg_6694[4]),
        .O(over_thresh_87_fu_3611_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_87_reg_6715[5]_i_2 
       (.I0(over_thresh_84_reg_6694[3]),
        .I1(over_thresh_84_reg_6694[1]),
        .I2(CO),
        .I3(over_thresh_84_reg_6694[0]),
        .I4(icmp_ln49_56_reg_6700),
        .I5(over_thresh_84_reg_6694[2]),
        .O(\over_thresh_87_reg_6715[5]_i_2_n_0 ));
  FDRE \over_thresh_87_reg_6715_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3611_p3[0]),
        .Q(over_thresh_87_reg_6715[0]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6715_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3611_p3[1]),
        .Q(over_thresh_87_reg_6715[1]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6715_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3611_p3[2]),
        .Q(over_thresh_87_reg_6715[2]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6715_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3611_p3[3]),
        .Q(over_thresh_87_reg_6715[3]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6715_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3611_p3[4]),
        .Q(over_thresh_87_reg_6715[4]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6715_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3611_p3[5]),
        .Q(over_thresh_87_reg_6715[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_90_reg_6736[0]_i_1 
       (.I0(icmp_ln49_58_reg_6721),
        .I1(over_thresh_87_reg_6715[0]),
        .I2(CO),
        .O(over_thresh_90_fu_3636_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_90_reg_6736[1]_i_1 
       (.I0(over_thresh_87_reg_6715[1]),
        .I1(CO),
        .I2(over_thresh_87_reg_6715[0]),
        .I3(icmp_ln49_58_reg_6721),
        .O(over_thresh_90_fu_3636_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_90_reg_6736[2]_i_1 
       (.I0(over_thresh_87_reg_6715[2]),
        .I1(icmp_ln49_58_reg_6721),
        .I2(over_thresh_87_reg_6715[0]),
        .I3(CO),
        .I4(over_thresh_87_reg_6715[1]),
        .O(over_thresh_90_fu_3636_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_90_reg_6736[3]_i_1 
       (.I0(over_thresh_87_reg_6715[3]),
        .I1(over_thresh_87_reg_6715[1]),
        .I2(CO),
        .I3(over_thresh_87_reg_6715[0]),
        .I4(icmp_ln49_58_reg_6721),
        .I5(over_thresh_87_reg_6715[2]),
        .O(over_thresh_90_fu_3636_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_90_reg_6736[4]_i_1 
       (.I0(over_thresh_87_reg_6715[4]),
        .I1(\over_thresh_90_reg_6736[5]_i_2_n_0 ),
        .O(over_thresh_90_fu_3636_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_90_reg_6736[5]_i_1 
       (.I0(over_thresh_87_reg_6715[5]),
        .I1(\over_thresh_90_reg_6736[5]_i_2_n_0 ),
        .I2(over_thresh_87_reg_6715[4]),
        .O(over_thresh_90_fu_3636_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_90_reg_6736[5]_i_2 
       (.I0(over_thresh_87_reg_6715[3]),
        .I1(over_thresh_87_reg_6715[1]),
        .I2(CO),
        .I3(over_thresh_87_reg_6715[0]),
        .I4(icmp_ln49_58_reg_6721),
        .I5(over_thresh_87_reg_6715[2]),
        .O(\over_thresh_90_reg_6736[5]_i_2_n_0 ));
  FDRE \over_thresh_90_reg_6736_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3636_p3[0]),
        .Q(over_thresh_90_reg_6736[0]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6736_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3636_p3[1]),
        .Q(over_thresh_90_reg_6736[1]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6736_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3636_p3[2]),
        .Q(over_thresh_90_reg_6736[2]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6736_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3636_p3[3]),
        .Q(over_thresh_90_reg_6736[3]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6736_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3636_p3[4]),
        .Q(over_thresh_90_reg_6736[4]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6736_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3636_p3[5]),
        .Q(over_thresh_90_reg_6736[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_93_reg_6757[0]_i_1 
       (.I0(icmp_ln49_60_reg_6742),
        .I1(over_thresh_90_reg_6736[0]),
        .I2(CO),
        .O(over_thresh_93_fu_3661_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_93_reg_6757[1]_i_1 
       (.I0(over_thresh_90_reg_6736[1]),
        .I1(CO),
        .I2(over_thresh_90_reg_6736[0]),
        .I3(icmp_ln49_60_reg_6742),
        .O(over_thresh_93_fu_3661_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_93_reg_6757[2]_i_1 
       (.I0(over_thresh_90_reg_6736[2]),
        .I1(icmp_ln49_60_reg_6742),
        .I2(over_thresh_90_reg_6736[0]),
        .I3(CO),
        .I4(over_thresh_90_reg_6736[1]),
        .O(over_thresh_93_fu_3661_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_93_reg_6757[3]_i_1 
       (.I0(over_thresh_90_reg_6736[3]),
        .I1(over_thresh_90_reg_6736[1]),
        .I2(CO),
        .I3(over_thresh_90_reg_6736[0]),
        .I4(icmp_ln49_60_reg_6742),
        .I5(over_thresh_90_reg_6736[2]),
        .O(over_thresh_93_fu_3661_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_93_reg_6757[4]_i_1 
       (.I0(over_thresh_90_reg_6736[4]),
        .I1(\over_thresh_93_reg_6757[5]_i_2_n_0 ),
        .O(over_thresh_93_fu_3661_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_93_reg_6757[5]_i_1 
       (.I0(over_thresh_90_reg_6736[5]),
        .I1(\over_thresh_93_reg_6757[5]_i_2_n_0 ),
        .I2(over_thresh_90_reg_6736[4]),
        .O(over_thresh_93_fu_3661_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_93_reg_6757[5]_i_2 
       (.I0(over_thresh_90_reg_6736[3]),
        .I1(over_thresh_90_reg_6736[1]),
        .I2(CO),
        .I3(over_thresh_90_reg_6736[0]),
        .I4(icmp_ln49_60_reg_6742),
        .I5(over_thresh_90_reg_6736[2]),
        .O(\over_thresh_93_reg_6757[5]_i_2_n_0 ));
  FDRE \over_thresh_93_reg_6757_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3661_p3[0]),
        .Q(over_thresh_93_reg_6757[0]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6757_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3661_p3[1]),
        .Q(over_thresh_93_reg_6757[1]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6757_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3661_p3[2]),
        .Q(over_thresh_93_reg_6757[2]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6757_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3661_p3[3]),
        .Q(over_thresh_93_reg_6757[3]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6757_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3661_p3[4]),
        .Q(over_thresh_93_reg_6757[4]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6757_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3661_p3[5]),
        .Q(over_thresh_93_reg_6757[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_96_reg_6777[0]_i_1 
       (.I0(icmp_ln49_62_reg_6762),
        .I1(over_thresh_93_reg_6757[0]),
        .I2(CO),
        .O(over_thresh_96_fu_3691_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_96_reg_6777[1]_i_1 
       (.I0(over_thresh_93_reg_6757[1]),
        .I1(CO),
        .I2(over_thresh_93_reg_6757[0]),
        .I3(icmp_ln49_62_reg_6762),
        .O(over_thresh_96_fu_3691_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_96_reg_6777[2]_i_1 
       (.I0(over_thresh_93_reg_6757[2]),
        .I1(icmp_ln49_62_reg_6762),
        .I2(over_thresh_93_reg_6757[0]),
        .I3(CO),
        .I4(over_thresh_93_reg_6757[1]),
        .O(over_thresh_96_fu_3691_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_96_reg_6777[3]_i_1 
       (.I0(over_thresh_93_reg_6757[3]),
        .I1(over_thresh_93_reg_6757[1]),
        .I2(CO),
        .I3(over_thresh_93_reg_6757[0]),
        .I4(icmp_ln49_62_reg_6762),
        .I5(over_thresh_93_reg_6757[2]),
        .O(over_thresh_96_fu_3691_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_96_reg_6777[4]_i_1 
       (.I0(over_thresh_93_reg_6757[4]),
        .I1(\over_thresh_96_reg_6777[6]_i_2_n_0 ),
        .O(over_thresh_96_fu_3691_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_96_reg_6777[5]_i_1 
       (.I0(over_thresh_93_reg_6757[5]),
        .I1(\over_thresh_96_reg_6777[6]_i_2_n_0 ),
        .I2(over_thresh_93_reg_6757[4]),
        .O(over_thresh_96_fu_3691_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \over_thresh_96_reg_6777[6]_i_1 
       (.I0(over_thresh_93_reg_6757[5]),
        .I1(\over_thresh_96_reg_6777[6]_i_2_n_0 ),
        .I2(over_thresh_93_reg_6757[4]),
        .O(over_thresh_96_fu_3691_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_96_reg_6777[6]_i_2 
       (.I0(over_thresh_93_reg_6757[3]),
        .I1(over_thresh_93_reg_6757[1]),
        .I2(CO),
        .I3(over_thresh_93_reg_6757[0]),
        .I4(icmp_ln49_62_reg_6762),
        .I5(over_thresh_93_reg_6757[2]),
        .O(\over_thresh_96_reg_6777[6]_i_2_n_0 ));
  FDRE \over_thresh_96_reg_6777_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[0]),
        .Q(over_thresh_96_reg_6777[0]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6777_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[1]),
        .Q(over_thresh_96_reg_6777[1]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6777_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[2]),
        .Q(over_thresh_96_reg_6777[2]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6777_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[3]),
        .Q(over_thresh_96_reg_6777[3]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6777_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[4]),
        .Q(over_thresh_96_reg_6777[4]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6777_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[5]),
        .Q(over_thresh_96_reg_6777[5]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6777_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3691_p3[6]),
        .Q(over_thresh_96_reg_6777[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_99_reg_6798[0]_i_1 
       (.I0(icmp_ln49_64_reg_6783),
        .I1(over_thresh_96_reg_6777[0]),
        .I2(CO),
        .O(over_thresh_99_fu_3716_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_99_reg_6798[1]_i_1 
       (.I0(over_thresh_96_reg_6777[1]),
        .I1(CO),
        .I2(over_thresh_96_reg_6777[0]),
        .I3(icmp_ln49_64_reg_6783),
        .O(over_thresh_99_fu_3716_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_99_reg_6798[2]_i_1 
       (.I0(over_thresh_96_reg_6777[2]),
        .I1(icmp_ln49_64_reg_6783),
        .I2(over_thresh_96_reg_6777[0]),
        .I3(CO),
        .I4(over_thresh_96_reg_6777[1]),
        .O(over_thresh_99_fu_3716_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_99_reg_6798[3]_i_1 
       (.I0(over_thresh_96_reg_6777[3]),
        .I1(over_thresh_96_reg_6777[1]),
        .I2(CO),
        .I3(over_thresh_96_reg_6777[0]),
        .I4(icmp_ln49_64_reg_6783),
        .I5(over_thresh_96_reg_6777[2]),
        .O(over_thresh_99_fu_3716_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_99_reg_6798[4]_i_1 
       (.I0(over_thresh_96_reg_6777[4]),
        .I1(\over_thresh_99_reg_6798[6]_i_2_n_0 ),
        .O(over_thresh_99_fu_3716_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_99_reg_6798[5]_i_1 
       (.I0(over_thresh_96_reg_6777[5]),
        .I1(\over_thresh_99_reg_6798[6]_i_2_n_0 ),
        .I2(over_thresh_96_reg_6777[4]),
        .O(over_thresh_99_fu_3716_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_99_reg_6798[6]_i_1 
       (.I0(over_thresh_96_reg_6777[6]),
        .I1(over_thresh_96_reg_6777[4]),
        .I2(\over_thresh_99_reg_6798[6]_i_2_n_0 ),
        .I3(over_thresh_96_reg_6777[5]),
        .O(over_thresh_99_fu_3716_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_99_reg_6798[6]_i_2 
       (.I0(over_thresh_96_reg_6777[3]),
        .I1(over_thresh_96_reg_6777[1]),
        .I2(CO),
        .I3(over_thresh_96_reg_6777[0]),
        .I4(icmp_ln49_64_reg_6783),
        .I5(over_thresh_96_reg_6777[2]),
        .O(\over_thresh_99_reg_6798[6]_i_2_n_0 ));
  FDRE \over_thresh_99_reg_6798_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[0]),
        .Q(over_thresh_99_reg_6798[0]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6798_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[1]),
        .Q(over_thresh_99_reg_6798[1]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6798_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[2]),
        .Q(over_thresh_99_reg_6798[2]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6798_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[3]),
        .Q(over_thresh_99_reg_6798[3]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6798_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[4]),
        .Q(over_thresh_99_reg_6798[4]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6798_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[5]),
        .Q(over_thresh_99_reg_6798[5]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6798_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3716_p3[6]),
        .Q(over_thresh_99_reg_6798[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_9_reg_6172[0]_i_1 
       (.I0(icmp_ln49_4_reg_6157),
        .I1(over_thresh_6_reg_6151[0]),
        .I2(CO),
        .O(over_thresh_9_fu_2946_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_9_reg_6172[1]_i_1 
       (.I0(over_thresh_6_reg_6151[1]),
        .I1(CO),
        .I2(over_thresh_6_reg_6151[0]),
        .I3(icmp_ln49_4_reg_6157),
        .O(over_thresh_9_fu_2946_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_9_reg_6172[2]_i_1 
       (.I0(over_thresh_6_reg_6151[2]),
        .I1(icmp_ln49_4_reg_6157),
        .I2(over_thresh_6_reg_6151[0]),
        .I3(CO),
        .I4(over_thresh_6_reg_6151[1]),
        .O(over_thresh_9_fu_2946_p3[2]));
  FDRE \over_thresh_9_reg_6172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(over_thresh_9_fu_2946_p3[0]),
        .Q(over_thresh_9_reg_6172[0]),
        .R(1'b0));
  FDRE \over_thresh_9_reg_6172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(over_thresh_9_fu_2946_p3[1]),
        .Q(over_thresh_9_reg_6172[1]),
        .R(1'b0));
  FDRE \over_thresh_9_reg_6172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(over_thresh_9_fu_2946_p3[2]),
        .Q(over_thresh_9_reg_6172[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \over_thresh_reg_6110[0]_i_1 
       (.I0(CO),
        .I1(ap_CS_fsm_state2),
        .I2(over_thresh_reg_6110),
        .O(\over_thresh_reg_6110[0]_i_1_n_0 ));
  FDRE \over_thresh_reg_6110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\over_thresh_reg_6110[0]_i_1_n_0 ),
        .Q(over_thresh_reg_6110),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_106
       (.I0(ram_reg_i_272_n_0),
        .I1(ram_reg_i_273_n_0),
        .I2(ram_reg_i_274_n_0),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state48),
        .I5(ram_reg_i_275_n_0),
        .O(ram_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_107
       (.I0(\ap_CS_fsm[120]_i_6_n_0 ),
        .I1(ram_reg_i_276_n_0),
        .I2(\ap_CS_fsm[120]_i_17_n_0 ),
        .I3(ram_reg_i_173_n_0),
        .I4(ap_CS_fsm_state122),
        .I5(ap_CS_fsm_state124),
        .O(ram_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD5)) 
    ram_reg_i_108
       (.I0(ram_reg_i_277_n_0),
        .I1(count_threshold_U0_ap_start),
        .I2(Q[0]),
        .I3(ram_reg_i_278_n_0),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_i_108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_109
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .O(ram_reg_i_109_n_0));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    ram_reg_i_11
       (.I0(ram_reg_i_76_n_0),
        .I1(ram_reg_i_77_n_0),
        .I2(count_threshold_U0_ap_start),
        .I3(tptr),
        .I4(count_appearances_U0_appearances_address0[1]),
        .O(empty_n_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_110
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .O(ram_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_111
       (.I0(ram_reg_i_141_n_0),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state127),
        .I3(count_threshold_U0_appearances_address1[0]),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_i_135_n_0),
        .O(ram_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_112
       (.I0(ram_reg_i_279_n_0),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state107),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_113
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_i_280_n_0),
        .I5(ram_reg_i_281_n_0),
        .O(ram_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ram_reg_i_114
       (.I0(ram_reg_i_275_n_0),
        .I1(ram_reg_i_276_n_0),
        .I2(ram_reg_i_282_n_0),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_118
       (.I0(ram_reg_i_288_n_0),
        .I1(ram_reg_i_289_n_0),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_119
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .I4(ram_reg_i_290_n_0),
        .I5(ram_reg_i_291_n_0),
        .O(ram_reg_i_119_n_0));
  LUT5 #(
    .INIT(32'hFF7F0070)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_76_n_0),
        .I1(ram_reg_i_77_n_0),
        .I2(count_threshold_U0_ap_start),
        .I3(tptr),
        .I4(count_appearances_U0_appearances_address0[1]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hEEEEEFEEAAAAAAAA)) 
    ram_reg_i_124
       (.I0(ram_reg_i_113_n_0),
        .I1(ram_reg_i_119_n_0),
        .I2(ram_reg_i_298_n_0),
        .I3(ram_reg_i_299_n_0),
        .I4(ram_reg_i_300_n_0),
        .I5(ram_reg_i_118_n_0),
        .O(ram_reg_i_124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_125
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state110),
        .O(ram_reg_i_125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_131
       (.I0(ap_CS_fsm_state128),
        .I1(count_threshold_U0_appearances_address1[0]),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state125),
        .I4(ram_reg_i_141_n_0),
        .O(ram_reg_i_131_n_0));
  LUT4 #(
    .INIT(16'h8A88)) 
    ram_reg_i_132
       (.I0(\ap_CS_fsm[120]_i_9_n_0 ),
        .I1(ram_reg_i_279_n_0),
        .I2(ram_reg_i_276_n_0),
        .I3(ram_reg_i_275_n_0),
        .O(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_133
       (.I0(ram_reg_i_279_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h555577F755555555)) 
    ram_reg_i_134
       (.I0(ram_reg_i_189_n_0),
        .I1(ram_reg_i_291_n_0),
        .I2(ram_reg_i_306_n_0),
        .I3(ram_reg_i_307_n_0),
        .I4(ram_reg_i_308_n_0),
        .I5(ram_reg_i_281_n_0),
        .O(ram_reg_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_135
       (.I0(ram_reg_i_142_n_0),
        .I1(ap_CS_fsm_state118),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state120),
        .O(ram_reg_i_135_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_141
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_141_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_142
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state114),
        .O(ram_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h00000000FBBBFBFB)) 
    ram_reg_i_143
       (.I0(ram_reg_i_321_n_0),
        .I1(ram_reg_i_322_n_0),
        .I2(ram_reg_i_323_n_0),
        .I3(ram_reg_i_324_n_0),
        .I4(ram_reg_i_325_n_0),
        .I5(ram_reg_i_326_n_0),
        .O(ram_reg_i_143_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_144
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state118),
        .O(ram_reg_i_144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_145
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state127),
        .I2(count_threshold_U0_appearances_address1[0]),
        .I3(ap_CS_fsm_state128),
        .O(ram_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_i_146
       (.I0(ram_reg_i_327_n_0),
        .I1(ram_reg_i_328_n_0),
        .I2(ram_reg_i_329_n_0),
        .I3(ram_reg_i_330_n_0),
        .I4(ram_reg_i_145_n_0),
        .I5(ram_reg_i_331_n_0),
        .O(ram_reg_i_146_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_151
       (.I0(ram_reg_i_216_n_0),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state110),
        .O(ram_reg_i_151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_152
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .O(ram_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_153
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state96),
        .O(ram_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_154
       (.I0(ram_reg_i_341_n_0),
        .I1(ram_reg_i_342_n_0),
        .I2(ram_reg_i_343_n_0),
        .I3(ram_reg_i_344_n_0),
        .I4(ram_reg_i_345_n_0),
        .I5(ram_reg_i_346_n_0),
        .O(ram_reg_i_154_n_0));
  LUT5 #(
    .INIT(32'h57575755)) 
    ram_reg_i_155
       (.I0(ram_reg_i_215_n_0),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state100),
        .I4(ap_CS_fsm_state99),
        .O(ram_reg_i_155_n_0));
  LUT5 #(
    .INIT(32'hFFFF000E)) 
    ram_reg_i_156
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ram_reg_i_347_n_0),
        .O(ram_reg_i_156_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_157
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .O(ram_reg_i_157_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_158
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_158_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_159
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state95),
        .O(ram_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    ram_reg_i_16
       (.I0(ram_reg_i_87_n_0),
        .I1(ram_reg_i_88_n_0),
        .I2(ram_reg_i_76_n_0),
        .I3(ram_reg_i_89_n_0),
        .I4(ram_reg),
        .I5(count_appearances_U0_appearances_address0[0]),
        .O(empty_n_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_160
       (.I0(ram_reg_i_274_n_0),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state100),
        .I4(ap_CS_fsm_state99),
        .I5(ram_reg_i_348_n_0),
        .O(ram_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_161
       (.I0(ram_reg_i_349_n_0),
        .I1(ram_reg_i_350_n_0),
        .I2(ram_reg_i_215_n_0),
        .I3(ap_CS_fsm_state127),
        .I4(count_threshold_U0_appearances_address1[0]),
        .I5(ap_CS_fsm_state128),
        .O(ram_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_162
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state124),
        .I2(ram_reg_i_351_n_0),
        .I3(ram_reg_i_212_n_0),
        .I4(ram_reg_i_352_n_0),
        .I5(ram_reg_i_353_n_0),
        .O(ram_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_163
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_i_354_n_0),
        .I5(ram_reg_i_347_n_0),
        .O(ram_reg_i_163_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_168
       (.I0(ap_CS_fsm_state128),
        .I1(count_threshold_U0_appearances_address1[0]),
        .O(ram_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F02FFFF)) 
    ram_reg_i_169
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state117),
        .I4(ram_reg_i_366_n_0),
        .I5(ap_CS_fsm_state119),
        .O(ram_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    ram_reg_i_16__0
       (.I0(ram_reg_i_87_n_0),
        .I1(ram_reg_i_88_n_0),
        .I2(ram_reg_i_76_n_0),
        .I3(ram_reg_i_89_n_0),
        .I4(ram_reg_0),
        .I5(count_appearances_U0_appearances_address0[0]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF400)) 
    ram_reg_i_17
       (.I0(ram_reg_i_91_n_0),
        .I1(ram_reg_i_76_n_0),
        .I2(ram_reg_i_92_n_0),
        .I3(ram_reg),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(empty_n_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_170
       (.I0(ram_reg_i_367_n_0),
        .I1(ram_reg_i_368_n_0),
        .I2(ram_reg_i_369_n_0),
        .I3(ram_reg_i_370_n_0),
        .I4(ram_reg_i_371_n_0),
        .I5(ram_reg_i_372_n_0),
        .O(ram_reg_i_170_n_0));
  LUT5 #(
    .INIT(32'hAAFBAAFA)) 
    ram_reg_i_171
       (.I0(ram_reg_i_373_n_0),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_171_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hCECFCECE)) 
    ram_reg_i_172
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state120),
        .O(ram_reg_i_172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_173
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .O(ram_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_178
       (.I0(ap_CS_fsm_state128),
        .I1(ram_reg_i_183_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state110),
        .I5(ram_reg_i_184_n_0),
        .O(ram_reg_i_178_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_179
       (.I0(\ap_CS_fsm[120]_i_9_n_0 ),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF400)) 
    ram_reg_i_17__0
       (.I0(ram_reg_i_91_n_0),
        .I1(ram_reg_i_76_n_0),
        .I2(ram_reg_i_92_n_0),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_180
       (.I0(ram_reg_i_386_n_0),
        .I1(ram_reg_i_283_n_0),
        .I2(ram_reg_i_387_n_0),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state91),
        .O(ram_reg_i_180_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_i_182
       (.I0(ram_reg_i_112_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state82),
        .I3(ram_reg_i_180_n_0),
        .I4(ram_reg_i_124_n_0),
        .O(ram_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_183
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state121),
        .I4(ram_reg_i_388_n_0),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_184
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_184_n_0));
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_189
       (.I0(ram_reg_i_392_n_0),
        .I1(ram_reg_i_280_n_0),
        .I2(ram_reg_i_288_n_0),
        .I3(ram_reg_i_281_n_0),
        .O(ram_reg_i_189_n_0));
  LUT5 #(
    .INIT(32'h04550404)) 
    ram_reg_i_190
       (.I0(ram_reg_i_207_n_0),
        .I1(ram_reg_i_393_n_0),
        .I2(ram_reg_i_307_n_0),
        .I3(ram_reg_i_291_n_0),
        .I4(ram_reg_i_394_n_0),
        .O(ram_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'hFCFCFDFCFCFCFFFC)) 
    ram_reg_i_191
       (.I0(ram_reg_i_132_n_0),
        .I1(ap_CS_fsm_state128),
        .I2(ram_reg_i_226_n_0),
        .I3(ram_reg_i_183_n_0),
        .I4(ram_reg_i_184_n_0),
        .I5(ram_reg_i_125_n_0),
        .O(ram_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'hFDFDF1FDFDFDFDFD)) 
    ram_reg_i_194
       (.I0(ram_reg_i_397_n_0),
        .I1(ram_reg_i_183_n_0),
        .I2(ap_CS_fsm_state128),
        .I3(ram_reg_i_157_n_0),
        .I4(ram_reg_i_398_n_0),
        .I5(ram_reg_i_399_n_0),
        .O(ram_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAABBBBBBBB)) 
    ram_reg_i_195
       (.I0(ram_reg_i_207_n_0),
        .I1(ram_reg_i_400_n_0),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state46),
        .I4(ram_reg_i_401_n_0),
        .I5(ram_reg_i_402_n_0),
        .O(ram_reg_i_195_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_196
       (.I0(ram_reg_i_393_n_0),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    ram_reg_i_197
       (.I0(ram_reg_i_403_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ram_reg_i_404_n_0),
        .I3(ram_reg_i_331_n_0),
        .I4(ram_reg_i_405_n_0),
        .I5(ram_reg_i_406_n_0),
        .O(ram_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hD500FFFFD500D500)) 
    ram_reg_i_198
       (.I0(ram_reg_i_407_n_0),
        .I1(ram_reg_i_288_n_0),
        .I2(ap_CS_fsm_state56),
        .I3(ram_reg_i_209_n_0),
        .I4(ram_reg_i_408_n_0),
        .I5(ram_reg_i_282_n_0),
        .O(ram_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h57555757FFFFFFFF)) 
    ram_reg_i_202
       (.I0(ram_reg_i_196_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_410_n_0),
        .I4(ram_reg_i_411_n_0),
        .I5(ram_reg_i_412_n_0),
        .O(ram_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h00FF45FFFFFF45FF)) 
    ram_reg_i_203
       (.I0(ap_CS_fsm_state19),
        .I1(ram_reg_i_403_n_0),
        .I2(ram_reg_i_413_n_0),
        .I3(ram_reg_i_404_n_0),
        .I4(ram_reg_i_414_n_0),
        .I5(ram_reg_i_415_n_0),
        .O(ram_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFD0000)) 
    ram_reg_i_204
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state32),
        .I4(ram_reg_i_277_n_0),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    ram_reg_i_205
       (.I0(ram_reg_i_416_n_0),
        .I1(\ap_CS_fsm[120]_i_5_n_0 ),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    ram_reg_i_206
       (.I0(ram_reg_i_417_n_0),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_i_402_n_0),
        .I4(ram_reg_i_418_n_0),
        .I5(ram_reg_i_196_n_0),
        .O(ram_reg_i_206_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_207
       (.I0(\ap_CS_fsm[120]_i_4_n_0 ),
        .I1(ram_reg_i_77_n_0),
        .O(ram_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h0000FFE00000FFF0)) 
    ram_reg_i_208
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_419_n_0),
        .I3(ram_reg_i_420_n_0),
        .I4(ram_reg_i_274_n_0),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_208_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_209
       (.I0(ram_reg_i_77_n_0),
        .I1(\ap_CS_fsm[120]_i_4_n_0 ),
        .O(ram_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_210
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state81),
        .I5(ram_reg_i_280_n_0),
        .O(ram_reg_i_210_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    ram_reg_i_211
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_i_211_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_212
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h02020200AAAAAAAA)) 
    ram_reg_i_213
       (.I0(ram_reg_i_282_n_0),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_i_421_n_0),
        .O(ram_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'hFFFF0101FFFFFF00)) 
    ram_reg_i_214
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state118),
        .I2(ram_reg_i_422_n_0),
        .I3(ram_reg_i_423_n_0),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_i_183_n_0),
        .O(ram_reg_i_214_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_215
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state103),
        .O(ram_reg_i_215_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hABABABAA)) 
    ram_reg_i_216
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .O(ram_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h000000001110FFFF)) 
    ram_reg_i_217
       (.I0(ram_reg_i_424_n_0),
        .I1(ap_CS_fsm_state91),
        .I2(ram_reg_i_425_n_0),
        .I3(ram_reg_i_387_n_0),
        .I4(ram_reg_i_386_n_0),
        .I5(ram_reg_i_426_n_0),
        .O(ram_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF888F)) 
    ram_reg_i_220
       (.I0(ap_CS_fsm_state48),
        .I1(ram_reg_i_394_n_0),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_428_n_0),
        .I4(ram_reg_i_429_n_0),
        .I5(ram_reg_i_196_n_0),
        .O(ram_reg_i_220_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_221
       (.I0(ap_CS_fsm_state36),
        .I1(ram_reg_i_430_n_0),
        .I2(ram_reg_i_205_n_0),
        .I3(ap_CS_fsm_state37),
        .O(ram_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h0202020222220222)) 
    ram_reg_i_222
       (.I0(ram_reg_i_196_n_0),
        .I1(ram_reg_i_431_n_0),
        .I2(ram_reg_i_432_n_0),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'hAA02FFFF00000000)) 
    ram_reg_i_223
       (.I0(ram_reg_i_414_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_433_n_0),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_434_n_0),
        .I5(ram_reg_i_404_n_0),
        .O(ram_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    ram_reg_i_224
       (.I0(ram_reg_i_435_n_0),
        .I1(ram_reg_i_209_n_0),
        .I2(ram_reg_i_436_n_0),
        .I3(ram_reg_i_210_n_0),
        .I4(ram_reg_i_437_n_0),
        .I5(ram_reg_i_438_n_0),
        .O(ram_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    ram_reg_i_225
       (.I0(ram_reg_i_439_n_0),
        .I1(ram_reg_i_440_n_0),
        .I2(ram_reg_i_441_n_0),
        .I3(ram_reg_i_442_n_0),
        .I4(ram_reg_i_443_n_0),
        .I5(ram_reg_i_183_n_0),
        .O(ram_reg_i_225_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_226
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ram_reg_i_141_n_0),
        .O(ram_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    ram_reg_i_227
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state122),
        .O(ram_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBFBFFFBFB)) 
    ram_reg_i_228
       (.I0(ap_CS_fsm_state128),
        .I1(ram_reg_i_183_n_0),
        .I2(ram_reg_i_184_n_0),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_444_n_0),
        .O(ram_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    ram_reg_i_272
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state123),
        .I2(ram_reg_i_461_n_0),
        .I3(ram_reg_i_462_n_0),
        .I4(ram_reg_i_463_n_0),
        .I5(\ap_CS_fsm[120]_i_16_n_0 ),
        .O(ram_reg_i_272_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_273
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state98),
        .I4(ram_reg_i_464_n_0),
        .O(ram_reg_i_273_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_274
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .O(ram_reg_i_274_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_275
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state93),
        .O(ram_reg_i_275_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_276
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state91),
        .O(ram_reg_i_276_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_277
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_278
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state70),
        .O(ram_reg_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_279
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .I4(ram_reg_i_322_n_0),
        .O(ram_reg_i_279_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_280
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .O(ram_reg_i_280_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_281
       (.I0(ram_reg_i_465_n_0),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_282
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_i_282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_283
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .O(ram_reg_i_283_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_288
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ram_reg_i_407_n_0),
        .O(ram_reg_i_288_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_289
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state50),
        .O(ram_reg_i_289_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_290
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_290_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_291
       (.I0(ram_reg_i_401_n_0),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_298
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(ram_reg_i_470_n_0),
        .O(ram_reg_i_298_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_299
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .O(ram_reg_i_299_n_0));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    ram_reg_i_3
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(count_threshold_U0_ap_start),
        .I3(tptr),
        .I4(count_appearances_U0_appearances_address1[2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_300
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .O(ram_reg_i_300_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_306
       (.I0(ram_reg_i_290_n_0),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state40),
        .O(ram_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    ram_reg_i_307
       (.I0(ram_reg_i_471_n_0),
        .I1(\ap_CS_fsm[120]_i_26_n_0 ),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_472_n_0),
        .I5(ram_reg_i_298_n_0),
        .O(ram_reg_i_307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_308
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state54),
        .I4(ram_reg_i_289_n_0),
        .O(ram_reg_i_308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_321
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state107),
        .O(ram_reg_i_321_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_322
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state98),
        .I3(ap_CS_fsm_state97),
        .O(ram_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    ram_reg_i_323
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ram_reg_i_276_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_323_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_324
       (.I0(ram_reg_i_276_n_0),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state81),
        .O(ram_reg_i_324_n_0));
  LUT6 #(
    .INIT(64'h55555555555577F7)) 
    ram_reg_i_325
       (.I0(ram_reg_i_408_n_0),
        .I1(ram_reg_i_407_n_0),
        .I2(ram_reg_i_475_n_0),
        .I3(ram_reg_i_476_n_0),
        .I4(ram_reg_i_477_n_0),
        .I5(ram_reg_i_392_n_0),
        .O(ram_reg_i_325_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_326
       (.I0(ram_reg_i_321_n_0),
        .I1(ram_reg_i_478_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_327
       (.I0(ram_reg_i_479_n_0),
        .I1(ram_reg_i_478_n_0),
        .I2(ram_reg_i_280_n_0),
        .I3(ram_reg_i_480_n_0),
        .I4(ap_CS_fsm_state109),
        .I5(ram_reg_i_125_n_0),
        .O(ram_reg_i_327_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ram_reg_i_328
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ram_reg_i_157_n_0),
        .I3(ram_reg_i_465_n_0),
        .I4(ram_reg_i_275_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_328_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_329
       (.I0(ram_reg_i_300_n_0),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .I5(ram_reg_i_407_n_0),
        .O(ram_reg_i_329_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_330
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .O(ram_reg_i_330_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_331
       (.I0(ram_reg_i_472_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_331_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    ram_reg_i_341
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_i_282_n_0),
        .I5(ram_reg_i_387_n_0),
        .O(ram_reg_i_341_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_342
       (.I0(ram_reg_i_211_n_0),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state74),
        .O(ram_reg_i_342_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
    ram_reg_i_343
       (.I0(ram_reg_i_488_n_0),
        .I1(ram_reg_i_489_n_0),
        .I2(ram_reg_i_417_n_0),
        .I3(ram_reg_i_490_n_0),
        .I4(ram_reg_i_491_n_0),
        .I5(ram_reg_i_492_n_0),
        .O(ram_reg_i_343_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h555555FD)) 
    ram_reg_i_344
       (.I0(ram_reg_i_212_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_344_n_0));
  LUT6 #(
    .INIT(64'h000EFFFFFFFFFFFF)) 
    ram_reg_i_345
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_387_n_0),
        .I5(ram_reg_i_421_n_0),
        .O(ram_reg_i_345_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFFFF1110)) 
    ram_reg_i_346
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ram_reg_i_159_n_0),
        .O(ram_reg_i_346_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_347
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state119),
        .O(ram_reg_i_347_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_348
       (.I0(ram_reg_i_412_n_0),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ram_reg_i_489_n_0),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_i_348_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_349
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_i_349_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_350
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_350_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_351
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .O(ram_reg_i_351_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_352
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .O(ram_reg_i_352_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_353
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_i_353_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_354
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .O(ram_reg_i_354_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_366
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state121),
        .O(ram_reg_i_366_n_0));
  LUT4 #(
    .INIT(16'hABAA)) 
    ram_reg_i_367
       (.I0(ram_reg_i_441_n_0),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state100),
        .O(ram_reg_i_367_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    ram_reg_i_368
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state91),
        .I3(ram_reg_i_505_n_0),
        .I4(ap_CS_fsm_state96),
        .I5(ap_CS_fsm_state98),
        .O(ram_reg_i_368_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_369
       (.I0(ram_reg_i_506_n_0),
        .I1(ram_reg_i_507_n_0),
        .I2(ram_reg_i_508_n_0),
        .I3(ram_reg_i_509_n_0),
        .I4(ram_reg_i_510_n_0),
        .I5(ram_reg_i_511_n_0),
        .O(ram_reg_i_369_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    ram_reg_i_370
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state93),
        .I3(ram_reg_i_512_n_0),
        .I4(ap_CS_fsm_state87),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_i_370_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEEAAFE)) 
    ram_reg_i_371
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state96),
        .I5(ram_reg_i_513_n_0),
        .O(ram_reg_i_371_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_372
       (.I0(ram_reg_i_442_n_0),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state111),
        .O(ram_reg_i_372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_373
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state118),
        .O(ram_reg_i_373_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_386
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state94),
        .I5(ram_reg_i_322_n_0),
        .O(ram_reg_i_386_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_387
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state84),
        .O(ram_reg_i_387_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_388
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_388_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_392
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .O(ram_reg_i_392_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_393
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state33),
        .I5(ram_reg_i_416_n_0),
        .O(ram_reg_i_393_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_394
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ram_reg_i_521_n_0),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_394_n_0));
  LUT6 #(
    .INIT(64'h0001000100010101)) 
    ram_reg_i_397
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ram_reg_i_141_n_0),
        .I4(ap_CS_fsm_state119),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_397_n_0));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_i_398
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state118),
        .I4(ap_CS_fsm_state117),
        .I5(ram_reg_i_142_n_0),
        .O(ram_reg_i_398_n_0));
  LUT6 #(
    .INIT(64'hBABBBABBBABABABB)) 
    ram_reg_i_399
       (.I0(ram_reg_i_443_n_0),
        .I1(ap_CS_fsm_state109),
        .I2(ram_reg_i_321_n_0),
        .I3(ram_reg_i_478_n_0),
        .I4(ram_reg_i_322_n_0),
        .I5(ram_reg_i_323_n_0),
        .O(ram_reg_i_399_n_0));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    ram_reg_i_3__0
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(count_threshold_U0_ap_start),
        .I3(tptr),
        .I4(count_appearances_U0_appearances_address1[2]),
        .O(empty_n_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFABFF0000AB00)) 
    ram_reg_i_4
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(ram_reg_i_59_n_0),
        .I3(count_threshold_U0_ap_start),
        .I4(tptr),
        .I5(count_appearances_U0_appearances_address1[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_400
       (.I0(ap_CS_fsm_state37),
        .I1(ram_reg_i_290_n_0),
        .I2(ram_reg_i_416_n_0),
        .I3(ram_reg_i_523_n_0),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_521_n_0),
        .O(ram_reg_i_400_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_401
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_401_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_i_402
       (.I0(ram_reg_i_524_n_0),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ram_reg_i_394_n_0),
        .O(ram_reg_i_402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_403
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_403_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_404
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_i_299_n_0),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_404_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_405
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_472_n_0),
        .O(ram_reg_i_405_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_406
       (.I0(ram_reg_i_299_n_0),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_i_406_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_407
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state62),
        .O(ram_reg_i_407_n_0));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    ram_reg_i_408
       (.I0(ram_reg_i_280_n_0),
        .I1(ram_reg_i_392_n_0),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state69),
        .O(ram_reg_i_408_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_410
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .O(ram_reg_i_410_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_411
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_i_411_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_412
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .O(ram_reg_i_412_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_413
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_413_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_414
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_i_472_n_0),
        .O(ram_reg_i_414_n_0));
  LUT6 #(
    .INIT(64'h888888888888AAA8)) 
    ram_reg_i_415
       (.I0(ram_reg_i_525_n_0),
        .I1(ram_reg_i_526_n_0),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(ram_reg_i_415_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_416
       (.I0(ram_reg_i_524_n_0),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ram_reg_i_394_n_0),
        .O(ram_reg_i_416_n_0));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_417
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_417_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAFE)) 
    ram_reg_i_418
       (.I0(ram_reg_i_523_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_418_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_419
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_419_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_420
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_i_420_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_421
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state80),
        .O(ram_reg_i_421_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_422
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state114),
        .I5(ap_CS_fsm_state113),
        .O(ram_reg_i_422_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF00FF0001)) 
    ram_reg_i_423
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state121),
        .I2(ram_reg_i_461_n_0),
        .I3(ram_reg_i_527_n_0),
        .I4(ap_CS_fsm_state124),
        .I5(ap_CS_fsm_state123),
        .O(ram_reg_i_423_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_424
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_i_424_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_425
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_i_425_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    ram_reg_i_426
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .I5(ram_reg_i_153_n_0),
        .O(ram_reg_i_426_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h45444545)) 
    ram_reg_i_428
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state50),
        .O(ram_reg_i_428_n_0));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    ram_reg_i_429
       (.I0(ram_reg_i_402_n_0),
        .I1(ram_reg_i_528_n_0),
        .I2(ram_reg_i_529_n_0),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state38),
        .O(ram_reg_i_429_n_0));
  LUT6 #(
    .INIT(64'hAAFAAAFFAAFAAAFB)) 
    ram_reg_i_430
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_430_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hBBABBBAA)) 
    ram_reg_i_431
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state24),
        .O(ram_reg_i_431_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_432
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state24),
        .O(ram_reg_i_432_n_0));
  LUT4 #(
    .INIT(16'h00A2)) 
    ram_reg_i_433
       (.I0(ram_reg_i_530_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .O(ram_reg_i_433_n_0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_i_434
       (.I0(ram_reg_i_531_n_0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_434_n_0));
  LUT6 #(
    .INIT(64'h3032303230303032)) 
    ram_reg_i_435
       (.I0(ram_reg_i_532_n_0),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_435_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF0B)) 
    ram_reg_i_436
       (.I0(\ap_CS_fsm[120]_i_22_n_0 ),
        .I1(ap_CS_fsm_state75),
        .I2(ram_reg_i_533_n_0),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    ram_reg_i_437
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .O(ram_reg_i_437_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFFFFFD)) 
    ram_reg_i_438
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_438_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB000FFFF)) 
    ram_reg_i_439
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state90),
        .I2(ram_reg_i_386_n_0),
        .I3(ram_reg_i_534_n_0),
        .I4(ram_reg_i_179_n_0),
        .I5(ram_reg_i_180_n_0),
        .O(ram_reg_i_439_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF0F1)) 
    ram_reg_i_440
       (.I0(ram_reg_i_535_n_0),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .I5(ram_reg_i_386_n_0),
        .O(ram_reg_i_440_n_0));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    ram_reg_i_441
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_441_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hCCEFCCEE)) 
    ram_reg_i_442
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state105),
        .O(ram_reg_i_442_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_443
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .I2(ram_reg_i_142_n_0),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state112),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_443_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFF00FFF2)) 
    ram_reg_i_444
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state118),
        .I4(ap_CS_fsm_state117),
        .O(ram_reg_i_444_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_461
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state120),
        .O(ram_reg_i_461_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_462
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_463
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_464
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state128),
        .I3(ap_CS_fsm_state84),
        .O(ram_reg_i_464_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_465
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state69),
        .O(ram_reg_i_465_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_470
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .O(ram_reg_i_470_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_471
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state28),
        .I4(ram_reg_i_300_n_0),
        .O(ram_reg_i_471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_472
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_472_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_475
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_i_475_n_0));
  LUT6 #(
    .INIT(64'h1111000155555555)) 
    ram_reg_i_476
       (.I0(ram_reg_i_479_n_0),
        .I1(ram_reg_i_480_n_0),
        .I2(ram_reg_i_330_n_0),
        .I3(ram_reg_i_545_n_0),
        .I4(ram_reg_i_401_n_0),
        .I5(ram_reg_i_289_n_0),
        .O(ram_reg_i_476_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_477
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .O(ram_reg_i_477_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_478
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state101),
        .O(ram_reg_i_478_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_479
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .O(ram_reg_i_479_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_480
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .O(ram_reg_i_480_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF54FF)) 
    ram_reg_i_488
       (.I0(ram_reg_i_521_n_0),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_i_419_n_0),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_488_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_489
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .O(ram_reg_i_489_n_0));
  LUT5 #(
    .INIT(32'h0000AAAB)) 
    ram_reg_i_490
       (.I0(ram_reg_i_158_n_0),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ram_reg_i_546_n_0),
        .I4(ram_reg_i_547_n_0),
        .O(ram_reg_i_490_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_491
       (.I0(ram_reg_i_548_n_0),
        .I1(ram_reg_i_489_n_0),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_491_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_492
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_419_n_0),
        .I3(ram_reg_i_420_n_0),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_492_n_0));
  LUT6 #(
    .INIT(64'hABFFFFFFAB000000)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(ram_reg_i_59_n_0),
        .I3(count_threshold_U0_ap_start),
        .I4(tptr),
        .I5(count_appearances_U0_appearances_address1[1]),
        .O(empty_n_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_505
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .O(ram_reg_i_505_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_506
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_552_n_0),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_506_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hF1F0)) 
    ram_reg_i_507
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state68),
        .I2(ram_reg_i_553_n_0),
        .I3(ap_CS_fsm_state65),
        .O(ram_reg_i_507_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_508
       (.I0(ram_reg_i_554_n_0),
        .I1(ram_reg_i_555_n_0),
        .I2(ram_reg_i_556_n_0),
        .I3(ram_reg_i_557_n_0),
        .I4(ram_reg_i_558_n_0),
        .I5(ram_reg_i_559_n_0),
        .O(ram_reg_i_508_n_0));
  LUT6 #(
    .INIT(64'hFF0FFFFFFF0FFF4F)) 
    ram_reg_i_509
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_i_560_n_0),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ap_CS_fsm_state62),
        .O(ram_reg_i_509_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F2)) 
    ram_reg_i_510
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state73),
        .I4(\ap_CS_fsm[120]_i_22_n_0 ),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_510_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00BA)) 
    ram_reg_i_511
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state83),
        .I4(ram_reg_i_561_n_0),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_511_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_512
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state89),
        .O(ram_reg_i_512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_513
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state103),
        .O(ram_reg_i_513_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_521
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_i_521_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_523
       (.I0(ram_reg_i_394_n_0),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .O(ram_reg_i_523_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_524
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_i_401_n_0),
        .O(ram_reg_i_524_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_525
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_525_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_526
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_526_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_527
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state127),
        .O(ram_reg_i_527_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hAAAAEFEE)) 
    ram_reg_i_528
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_528_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_529
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state45),
        .O(ram_reg_i_529_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    ram_reg_i_53
       (.I0(\ap_CS_fsm[120]_i_2_n_0 ),
        .I1(ram_reg_i_106_n_0),
        .I2(ram_reg_i_107_n_0),
        .I3(ram_reg_i_108_n_0),
        .I4(ram_reg_i_109_n_0),
        .I5(ram_reg_i_110_n_0),
        .O(\ap_CS_fsm_reg[48]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hEFEEEFEF)) 
    ram_reg_i_530
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .O(ram_reg_i_530_n_0));
  LUT6 #(
    .INIT(64'h000000F0000000FD)) 
    ram_reg_i_531
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_531_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFEFFFF)) 
    ram_reg_i_532
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_532_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    ram_reg_i_533
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .O(ram_reg_i_533_n_0));
  LUT6 #(
    .INIT(64'hAFABAFAAAFABAFAB)) 
    ram_reg_i_534
       (.I0(ram_reg_i_512_n_0),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_534_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_535
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state96),
        .O(ram_reg_i_535_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AA88)) 
    ram_reg_i_545
       (.I0(ram_reg_i_290_n_0),
        .I1(ram_reg_i_300_n_0),
        .I2(ram_reg_i_470_n_0),
        .I3(ram_reg_i_299_n_0),
        .I4(ram_reg_i_405_n_0),
        .I5(ram_reg_i_567_n_0),
        .O(ram_reg_i_545_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A888A8A)) 
    ram_reg_i_546
       (.I0(ram_reg_i_412_n_0),
        .I1(ram_reg_i_568_n_0),
        .I2(ram_reg_i_349_n_0),
        .I3(ram_reg_i_569_n_0),
        .I4(ram_reg_i_463_n_0),
        .I5(ram_reg_i_413_n_0),
        .O(ram_reg_i_546_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_547
       (.I0(ram_reg_i_570_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state37),
        .O(ram_reg_i_547_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_548
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state46),
        .O(ram_reg_i_548_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_55
       (.I0(ap_CS_fsm_state126),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .O(count_threshold_U0_appearances_ce0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_552
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state76),
        .O(ram_reg_i_552_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_553
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state69),
        .O(ram_reg_i_553_n_0));
  LUT6 #(
    .INIT(64'hFFFF00F2FFFFFFFF)) 
    ram_reg_i_554
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state54),
        .I5(ram_reg_i_571_n_0),
        .O(ram_reg_i_554_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10FF)) 
    ram_reg_i_555
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state40),
        .I3(ram_reg_i_572_n_0),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_555_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_556
       (.I0(ram_reg_i_573_n_0),
        .I1(ram_reg_i_574_n_0),
        .I2(ram_reg_i_575_n_0),
        .I3(ram_reg_i_576_n_0),
        .I4(ram_reg_i_577_n_0),
        .I5(ram_reg_i_578_n_0),
        .O(ram_reg_i_556_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    ram_reg_i_557
       (.I0(ram_reg_i_579_n_0),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_557_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    ram_reg_i_558
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_i_580_n_0),
        .O(ram_reg_i_558_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0F04)) 
    ram_reg_i_559
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ram_reg_i_581_n_0),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_559_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_56
       (.I0(ram_reg_i_111_n_0),
        .I1(ram_reg_i_112_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_560
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state68),
        .O(ram_reg_i_560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_561
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state88),
        .O(ram_reg_i_561_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_567
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_567_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_568
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_568_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    ram_reg_i_569
       (.I0(ram_reg_i_403_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .I5(ram_reg_i_354_n_0),
        .O(ram_reg_i_569_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_57
       (.I0(ram_reg_i_113_n_0),
        .I1(ram_reg_i_114_n_0),
        .O(ram_reg_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_570
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_570_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_571
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_i_571_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_572
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .O(ram_reg_i_572_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0F04)) 
    ram_reg_i_573
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_i_582_n_0),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_573_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_574
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state21),
        .I5(ram_reg_i_583_n_0),
        .O(ram_reg_i_574_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    ram_reg_i_575
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_530_n_0),
        .I4(ram_reg_i_584_n_0),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_575_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hAFAFAAAE)) 
    ram_reg_i_576
       (.I0(ram_reg_i_585_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_576_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    ram_reg_i_577
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state24),
        .I3(\ap_CS_fsm[120]_i_20_n_0 ),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_i_577_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF10FFFFFFFF)) 
    ram_reg_i_578
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state36),
        .I5(ram_reg_i_586_n_0),
        .O(ram_reg_i_578_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_579
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state41),
        .O(ram_reg_i_579_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_580
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state49),
        .O(ram_reg_i_580_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_581
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_i_581_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_582
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state31),
        .O(ram_reg_i_582_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_583
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .O(ram_reg_i_583_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_584
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .O(ram_reg_i_584_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_585
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .O(ram_reg_i_585_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_586
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state32),
        .O(ram_reg_i_586_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_59
       (.I0(ram_reg_i_118_n_0),
        .I1(ram_reg_i_119_n_0),
        .O(ram_reg_i_59_n_0));
  LUT5 #(
    .INIT(32'hAAAAFBAA)) 
    ram_reg_i_61
       (.I0(ram_reg_i_111_n_0),
        .I1(ram_reg_i_124_n_0),
        .I2(ram_reg_i_114_n_0),
        .I3(ram_reg_i_125_n_0),
        .I4(ram_reg_i_112_n_0),
        .O(count_threshold_U0_appearances_address1[4]));
  LUT6 #(
    .INIT(64'hBFFFBFBFAAAAAAAA)) 
    ram_reg_i_63
       (.I0(ram_reg_i_131_n_0),
        .I1(ram_reg_i_125_n_0),
        .I2(ram_reg_i_132_n_0),
        .I3(ram_reg_i_133_n_0),
        .I4(ram_reg_i_134_n_0),
        .I5(ram_reg_i_135_n_0),
        .O(count_threshold_U0_appearances_address1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    ram_reg_i_65
       (.I0(ram_reg_i_141_n_0),
        .I1(ram_reg_i_142_n_0),
        .I2(ram_reg_i_143_n_0),
        .I3(ram_reg_i_144_n_0),
        .I4(ram_reg_i_145_n_0),
        .I5(ram_reg_i_146_n_0),
        .O(count_threshold_U0_appearances_address1[2]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFFFE)) 
    ram_reg_i_67
       (.I0(ap_CS_fsm_state128),
        .I1(count_threshold_U0_appearances_address1[0]),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550100)) 
    ram_reg_i_68
       (.I0(ram_reg_i_151_n_0),
        .I1(ram_reg_i_152_n_0),
        .I2(ram_reg_i_153_n_0),
        .I3(ram_reg_i_154_n_0),
        .I4(ram_reg_i_155_n_0),
        .I5(ram_reg_i_156_n_0),
        .O(ram_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    ram_reg_i_69
       (.I0(ram_reg_i_157_n_0),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state121),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_70
       (.I0(ram_reg_i_158_n_0),
        .I1(ram_reg_i_159_n_0),
        .I2(ram_reg_i_160_n_0),
        .I3(ram_reg_i_161_n_0),
        .I4(ram_reg_i_162_n_0),
        .I5(ram_reg_i_163_n_0),
        .O(ram_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBAB)) 
    ram_reg_i_73
       (.I0(ram_reg_i_168_n_0),
        .I1(ram_reg_i_169_n_0),
        .I2(ram_reg_i_170_n_0),
        .I3(ram_reg_i_171_n_0),
        .I4(ram_reg_i_172_n_0),
        .I5(ram_reg_i_173_n_0),
        .O(count_threshold_U0_appearances_address1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_76
       (.I0(ram_reg_i_178_n_0),
        .I1(ram_reg_i_179_n_0),
        .I2(ram_reg_i_180_n_0),
        .O(ram_reg_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_77
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ram_reg_i_113_n_0),
        .O(ram_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    ram_reg_i_79
       (.I0(ram_reg_i_59_n_0),
        .I1(ram_reg_i_77_n_0),
        .I2(ram_reg_i_76_n_0),
        .I3(ram_reg_i_178_n_0),
        .I4(ram_reg_i_112_n_0),
        .O(count_threshold_U0_appearances_address0[4]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_8
       (.I0(ram_reg_i_67_n_0),
        .I1(ram_reg_i_68_n_0),
        .I2(ram_reg_i_69_n_0),
        .I3(ram_reg_i_70_n_0),
        .I4(ram_reg),
        .I5(count_appearances_U0_appearances_address1[0]),
        .O(empty_n_reg[0]));
  LUT5 #(
    .INIT(32'hFFDFFFCF)) 
    ram_reg_i_81
       (.I0(ram_reg_i_182_n_0),
        .I1(ap_CS_fsm_state128),
        .I2(ram_reg_i_183_n_0),
        .I3(ram_reg_i_184_n_0),
        .I4(ram_reg_i_125_n_0),
        .O(count_threshold_U0_appearances_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010000)) 
    ram_reg_i_83
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ram_reg_i_189_n_0),
        .I3(ram_reg_i_190_n_0),
        .I4(ram_reg_i_76_n_0),
        .I5(ram_reg_i_191_n_0),
        .O(count_threshold_U0_appearances_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    ram_reg_i_85
       (.I0(ram_reg_i_194_n_0),
        .I1(ram_reg_i_195_n_0),
        .I2(ram_reg_i_196_n_0),
        .I3(ram_reg_i_197_n_0),
        .I4(ram_reg_i_198_n_0),
        .I5(ram_reg_i_76_n_0),
        .O(count_threshold_U0_appearances_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444FFF4)) 
    ram_reg_i_87
       (.I0(ram_reg_i_202_n_0),
        .I1(ram_reg_i_203_n_0),
        .I2(ram_reg_i_204_n_0),
        .I3(ram_reg_i_205_n_0),
        .I4(ram_reg_i_206_n_0),
        .I5(ram_reg_i_207_n_0),
        .O(ram_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    ram_reg_i_88
       (.I0(ram_reg_i_208_n_0),
        .I1(ram_reg_i_209_n_0),
        .I2(ram_reg_i_210_n_0),
        .I3(ram_reg_i_211_n_0),
        .I4(ram_reg_i_212_n_0),
        .I5(ram_reg_i_213_n_0),
        .O(ram_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hABFFABABAAAAAAAA)) 
    ram_reg_i_89
       (.I0(ram_reg_i_214_n_0),
        .I1(ram_reg_i_215_n_0),
        .I2(ram_reg_i_216_n_0),
        .I3(ram_reg_i_217_n_0),
        .I4(ram_reg_i_179_n_0),
        .I5(ram_reg_i_178_n_0),
        .O(ram_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_8__0
       (.I0(ram_reg_i_67_n_0),
        .I1(ram_reg_i_68_n_0),
        .I2(ram_reg_i_69_n_0),
        .I3(ram_reg_i_70_n_0),
        .I4(ram_reg_0),
        .I5(count_appearances_U0_appearances_address1[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    ram_reg_i_91
       (.I0(ram_reg_i_207_n_0),
        .I1(ram_reg_i_220_n_0),
        .I2(ram_reg_i_221_n_0),
        .I3(ram_reg_i_222_n_0),
        .I4(ram_reg_i_223_n_0),
        .I5(ram_reg_i_224_n_0),
        .O(ram_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h0000AA08AAAAAAAA)) 
    ram_reg_i_92
       (.I0(ram_reg_i_225_n_0),
        .I1(ap_CS_fsm_state120),
        .I2(ram_reg_i_226_n_0),
        .I3(ram_reg_i_227_n_0),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_i_228_n_0),
        .O(ram_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ram_reg_i_95
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state128),
        .O(count_threshold_U0_appearances_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \reg_q1[31]_i_1 
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(reg_valid1),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    reg_valid0_i_1
       (.I0(count_threshold_U0_appearances_ce0),
        .O(\ap_CS_fsm_reg[125]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h1)) 
    reg_valid1_i_1
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .O(\ap_CS_fsm_reg[128]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_flow_control_loop_pipe_sequential_init
   (D,
    ap_block_pp0_stage0_subdone,
    \ap_CS_fsm_reg[128] ,
    grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready,
    \i_fu_60_reg[0] ,
    i_fu_60,
    E,
    \icmp_ln28_reg_247_reg[0] ,
    \prev_2_reg_251_reg[7] ,
    add_ln28_fu_148_p2,
    icmp_ln28_fu_142_p2,
    SR,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1,
    gmem_RVALID,
    ap_done_cache_reg_0,
    grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg,
    \ap_CS_fsm_reg[129] ,
    \i_fu_60_reg[4] ,
    \i_fu_60_reg[4]_0 ,
    ap_rst_n,
    \i_fu_60_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    Q,
    \prev_1_fu_56_reg[7] ,
    \i_fu_60_reg[4]_1 ,
    \i_fu_60_reg[4]_2 ,
    \i_fu_60_reg[4]_3 ,
    \i_fu_60_reg[10] ,
    \i_fu_60_reg[10]_0 ,
    \i_fu_60_reg[10]_1 ,
    \i_fu_60_reg[10]_2 ,
    \i_fu_60_reg[6] ,
    \i_fu_60_reg[6]_0 );
  output [1:0]D;
  output ap_block_pp0_stage0_subdone;
  output \ap_CS_fsm_reg[128] ;
  output grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready;
  output \i_fu_60_reg[0] ;
  output i_fu_60;
  output [0:0]E;
  output [0:0]\icmp_ln28_reg_247_reg[0] ;
  output [7:0]\prev_2_reg_251_reg[7] ;
  output [9:0]add_ln28_fu_148_p2;
  output icmp_ln28_fu_142_p2;
  input [0:0]SR;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter1;
  input gmem_RVALID;
  input ap_done_cache_reg_0;
  input grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[129] ;
  input \i_fu_60_reg[4] ;
  input \i_fu_60_reg[4]_0 ;
  input ap_rst_n;
  input \i_fu_60_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input [7:0]Q;
  input [7:0]\prev_1_fu_56_reg[7] ;
  input \i_fu_60_reg[4]_1 ;
  input \i_fu_60_reg[4]_2 ;
  input \i_fu_60_reg[4]_3 ;
  input \i_fu_60_reg[10] ;
  input \i_fu_60_reg[10]_0 ;
  input \i_fu_60_reg[10]_1 ;
  input \i_fu_60_reg[10]_2 ;
  input \i_fu_60_reg[6] ;
  input \i_fu_60_reg[6]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [9:0]add_ln28_fu_148_p2;
  wire \ap_CS_fsm_reg[128] ;
  wire [1:0]\ap_CS_fsm_reg[129] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire gmem_RVALID;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg;
  wire i_fu_60;
  wire \i_fu_60[10]_i_4_n_0 ;
  wire \i_fu_60[10]_i_5_n_0 ;
  wire \i_fu_60[6]_i_2_n_0 ;
  wire \i_fu_60_reg[0] ;
  wire \i_fu_60_reg[0]_0 ;
  wire \i_fu_60_reg[10] ;
  wire \i_fu_60_reg[10]_0 ;
  wire \i_fu_60_reg[10]_1 ;
  wire \i_fu_60_reg[10]_2 ;
  wire \i_fu_60_reg[4] ;
  wire \i_fu_60_reg[4]_0 ;
  wire \i_fu_60_reg[4]_1 ;
  wire \i_fu_60_reg[4]_2 ;
  wire \i_fu_60_reg[4]_3 ;
  wire \i_fu_60_reg[6] ;
  wire \i_fu_60_reg[6]_0 ;
  wire icmp_ln28_fu_142_p2;
  wire [0:0]\icmp_ln28_reg_247_reg[0] ;
  wire [7:0]\prev_1_fu_56_reg[7] ;
  wire [7:0]\prev_2_reg_251_reg[7] ;

  LUT6 #(
    .INIT(64'hAAEFEFEFAAAAAAAA)) 
    \ap_CS_fsm[129]_i_1 
       (.I0(\ap_CS_fsm_reg[129] [0]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg[129] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \ap_CS_fsm[130]_i_1 
       (.I0(\ap_CS_fsm_reg[129] [1]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA2FFFFAAA2AAA2)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_RVALID),
        .I3(ap_done_cache_reg_0),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000054550000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I5(\i_fu_60_reg[0]_0 ),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hEF000000)) 
    \count_fu_64[31]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\icmp_ln28_reg_247_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[129] [0]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_ready),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .O(\ap_CS_fsm_reg[128] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_60[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_60_reg[4] ),
        .O(add_ln28_fu_148_p2[0]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E000E0)) 
    \i_fu_60[10]_i_1 
       (.I0(\i_fu_60_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_RVALID),
        .I5(ap_done_cache_reg_0),
        .O(i_fu_60));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \i_fu_60[10]_i_2 
       (.I0(\i_fu_60[10]_i_4_n_0 ),
        .I1(\i_fu_60_reg[10] ),
        .I2(\i_fu_60_reg[10]_0 ),
        .I3(\i_fu_60_reg[10]_1 ),
        .I4(\i_fu_60_reg[10]_2 ),
        .I5(\i_fu_60[10]_i_5_n_0 ),
        .O(add_ln28_fu_148_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_60[10]_i_4 
       (.I0(\i_fu_60_reg[6] ),
        .I1(\i_fu_60[6]_i_2_n_0 ),
        .I2(\i_fu_60_reg[4]_3 ),
        .I3(\i_fu_60_reg[6]_0 ),
        .O(\i_fu_60[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_60[10]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .O(\i_fu_60[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_60[1]_i_1 
       (.I0(\i_fu_60_reg[4] ),
        .I1(\i_fu_60_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(\i_fu_60_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \i_fu_60[2]_i_1 
       (.I0(\i_fu_60_reg[4] ),
        .I1(\i_fu_60_reg[4]_0 ),
        .I2(\i_fu_60_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \i_fu_60[3]_i_1 
       (.I0(\i_fu_60_reg[4]_2 ),
        .I1(\i_fu_60_reg[4]_0 ),
        .I2(\i_fu_60_reg[4] ),
        .I3(\i_fu_60_reg[4]_1 ),
        .I4(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \i_fu_60[4]_i_1 
       (.I0(\i_fu_60_reg[4]_1 ),
        .I1(\i_fu_60_reg[4] ),
        .I2(\i_fu_60_reg[4]_0 ),
        .I3(\i_fu_60_reg[4]_2 ),
        .I4(\i_fu_60_reg[4]_3 ),
        .I5(\i_fu_60[10]_i_5_n_0 ),
        .O(add_ln28_fu_148_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \i_fu_60[5]_i_1 
       (.I0(\i_fu_60_reg[4]_3 ),
        .I1(\i_fu_60[6]_i_2_n_0 ),
        .I2(\i_fu_60_reg[6] ),
        .I3(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \i_fu_60[6]_i_1 
       (.I0(\i_fu_60_reg[6] ),
        .I1(\i_fu_60[6]_i_2_n_0 ),
        .I2(\i_fu_60_reg[4]_3 ),
        .I3(\i_fu_60_reg[6]_0 ),
        .I4(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_fu_60[6]_i_2 
       (.I0(\i_fu_60_reg[4]_2 ),
        .I1(\i_fu_60_reg[4]_0 ),
        .I2(\i_fu_60_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I5(\i_fu_60_reg[4]_1 ),
        .O(\i_fu_60[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \i_fu_60[7]_i_1 
       (.I0(\i_fu_60[10]_i_4_n_0 ),
        .I1(\i_fu_60_reg[10]_1 ),
        .I2(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \i_fu_60[8]_i_1 
       (.I0(\i_fu_60_reg[10]_1 ),
        .I1(\i_fu_60[10]_i_4_n_0 ),
        .I2(\i_fu_60_reg[10]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \i_fu_60[9]_i_1 
       (.I0(\i_fu_60[10]_i_4_n_0 ),
        .I1(\i_fu_60_reg[10]_1 ),
        .I2(\i_fu_60_reg[10]_0 ),
        .I3(\i_fu_60_reg[10] ),
        .I4(ap_loop_init_int),
        .O(add_ln28_fu_148_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \icmp_ln28_reg_247[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_RVALID),
        .I2(ap_done_cache_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \icmp_ln28_reg_247[0]_i_2 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_60_reg[0]_0 ),
        .O(icmp_ln28_fu_142_p2));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [0]),
        .O(\prev_2_reg_251_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [1]),
        .O(\prev_2_reg_251_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [2]),
        .O(\prev_2_reg_251_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [3]),
        .O(\prev_2_reg_251_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [4]),
        .O(\prev_2_reg_251_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [5]),
        .O(\prev_2_reg_251_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [6]),
        .O(\prev_2_reg_251_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F800F8)) 
    \prev_1_fu_56[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_RVALID),
        .I5(ap_done_cache_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_56[7]_i_2 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2893_ap_start_reg),
        .I3(\prev_1_fu_56_reg[7] [7]),
        .O(\prev_2_reg_251_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi
   (SR,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \ap_CS_fsm_reg[0] ,
    \bus_wide_gen.data_valid_reg ,
    m_axi_gmem_ARADDR,
    m_axi_gmem_BREADY,
    Q,
    \bus_wide_gen.data_buf_reg[7] ,
    ap_clk,
    \ap_CS_fsm_reg[128] ,
    count_appearances_U0_ap_start,
    ap_done_reg,
    ap_rst_n,
    push,
    \bus_wide_gen.data_buf_reg[24] ,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    m_axi_gmem_BVALID,
    in);
  output [0:0]SR;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \ap_CS_fsm_reg[0] ;
  output [1:0]\bus_wide_gen.data_valid_reg ;
  output [29:0]m_axi_gmem_ARADDR;
  output m_axi_gmem_BREADY;
  output [3:0]Q;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  input ap_clk;
  input [3:0]\ap_CS_fsm_reg[128] ;
  input count_appearances_U0_ap_start;
  input ap_done_reg;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.data_buf_reg[24] ;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input m_axi_gmem_BVALID;
  input [32:0]in;

  wire [31:0]ARADDR_Dummy;
  wire [30:9]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire [3:0]\ap_CS_fsm_reg[128] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire [1:0]\bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.rreq_offset/push ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire count_appearances_U0_ap_start;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [32:0]in;
  wire load_unit_n_10;
  wire load_unit_n_3;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire push;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (Q),
        .\data_p1_reg[0] (load_unit_n_3),
        .\data_p2_reg[31] (ARADDR_Dummy),
        .\data_p2_reg[63] ({ARLEN_Dummy[30],ARLEN_Dummy[10:9]}),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .push_0(\bus_wide_gen.rreq_offset/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy),
        .\state_reg[1] (load_unit_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_write bus_write
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(ARADDR_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[128] (\ap_CS_fsm_reg[128] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[24]_0 (\bus_wide_gen.data_buf_reg[24] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .full_n_reg(gmem_ARREADY),
        .full_n_reg_0(load_unit_n_10),
        .gmem_RVALID(gmem_RVALID),
        .in(in),
        .\mOutPtr_reg[0] (RVALID_Dummy),
        .push(push),
        .push_0(\bus_wide_gen.rreq_offset/push ),
        .push_1(\buff_rdata/push ),
        .\tmp_len_reg[30]_0 ({ARLEN_Dummy[30],ARLEN_Dummy[10:9]}),
        .tmp_valid_reg_0(load_unit_n_3));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized0
   (full_n_reg_0,
    \ap_CS_fsm_reg[0] ,
    full_n_reg_1,
    E,
    S,
    Q,
    D,
    tmp_valid_reg,
    SR,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    count_appearances_U0_ap_start,
    ap_done_reg,
    ram_reg_i_269,
    ap_rst_n,
    push,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    tmp_valid_reg_1,
    in);
  output full_n_reg_0;
  output \ap_CS_fsm_reg[0] ;
  output [0:0]full_n_reg_1;
  output [0:0]E;
  output [0:0]S;
  output [33:0]Q;
  output [0:0]D;
  output tmp_valid_reg;
  input [0:0]SR;
  input ap_clk;
  input [2:0]\mOutPtr_reg[0]_0 ;
  input count_appearances_U0_ap_start;
  input ap_done_reg;
  input [0:0]ram_reg_i_269;
  input ap_rst_n;
  input push;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input tmp_valid_reg_1;
  input [32:0]in;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [33:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire count_appearances_U0_ap_start;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [32:0]in;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [2:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire [0:0]ram_reg_i_269;
  wire ram_reg_i_544_n_0;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire tmp_valid_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[42]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[42]_1 (\raddr_reg_n_0_[1] ),
        .in({full_n_reg_1,in}),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_1),
        .tmp_valid_reg_1(tmp_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(tmp_valid_reg_0),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_1),
        .I4(rreq_valid),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2__1_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__1_n_0),
        .I2(full_n_i_2_n_0),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hABFF54005400ABFF)) 
    \mOutPtr[1]_i_1__1 
       (.I0(pop),
        .I1(\mOutPtr_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0]_0 [2]),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h666A)) 
    \mOutPtr[3]_i_1__1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 [2]),
        .I3(\mOutPtr_reg[0]_0 [1]),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 [2]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05AF0F00CF0F0)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFEEE)) 
    ram_reg_i_460
       (.I0(ram_reg_i_544_n_0),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 [0]),
        .I3(count_appearances_U0_ap_start),
        .I4(ap_done_reg),
        .I5(ram_reg_i_269),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_544
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 [1]),
        .O(ram_reg_i_544_n_0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tmp_addr[31]_i_1 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg_0),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2
   (SR,
    burst_valid,
    empty_n_reg_0,
    din,
    ap_clk,
    pop,
    ap_rst_n,
    p_13_in,
    Q,
    \mOutPtr_reg[0]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    \dout_reg[0]_2 ,
    RREADY_Dummy,
    dout_vld_reg_0);
  output [0:0]SR;
  output burst_valid;
  output empty_n_reg_0;
  output [0:0]din;
  input ap_clk;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_2 ;
  input RREADY_Dummy;
  input [0:0]dout_vld_reg_0;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_i_1__3_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire \raddr[3]_i_4__0_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (full_n_reg_n_0),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .\dout_reg[0]_4 (\dout_reg[0]_2 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(Q),
        .mem_reg_0(burst_valid),
        .pop(pop));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(RREADY_Dummy),
        .I4(dout_vld_reg_0),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_reg_n_0),
        .I3(p_13_in),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \mOutPtr[4]_i_1__1 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(p_12_in),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(p_13_in),
        .I1(full_n_reg_n_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(p_12_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(\raddr[3]_i_4__0_n_0 ),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2__0 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(p_12_in),
        .I4(empty_n_reg_0),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Q),
        .I2(burst_valid),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_n_0),
        .I5(p_13_in),
        .O(\raddr[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[3]_i_2__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2_0
   (fifo_rctl_ready,
    p_13_in,
    ap_rst_n_0,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_1,
    E,
    m_axi_gmem_ARREADY_1,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    m_axi_gmem_ARREADY_6,
    m_axi_gmem_ARREADY_7,
    \end_addr_reg[2] ,
    \end_addr_reg[3] ,
    \end_addr_reg[4] ,
    \end_addr_reg[5] ,
    \end_addr_reg[6] ,
    \beat_len_reg[5] ,
    \beat_len_reg[6] ,
    \end_addr_reg[9] ,
    \end_addr_reg[10] ,
    \end_addr_reg[11] ,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    RBURST_READY_Dummy,
    Q,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output fifo_rctl_ready;
  output p_13_in;
  output [0:0]ap_rst_n_0;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_1;
  output [0:0]E;
  output m_axi_gmem_ARREADY_1;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  output m_axi_gmem_ARREADY_6;
  output m_axi_gmem_ARREADY_7;
  output \end_addr_reg[2] ;
  output \end_addr_reg[3] ;
  output \end_addr_reg[4] ;
  output \end_addr_reg[5] ;
  output \end_addr_reg[6] ;
  output \beat_len_reg[5] ;
  output \beat_len_reg[6] ;
  output \end_addr_reg[9] ;
  output \end_addr_reg[10] ;
  output \end_addr_reg[11] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input RBURST_READY_Dummy;
  input [3:0]Q;
  input [0:0]\sect_len_buf_reg[0] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \beat_len_reg[5] ;
  wire \beat_len_reg[6] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire \end_addr_reg[10] ;
  wire \end_addr_reg[11] ;
  wire \end_addr_reg[2] ;
  wire \end_addr_reg[3] ;
  wire \end_addr_reg[4] ;
  wire \end_addr_reg[5] ;
  wire \end_addr_reg[6] ;
  wire \end_addr_reg[9] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire m_axi_gmem_ARREADY_6;
  wire m_axi_gmem_ARREADY_7;
  wire need_rlast;
  wire p_12_in;
  wire p_13_in;
  wire pop;
  wire rreq_handling_reg;
  wire [0:0]\sect_len_buf_reg[0] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;

  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(m_axi_gmem_ARREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(Q[0]),
        .O(m_axi_gmem_ARREADY_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(Q[1]),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(Q[2]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(m_axi_gmem_ARREADY_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(Q[3]),
        .O(m_axi_gmem_ARREADY_7));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(m_axi_gmem_ARREADY_0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFFAAAABAFFAAAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__2
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(need_rlast),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hFFFFAE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(fifo_rctl_ready),
        .I3(p_13_in),
        .I4(pop),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_3
       (.I0(need_rlast),
        .I1(RBURST_READY_Dummy),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FF2F002F00D0FF)) 
    \mOutPtr[1]_i_1__3 
       (.I0(need_rlast),
        .I1(RBURST_READY_Dummy),
        .I2(empty_n_reg_n_0),
        .I3(p_13_in),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h6A66)) 
    \mOutPtr[4]_i_1__2 
       (.I0(p_13_in),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(p_12_in),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \mOutPtr[4]_i_3__1 
       (.I0(p_13_in),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(m_axi_gmem_ARREADY_0),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[31]_i_1 
       (.I0(m_axi_gmem_ARREADY_0),
        .O(E));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\end_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\end_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\end_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hBB893301FFCD7745)) 
    \sect_len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_1 [3]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\end_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[4]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\end_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hBB338901FF77CD45)) 
    \sect_len_buf[5]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9]_1 [5]),
        .I4(\sect_len_buf_reg[9] [5]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\beat_len_reg[5] ));
  LUT6 #(
    .INIT(64'hBB338901FF77CD45)) 
    \sect_len_buf[6]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9]_1 [6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\beat_len_reg[6] ));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[7]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\end_addr_reg[9] ));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[9]_1 [8]),
        .O(\end_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(m_axi_gmem_ARREADY_0),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hBB89FFCD33017745)) 
    \sect_len_buf[9]_i_2 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(CO),
        .I2(m_axi_gmem_ARREADY_0),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\end_addr_reg[11] ));
  LUT6 #(
    .INIT(64'hFF004F00FFFFFFFF)) 
    \state[1]_i_3 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(m_axi_gmem_ARREADY_0));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    D,
    \dout_reg[2] ,
    \dout_reg[2]_0 ,
    Q,
    \bus_wide_gen.data_valid ,
    ap_rst_n_0,
    \dout_reg[1] ,
    sel,
    full_n_reg_1,
    \bus_wide_gen.split_cnt_buf ,
    dout_vld_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_2,
    ARREADY_Dummy,
    \bus_wide_gen.data_buf_reg[16] ,
    dout,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.first_split ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[24] ,
    \bus_wide_gen.first_beat_reg ,
    beat_valid,
    \dout_reg[0] ,
    \dout_reg[3] ,
    \dout_reg[1]_0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output [7:0]D;
  output \dout_reg[2] ;
  output \dout_reg[2]_0 ;
  output [1:0]Q;
  output \bus_wide_gen.data_valid ;
  output ap_rst_n_0;
  output \dout_reg[1] ;
  output sel;
  output full_n_reg_1;
  output \bus_wide_gen.split_cnt_buf ;
  output dout_vld_reg_0;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_2;
  input ARREADY_Dummy;
  input \bus_wide_gen.data_buf_reg[16] ;
  input [16:0]dout;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.first_split ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[24] ;
  input \bus_wide_gen.first_beat_reg ;
  input beat_valid;
  input \dout_reg[0] ;
  input [1:0]\dout_reg[3] ;
  input [0:0]\dout_reg[1]_0 ;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_21;
  wire U_fifo_srl_n_22;
  wire U_fifo_srl_n_23;
  wire U_fifo_srl_n_24;
  wire U_fifo_srl_n_25;
  wire U_fifo_srl_n_27;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_valid ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [16:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[1] ;
  wire [0:0]\dout_reg[1]_0 ;
  wire \dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire [1:0]\dout_reg[3] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire [3:0]raddr_reg;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(U_fifo_srl_n_17),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_0),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg[17] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg[18] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg[19] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg[20] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg[21] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg[22] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.data_buf_reg[24] ),
        .\bus_wide_gen.data_valid (\bus_wide_gen.data_valid ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.first_split (\bus_wide_gen.first_split ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout_reg[0]_0 (\bus_wide_gen.offset_valid ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (\dout_reg[1]_0 ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[2]_1 (\dout_reg[2]_0 ),
        .\dout_reg[3]_0 (raddr_reg),
        .\dout_reg[3]_1 (\dout_reg[3] ),
        .\dout_reg[3]_2 (sel),
        .dout_vld_reg(\bus_wide_gen.split_cnt_buf ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_27),
        .full_n_reg(U_fifo_srl_n_18),
        .full_n_reg_0(full_n_reg_2),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[4] ({U_fifo_srl_n_19,U_fifo_srl_n_20,U_fifo_srl_n_21,U_fifo_srl_n_22}),
        .\mOutPtr_reg[4]_0 ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_1_in(p_1_in),
        .pop(pop),
        .\raddr_reg[3] ({U_fifo_srl_n_23,U_fifo_srl_n_24,U_fifo_srl_n_25}));
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.first_beat_reg ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_27),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAAAFFFF2AAAC000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(full_n_reg_2),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_22),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_21),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_20),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_19),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_2),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_0),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_25),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_24),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_23),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \state[1]_i_2 
       (.I0(full_n_reg_0),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_2),
        .O(full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    dout,
    \bus_wide_gen.first_split ,
    ready_for_outstanding,
    dout_vld_reg_0,
    dout_vld_reg_1,
    D,
    SR,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    Q,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_valid ,
    ready_for_outstanding_reg,
    gmem_RVALID,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[15] ,
    push_1,
    din);
  output beat_valid;
  output full_n_reg_0;
  output [16:0]dout;
  output \bus_wide_gen.first_split ;
  output ready_for_outstanding;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output [15:0]D;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_valid ;
  input ready_for_outstanding_reg;
  input gmem_RVALID;
  input \bus_wide_gen.offset_valid ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input push_1;
  input [33:0]din;

  wire [15:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_valid ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [16:0]dout;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire gmem_RVALID;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire pop;
  wire push_1;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg[0] ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.first_split ),
        .\bus_wide_gen.data_buf_reg[0]_1 (\bus_wide_gen.data_buf_reg[0]_0 ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg[15] ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_1),
        .mem_reg_0(beat_valid),
        .mem_reg_1(empty_n_reg_n_0),
        .mem_reg_2({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .pop(pop),
        .push_1(push_1),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[1]_1 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_0_[6] ),
        .\raddr_reg_reg[7]_1 (\raddr_reg_n_0_[7] ),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_valid ),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_valid ),
        .I2(gmem_RVALID),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(ready_for_outstanding_reg),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    empty_n_i_2__2
       (.I0(empty_n_i_3_n_0),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_2__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__1
       (.I0(full_n_i_3__0_n_0),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(full_n_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[8] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE3FFE0001C001)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h5BFBA404)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr[8]_i_3_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(pop),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    full_n_reg,
    RREADY_Dummy,
    tmp_valid_reg_0,
    gmem_RVALID,
    RBURST_READY_Dummy,
    \ap_CS_fsm_reg[0] ,
    \bus_wide_gen.data_valid_reg_0 ,
    push_0,
    full_n_reg_0,
    Q,
    \tmp_len_reg[30]_0 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[128] ,
    count_appearances_U0_ap_start,
    ap_done_reg,
    ap_rst_n,
    ARREADY_Dummy,
    push,
    \mOutPtr_reg[0] ,
    \bus_wide_gen.data_buf_reg[24]_0 ,
    in,
    push_1,
    din);
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output gmem_RVALID;
  output RBURST_READY_Dummy;
  output \ap_CS_fsm_reg[0] ;
  output [1:0]\bus_wide_gen.data_valid_reg_0 ;
  output push_0;
  output full_n_reg_0;
  output [31:0]Q;
  output [2:0]\tmp_len_reg[30]_0 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]\ap_CS_fsm_reg[128] ;
  input count_appearances_U0_ap_start;
  input ap_done_reg;
  input ap_rst_n;
  input ARREADY_Dummy;
  input push;
  input [0:0]\mOutPtr_reg[0] ;
  input \bus_wide_gen.data_buf_reg[24]_0 ;
  input [32:0]in;
  input push_1;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [31:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire [3:0]\ap_CS_fsm_reg[128] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf_reg[24]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid ;
  wire [1:0]\bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_20 ;
  wire \bus_wide_gen.rreq_offset_n_21 ;
  wire \bus_wide_gen.rreq_offset_n_22 ;
  wire \bus_wide_gen.rreq_offset_n_3 ;
  wire \bus_wide_gen.rreq_offset_n_4 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire count_appearances_U0_ap_start;
  wire [33:0]din;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_RVALID;
  wire [32:0]in;
  wire last_beat;
  wire [0:0]\mOutPtr_reg[0] ;
  wire next_rreq;
  wire push;
  wire push_0;
  wire push_1;
  wire ready_for_outstanding;
  wire [10:0]rreq_len;
  wire [30:9]tmp_len0;
  wire tmp_len0_carry_n_3;
  wire [2:0]\tmp_len_reg[30]_0 ;
  wire tmp_valid_reg_0;
  wire [3:1]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[128]_i_1 
       (.I0(gmem_RVALID),
        .I1(\ap_CS_fsm_reg[128] [3]),
        .O(\bus_wide_gen.data_valid_reg_0 [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .Q(\bus_wide_gen.data_buf1 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.rreq_offset_n_11 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_10 ),
        .\bus_wide_gen.data_buf_reg[15] ({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_valid (\bus_wide_gen.data_valid ),
        .\bus_wide_gen.first_split (\bus_wide_gen.first_split ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({last_beat,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}),
        .dout_vld_reg_0(buff_rdata_n_21),
        .dout_vld_reg_1(buff_rdata_n_22),
        .full_n_reg_0(RREADY_Dummy),
        .gmem_RVALID(gmem_RVALID),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push_1(push_1),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(\bus_wide_gen.rreq_offset_n_16 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(\bus_wide_gen.rreq_offset_n_2 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_10),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_8),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_7),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_6),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_5),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_4),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_3),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.rreq_offset_n_20 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_21),
        .Q(gmem_RVALID),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_2 ,\bus_wide_gen.rreq_offset_n_3 ,\bus_wide_gen.rreq_offset_n_4 ,\bus_wide_gen.rreq_offset_n_5 ,\bus_wide_gen.rreq_offset_n_6 ,\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 }),
        .Q(\bus_wide_gen.data_buf1 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rreq_offset_n_15 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.data_buf_reg[24]_0 ),
        .\bus_wide_gen.data_valid (\bus_wide_gen.data_valid ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.first_split (\bus_wide_gen.first_split ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_22 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_21 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout({last_beat,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}),
        .\dout_reg[0] (buff_rdata_n_22),
        .\dout_reg[1] (\bus_wide_gen.rreq_offset_n_16 ),
        .\dout_reg[1]_0 (\tmp_len_reg[30]_0 [0]),
        .\dout_reg[2] (\bus_wide_gen.rreq_offset_n_10 ),
        .\dout_reg[2]_0 (\bus_wide_gen.rreq_offset_n_11 ),
        .\dout_reg[3] (Q[1:0]),
        .dout_vld_reg_0(\bus_wide_gen.rreq_offset_n_20 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(tmp_valid_reg_0),
        .sel(push_0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_22 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_21 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0[9]),
        .E(next_rreq),
        .Q({rreq_len[10],rreq_len[0],fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38}),
        .S(fifo_rreq_n_4),
        .SR(SR),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(\bus_wide_gen.data_valid_reg_0 [0]),
        .in(in),
        .\mOutPtr_reg[0]_0 (\ap_CS_fsm_reg[128] [2:0]),
        .push(push),
        .ram_reg_i_269(\bus_wide_gen.data_valid_reg_0 [1]),
        .tmp_valid_reg(fifo_rreq_n_40),
        .tmp_valid_reg_0(\bus_wide_gen.offset_full_n ),
        .tmp_valid_reg_1(tmp_valid_reg_0));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(Q[0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(Q[10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(Q[11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(Q[12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(Q[13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(Q[14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(Q[15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(Q[16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(Q[17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(Q[18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(Q[19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(Q[1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(Q[20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(Q[21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(Q[22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(Q[23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(Q[24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(Q[25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(Q[26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(Q[27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(Q[28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(Q[29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(Q[2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(Q[30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(Q[31]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(Q[3]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(Q[4]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(Q[5]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(Q[6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(Q[7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(Q[8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(Q[9]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:1],tmp_len0_carry_n_3}),
        .CYINIT(rreq_len[0]),
        .DI({1'b0,1'b0,1'b0,rreq_len[10]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3:2],tmp_len0[30],tmp_len0[10]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_4}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[30]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[30]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[30]_0 [0]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_40),
        .Q(tmp_valid_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_mem__parameterized0
   (dout,
    ready_for_outstanding,
    rnext,
    pop,
    dout_vld_reg,
    D,
    Q,
    \bus_wide_gen.data_buf_reg[0] ,
    ready_for_outstanding_reg,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[7]_1 ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[1]_1 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[0]_1 ,
    \bus_wide_gen.data_buf_reg[15] ,
    ap_clk,
    SR,
    mem_reg_2,
    din,
    push_1);
  output [16:0]dout;
  output ready_for_outstanding;
  output [7:0]rnext;
  output pop;
  output dout_vld_reg;
  output [15:0]D;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[0] ;
  input ready_for_outstanding_reg;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[1]_1 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input mem_reg_0;
  input mem_reg_1;
  input ap_rst_n;
  input \bus_wide_gen.offset_valid ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[0]_1 ;
  input [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_2;
  input [33:0]din;
  input push_1;

  wire [15:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_ready;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[0]_1 ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [16:0]dout;
  wire dout_vld_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_0;
  wire mem_reg_n_1;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_2;
  wire mem_reg_n_3;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire pop;
  wire push_1;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_4_n_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[1]_1 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [0]),
        .I4(mem_reg_n_15),
        .I5(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(mem_reg_n_15),
        .I1(dout[0]),
        .I2(Q[0]),
        .I3(dout[8]),
        .I4(Q[1]),
        .I5(mem_reg_n_7),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [10]),
        .I5(mem_reg_n_5),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(dout[2]),
        .I1(dout[10]),
        .I2(Q[1]),
        .I3(mem_reg_n_5),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [11]),
        .I5(mem_reg_n_4),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(dout[3]),
        .I1(dout[11]),
        .I2(Q[1]),
        .I3(mem_reg_n_4),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [12]),
        .I5(mem_reg_n_3),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(dout[4]),
        .I1(dout[12]),
        .I2(Q[1]),
        .I3(mem_reg_n_3),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [13]),
        .I5(mem_reg_n_2),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(dout[5]),
        .I1(dout[13]),
        .I2(Q[1]),
        .I3(mem_reg_n_2),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [14]),
        .I5(mem_reg_n_1),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(dout[6]),
        .I1(dout[14]),
        .I2(Q[1]),
        .I3(mem_reg_n_1),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [15]),
        .I5(mem_reg_n_0),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(dout[7]),
        .I1(dout[15]),
        .I2(Q[1]),
        .I3(mem_reg_n_0),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [1]),
        .I4(mem_reg_n_14),
        .I5(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(mem_reg_n_14),
        .I1(dout[1]),
        .I2(Q[0]),
        .I3(dout[9]),
        .I4(Q[1]),
        .I5(mem_reg_n_6),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [2]),
        .I4(mem_reg_n_13),
        .I5(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(mem_reg_n_13),
        .I1(dout[2]),
        .I2(Q[0]),
        .I3(dout[10]),
        .I4(Q[1]),
        .I5(mem_reg_n_5),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [3]),
        .I4(mem_reg_n_12),
        .I5(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(mem_reg_n_12),
        .I1(dout[3]),
        .I2(Q[0]),
        .I3(dout[11]),
        .I4(Q[1]),
        .I5(mem_reg_n_4),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [4]),
        .I4(mem_reg_n_11),
        .I5(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(mem_reg_n_11),
        .I1(dout[4]),
        .I2(Q[0]),
        .I3(dout[12]),
        .I4(Q[1]),
        .I5(mem_reg_n_3),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [5]),
        .I4(mem_reg_n_10),
        .I5(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(mem_reg_n_10),
        .I1(dout[5]),
        .I2(Q[0]),
        .I3(dout[13]),
        .I4(Q[1]),
        .I5(mem_reg_n_2),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [6]),
        .I4(mem_reg_n_9),
        .I5(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(mem_reg_n_9),
        .I1(dout[6]),
        .I2(Q[0]),
        .I3(dout[14]),
        .I4(Q[1]),
        .I5(mem_reg_n_1),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [7]),
        .I4(mem_reg_n_8),
        .I5(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(mem_reg_n_8),
        .I1(dout[7]),
        .I2(Q[0]),
        .I3(dout[15]),
        .I4(Q[1]),
        .I5(mem_reg_n_0),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [8]),
        .I5(mem_reg_n_7),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(dout[0]),
        .I1(dout[8]),
        .I2(Q[1]),
        .I3(mem_reg_n_7),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2FFF0F0F0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[15] [9]),
        .I5(mem_reg_n_6),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(dout[1]),
        .I1(dout[9]),
        .I2(Q[1]),
        .I3(mem_reg_n_6),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(Q[0]),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dout[3]_i_3 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(mem_reg_0),
        .I2(dout[16]),
        .O(dout_vld_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({mem_reg_n_0,mem_reg_n_1,mem_reg_n_2,mem_reg_n_3,mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15}),
        .DOBDO(dout[15:0]),
        .DOPADOP({burst_ready,dout[16]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_1,push_1,push_1,push_1}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h70)) 
    mem_reg_i_4
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(mem_reg_1),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(pop),
        .I2(\raddr_reg_reg[1]_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[1]_1 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg_reg[1]_1 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .I3(pop),
        .I4(\raddr_reg_reg[2]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg[7]_i_2_n_0 ),
        .I4(pop),
        .I5(\raddr_reg_reg[3]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[4]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[4]_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[5]_0 ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_3_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[7]_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_3_n_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(pop),
        .I4(\raddr_reg_reg[7]_1 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[1]_1 ),
        .I4(\raddr_reg[7]_i_4_n_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(\raddr_reg[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[7]_1 ),
        .I1(\raddr_reg_reg[7]_0 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[7]_i_4_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ready_for_outstanding_i_1
       (.I0(burst_ready),
        .I1(ready_for_outstanding_reg),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_read
   (SR,
    ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    push,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.offset_full_n ,
    \data_p1_reg[0] ,
    \state_reg[1] ,
    RREADY_Dummy,
    m_axi_gmem_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    \data_p2_reg[31] ,
    \data_p2_reg[63] ,
    D,
    push_0);
  output [0:0]SR;
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [32:0]Q;
  output push;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.offset_full_n ;
  input \data_p1_reg[0] ;
  input \state_reg[1] ;
  input RREADY_Dummy;
  input m_axi_gmem_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [31:0]\data_p2_reg[31] ;
  input [2:0]\data_p2_reg[63] ;
  input [32:0]D;
  input push_0;

  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire burst_valid;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire \data_p1_reg[0] ;
  wire [31:0]\data_p2_reg[31] ;
  wire [2:0]\data_p2_reg[63] ;
  wire [0:0]din;
  wire end_addr0_carry__0_n_0;
  wire end_addr0_carry__0_n_1;
  wire end_addr0_carry__0_n_2;
  wire end_addr0_carry__0_n_3;
  wire end_addr0_carry__0_n_4;
  wire end_addr0_carry__0_n_5;
  wire end_addr0_carry__0_n_6;
  wire end_addr0_carry__0_n_7;
  wire end_addr0_carry__1_n_0;
  wire end_addr0_carry__1_n_1;
  wire end_addr0_carry__1_n_2;
  wire end_addr0_carry__1_n_3;
  wire end_addr0_carry__1_n_4;
  wire end_addr0_carry__1_n_5;
  wire end_addr0_carry__1_n_6;
  wire end_addr0_carry__1_n_7;
  wire end_addr0_carry__2_n_0;
  wire end_addr0_carry__2_n_1;
  wire end_addr0_carry__2_n_2;
  wire end_addr0_carry__2_n_3;
  wire end_addr0_carry__2_n_4;
  wire end_addr0_carry__2_n_5;
  wire end_addr0_carry__2_n_6;
  wire end_addr0_carry__2_n_7;
  wire end_addr0_carry__3_n_0;
  wire end_addr0_carry__3_n_1;
  wire end_addr0_carry__3_n_2;
  wire end_addr0_carry__3_n_3;
  wire end_addr0_carry__3_n_4;
  wire end_addr0_carry__3_n_5;
  wire end_addr0_carry__3_n_6;
  wire end_addr0_carry__3_n_7;
  wire end_addr0_carry__4_n_0;
  wire end_addr0_carry__4_n_1;
  wire end_addr0_carry__4_n_2;
  wire end_addr0_carry__4_n_3;
  wire end_addr0_carry__4_n_4;
  wire end_addr0_carry__4_n_5;
  wire end_addr0_carry__4_n_6;
  wire end_addr0_carry__4_n_7;
  wire end_addr0_carry__5_n_0;
  wire end_addr0_carry__5_n_1;
  wire end_addr0_carry__5_n_2;
  wire end_addr0_carry__5_n_3;
  wire end_addr0_carry__5_n_4;
  wire end_addr0_carry__5_n_5;
  wire end_addr0_carry__5_n_6;
  wire end_addr0_carry__5_n_7;
  wire end_addr0_carry__6_n_1;
  wire end_addr0_carry__6_n_2;
  wire end_addr0_carry__6_n_3;
  wire end_addr0_carry__6_n_4;
  wire end_addr0_carry__6_n_5;
  wire end_addr0_carry__6_n_6;
  wire end_addr0_carry__6_n_7;
  wire end_addr0_carry_n_0;
  wire end_addr0_carry_n_1;
  wire end_addr0_carry_n_2;
  wire end_addr0_carry_n_3;
  wire end_addr0_carry_n_4;
  wire end_addr0_carry_n_5;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_2;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire p_13_in;
  wire p_14_in;
  wire [9:9]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire rreq_handling_reg_n_0;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_11;
  wire rs_rreq_n_12;
  wire rs_rreq_n_13;
  wire rs_rreq_n_14;
  wire rs_rreq_n_15;
  wire rs_rreq_n_16;
  wire rs_rreq_n_17;
  wire rs_rreq_n_18;
  wire rs_rreq_n_19;
  wire rs_rreq_n_2;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_7;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_end_addr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_addr0_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(p_1_in),
        .I1(rs_rreq_n_54),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(p_1_in),
        .I1(rs_rreq_n_55),
        .O(\beat_len[1]_i_3_n_0 ));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry
       (.CI(1'b0),
        .CO({end_addr0_carry_n_0,end_addr0_carry_n_1,end_addr0_carry_n_2,end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55}),
        .O({end_addr0_carry_n_4,end_addr0_carry_n_5,NLW_end_addr0_carry_O_UNCONNECTED[1:0]}),
        .S({rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__0
       (.CI(end_addr0_carry_n_0),
        .CO({end_addr0_carry__0_n_0,end_addr0_carry__0_n_1,end_addr0_carry__0_n_2,end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51}),
        .O({end_addr0_carry__0_n_4,end_addr0_carry__0_n_5,end_addr0_carry__0_n_6,end_addr0_carry__0_n_7}),
        .S({rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__1
       (.CI(end_addr0_carry__0_n_0),
        .CO({end_addr0_carry__1_n_0,end_addr0_carry__1_n_1,end_addr0_carry__1_n_2,end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47}),
        .O({end_addr0_carry__1_n_4,end_addr0_carry__1_n_5,end_addr0_carry__1_n_6,end_addr0_carry__1_n_7}),
        .S({rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__2
       (.CI(end_addr0_carry__1_n_0),
        .CO({end_addr0_carry__2_n_0,end_addr0_carry__2_n_1,end_addr0_carry__2_n_2,end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43}),
        .O({end_addr0_carry__2_n_4,end_addr0_carry__2_n_5,end_addr0_carry__2_n_6,end_addr0_carry__2_n_7}),
        .S({rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__3
       (.CI(end_addr0_carry__2_n_0),
        .CO({end_addr0_carry__3_n_0,end_addr0_carry__3_n_1,end_addr0_carry__3_n_2,end_addr0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39}),
        .O({end_addr0_carry__3_n_4,end_addr0_carry__3_n_5,end_addr0_carry__3_n_6,end_addr0_carry__3_n_7}),
        .S({rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__4
       (.CI(end_addr0_carry__3_n_0),
        .CO({end_addr0_carry__4_n_0,end_addr0_carry__4_n_1,end_addr0_carry__4_n_2,end_addr0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35}),
        .O({end_addr0_carry__4_n_4,end_addr0_carry__4_n_5,end_addr0_carry__4_n_6,end_addr0_carry__4_n_7}),
        .S({rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__5
       (.CI(end_addr0_carry__4_n_0),
        .CO({end_addr0_carry__5_n_0,end_addr0_carry__5_n_1,end_addr0_carry__5_n_2,end_addr0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31}),
        .O({end_addr0_carry__5_n_4,end_addr0_carry__5_n_5,end_addr0_carry__5_n_6,end_addr0_carry__5_n_7}),
        .S({rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_addr0_carry__6
       (.CI(end_addr0_carry__5_n_0),
        .CO({NLW_end_addr0_carry__6_CO_UNCONNECTED[3],end_addr0_carry__6_n_1,end_addr0_carry__6_n_2,end_addr0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27}),
        .O({end_addr0_carry__6_n_4,end_addr0_carry__6_n_5,end_addr0_carry__6_n_6,end_addr0_carry__6_n_7}),
        .S({rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63}));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__1_n_5),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__1_n_4),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__2_n_7),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__2_n_6),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__2_n_5),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__2_n_4),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__3_n_7),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__3_n_6),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__3_n_5),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__3_n_4),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__4_n_7),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__4_n_6),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__4_n_5),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__4_n_4),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__5_n_7),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__5_n_6),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__5_n_5),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__5_n_4),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__6_n_7),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__6_n_6),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry_n_5),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__6_n_5),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__6_n_4),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry_n_4),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__0_n_7),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__0_n_6),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__0_n_5),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__0_n_4),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__1_n_7),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr0_carry__1_n_6),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .\dout_reg[0]_0 (rs_rreq_n_56),
        .\dout_reg[0]_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_2 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .fifo_rctl_ready(fifo_rctl_ready),
        .\mOutPtr_reg[0]_0 (push),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2_0 fifo_rctl
       (.CO(first_sect),
        .E(p_14_in),
        .Q({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_2),
        .ap_rst_n_1(fifo_rctl_n_4),
        .\beat_len_reg[5] (fifo_rctl_n_19),
        .\beat_len_reg[6] (fifo_rctl_n_20),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg (rs_rreq_n_56),
        .\could_multi_bursts.sect_handling_reg_0 (rreq_handling_reg_n_0),
        .\end_addr_reg[10] (fifo_rctl_n_22),
        .\end_addr_reg[11] (fifo_rctl_n_23),
        .\end_addr_reg[2] (fifo_rctl_n_14),
        .\end_addr_reg[3] (fifo_rctl_n_15),
        .\end_addr_reg[4] (fifo_rctl_n_16),
        .\end_addr_reg[5] (fifo_rctl_n_17),
        .\end_addr_reg[6] (fifo_rctl_n_18),
        .\end_addr_reg[9] (fifo_rctl_n_21),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_3),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_6),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_8),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_9),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_10),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_6(fifo_rctl_n_12),
        .m_axi_gmem_ARREADY_7(fifo_rctl_n_13),
        .p_13_in(p_13_in),
        .rreq_handling_reg(fifo_rctl_n_7),
        .\sect_len_buf_reg[0] (last_sect),
        .\sect_len_buf_reg[9] ({\end_addr_reg_n_0_[11] ,\end_addr_reg_n_0_[10] ,\end_addr_reg_n_0_[9] ,\end_addr_reg_n_0_[8] ,\end_addr_reg_n_0_[7] ,\end_addr_reg_n_0_[6] ,\end_addr_reg_n_0_[5] ,\end_addr_reg_n_0_[4] ,\end_addr_reg_n_0_[3] ,\end_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_1 (beat_len));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(p_0_in_0[15]),
        .I3(\sect_cnt_reg_n_0_[15] ),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_0[13]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(p_0_in_0[9]),
        .I3(\sect_cnt_reg_n_0_[9] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[6]),
        .I1(\sect_cnt_reg_n_0_[6] ),
        .I2(p_0_in_0[7]),
        .I3(\sect_cnt_reg_n_0_[7] ),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(p_0_in_0[3]),
        .I1(\sect_cnt_reg_n_0_[3] ),
        .I2(p_0_in_0[4]),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[0]),
        .I1(\sect_cnt_reg_n_0_[0] ),
        .I2(p_0_in_0[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(p_0_in0_in[9]),
        .I3(\sect_cnt_reg_n_0_[9] ),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(p_0_in0_in[6]),
        .I3(\sect_cnt_reg_n_0_[6] ),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in0_in[3]),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[0]),
        .I1(\sect_cnt_reg_n_0_[0] ),
        .I2(p_0_in0_in[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rreq_n_102),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice rs_rreq
       (.D({rs_rreq_n_3,rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22}),
        .E(rs_rreq_n_2),
        .Q({p_1_in,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55}),
        .S({rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\beat_len_reg[1] ({\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[11]_0 ({rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85}),
        .\data_p1_reg[15]_0 ({rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89}),
        .\data_p1_reg[19]_0 ({rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93}),
        .\data_p1_reg[23]_0 ({rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97}),
        .\data_p1_reg[27]_0 ({rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101}),
        .\data_p1_reg[3]_0 ({rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77}),
        .\data_p1_reg[62]_0 ({rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63}),
        .\data_p1_reg[62]_1 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81}),
        .\data_p2_reg[63]_0 ({\data_p2_reg[63] ,\data_p2_reg[31] }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[19:12]),
        .next_rreq(next_rreq),
        .push_0(push_0),
        .rreq_handling_reg(rs_rreq_n_102),
        .rreq_handling_reg_0(last_sect),
        .rreq_handling_reg_1(fifo_rctl_n_3),
        .rreq_handling_reg_2(rreq_handling_reg_n_0),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[4] (rs_rreq_n_56),
        .\state_reg[1]_0 (\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_2),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_45),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_44),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_43),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_42),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_41),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_40),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_39),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_38),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_37),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_36),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_35),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_34),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_33),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_32),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_31),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_30),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_29),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_28),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_27),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_26),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_53),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_25),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_24),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_52),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_51),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_50),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_49),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_48),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_47),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_46),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    next_rreq,
    E,
    D,
    Q,
    \sect_len_buf_reg[4] ,
    S,
    \data_p1_reg[62]_0 ,
    \data_p1_reg[62]_1 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[19]_0 ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[27]_0 ,
    rreq_handling_reg,
    SR,
    ap_clk,
    \bus_wide_gen.offset_full_n ,
    \data_p1_reg[0]_0 ,
    \state_reg[1]_0 ,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    sect_cnt0,
    last_sect_buf_reg,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_buf_reg_0,
    \data_p2_reg[63]_0 ,
    \beat_len_reg[1] ,
    push_0);
  output s_ready_t_reg_0;
  output next_rreq;
  output [0:0]E;
  output [19:0]D;
  output [32:0]Q;
  output \sect_len_buf_reg[4] ;
  output [2:0]S;
  output [3:0]\data_p1_reg[62]_0 ;
  output [9:0]\data_p1_reg[62]_1 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  output [3:0]\data_p1_reg[15]_0 ;
  output [3:0]\data_p1_reg[19]_0 ;
  output [3:0]\data_p1_reg[23]_0 ;
  output [3:0]\data_p1_reg[27]_0 ;
  output rreq_handling_reg;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.offset_full_n ;
  input \data_p1_reg[0]_0 ;
  input \state_reg[1]_0 ;
  input [0:0]rreq_handling_reg_0;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_buf_reg;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [7:0]last_sect_buf_reg_0;
  input [34:0]\data_p2_reg[63]_0 ;
  input [1:0]\beat_len_reg[1] ;
  input push_0;

  wire [19:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\beat_len_reg[1] ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[62]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[15]_0 ;
  wire [3:0]\data_p1_reg[19]_0 ;
  wire [3:0]\data_p1_reg[23]_0 ;
  wire [3:0]\data_p1_reg[27]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p1_reg[62]_0 ;
  wire [9:0]\data_p1_reg[62]_1 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire \data_p1_reg_n_0_[62] ;
  wire [63:0]data_p2;
  wire [34:0]\data_p2_reg[63]_0 ;
  wire [8:0]last_sect_buf_reg;
  wire [7:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire [10:10]p_1_in;
  wire push_0;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire rreq_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire \sect_len_buf_reg[4] ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[1]_0 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000FF0000B000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(\data_p1_reg[0]_0 ),
        .I3(state__0[1]),
        .I4(next_rreq),
        .I5(state__0[0]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00FF0000B0804F80)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(\data_p1_reg[0]_0 ),
        .I3(state__0[1]),
        .I4(next_rreq),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[32],Q[32]}),
        .O({\data_p1_reg[62]_1 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[32],Q[32],\beat_len_reg[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[62]_1 [5:2]),
        .S({Q[32],Q[32],Q[32],Q[32]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[62]_1 [9:6]),
        .S({\data_p1_reg_n_0_[62] ,p_1_in,Q[32],Q[32]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[4] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[62]_i_1 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_rreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[62]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_2_n_0 ),
        .Q(\data_p1_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[32]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_1
       (.I0(Q[11]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_2
       (.I0(Q[10]),
        .I1(p_1_in),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[32]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_1
       (.I0(Q[15]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_2
       (.I0(Q[14]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_3
       (.I0(Q[13]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_4
       (.I0(Q[12]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__3_i_1
       (.I0(Q[19]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__3_i_2
       (.I0(Q[18]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__3_i_3
       (.I0(Q[17]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__3_i_4
       (.I0(Q[16]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__4_i_1
       (.I0(Q[23]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__4_i_2
       (.I0(Q[22]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__4_i_3
       (.I0(Q[21]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__4_i_4
       (.I0(Q[20]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__5_i_1
       (.I0(Q[27]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__5_i_2
       (.I0(Q[26]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__5_i_3
       (.I0(Q[25]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__5_i_4
       (.I0(Q[24]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__6_i_1
       (.I0(\data_p1_reg_n_0_[62] ),
        .I1(Q[31]),
        .O(\data_p1_reg[62]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__6_i_2
       (.I0(Q[30]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[62]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__6_i_3
       (.I0(Q[29]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[62]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__6_i_4
       (.I0(Q[28]),
        .I1(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[62]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_1
       (.I0(Q[3]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_2
       (.I0(Q[2]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_3
       (.I0(Q[1]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_4
       (.I0(Q[0]),
        .I1(Q[32]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_buf_reg[8]),
        .I1(last_sect_buf_reg_0[7]),
        .I2(last_sect_buf_reg_0[6]),
        .I3(last_sect_buf_reg[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_buf_reg_0[5]),
        .I1(last_sect_buf_reg[6]),
        .I2(last_sect_buf_reg_0[3]),
        .I3(last_sect_buf_reg[4]),
        .I4(last_sect_buf_reg_0[4]),
        .I5(last_sect_buf_reg[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_buf_reg[1]),
        .I1(last_sect_buf_reg_0[0]),
        .I2(last_sect_buf_reg_0[2]),
        .I3(last_sect_buf_reg[3]),
        .I4(last_sect_buf_reg_0[1]),
        .I5(last_sect_buf_reg[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_2),
        .I1(rreq_valid),
        .I2(rreq_handling_reg_0),
        .I3(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hCCCCFFFFCC4CCCFF)) 
    s_ready_t_i_1__0
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_rreq),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[19]_i_1 
       (.I0(rreq_handling_reg_2),
        .I1(rreq_valid),
        .I2(rreq_handling_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \start_addr[31]_i_1 
       (.I0(rreq_valid),
        .I1(rreq_handling_reg_0),
        .I2(rreq_handling_reg_1),
        .I3(rreq_handling_reg_2),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hE2AA2222EAAAAAAA)) 
    \state[0]_i_1 
       (.I0(rreq_valid),
        .I1(state),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(next_rreq),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7575FF75FFFFFFFF)) 
    \state[1]_i_1 
       (.I0(rreq_valid),
        .I1(\state_reg[1]_0 ),
        .I2(state),
        .I3(rreq_handling_reg_0),
        .I4(rreq_handling_reg_1),
        .I5(rreq_handling_reg_2),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(rreq_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized1
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(m_axi_gmem_BREADY),
        .I1(m_axi_gmem_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_gmem_BVALID),
        .I1(m_axi_gmem_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_gmem_BREADY),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    push,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    D);
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  output push;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire push;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h0C0C9A90)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[32]_i_1 
       (.I0(RREADY_Dummy),
        .I1(state__0[1]),
        .I2(m_axi_gmem_RVALID),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(Q),
        .I1(RREADY_Dummy),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hFFF73303)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFC000)) 
    \state[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(s_ready_t_reg_0),
        .I2(m_axi_gmem_RVALID),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem_RVALID),
        .I3(state),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized0
   (pop,
    S,
    Q,
    D,
    tmp_valid_reg,
    rreq_valid,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    tmp_valid_reg_1,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[42]_0 ,
    \dout_reg[42]_1 ,
    ap_clk,
    SR);
  output pop;
  output [0:0]S;
  output [33:0]Q;
  output [0:0]D;
  output tmp_valid_reg;
  input rreq_valid;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input tmp_valid_reg_1;
  input \dout_reg[0]_0 ;
  input push;
  input [33:0]in;
  input \dout_reg[42]_0 ;
  input \dout_reg[42]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [33:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[42]_0 ;
  wire \dout_reg[42]_1 ;
  wire [33:0]in;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][30]_srl4_n_0 ;
  wire \mem_reg[3][31]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][42]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire tmp_valid_reg_1;

  LUT5 #(
    .INIT(32'hF7770000)) 
    \dout[42]_i_1 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg_0),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_1),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[42]_0 ),
        .A1(\dout_reg[42]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[33]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[9]_i_1 
       (.I0(Q[32]),
        .O(D));
  LUT6 #(
    .INIT(64'hFF2AFF2AFF2A2A2A)) 
    tmp_valid_i_1
       (.I0(tmp_valid_reg_0),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg_1),
        .I3(rreq_valid),
        .I4(Q[32]),
        .I5(Q[33]),
        .O(tmp_valid_reg));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized1
   (SR,
    din,
    Q,
    ap_clk,
    pop,
    ap_rst_n,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    \dout_reg[0]_4 ,
    mem_reg,
    mem_reg_0);
  output [0:0]SR;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input pop;
  input ap_rst_n;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_4 ;
  input [0:0]mem_reg;
  input mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ar2r_info;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire [0:0]mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire mem_reg_0;
  wire pop;
  wire push;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0]_2 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_3 ),
        .I3(fifo_rctl_ready),
        .I4(\dout_reg[0]_4 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(mem_reg_0),
        .I2(last_burst),
        .O(din));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    D,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    Q,
    \bus_wide_gen.data_valid ,
    ap_rst_n_1,
    \dout_reg[1]_0 ,
    E,
    full_n_reg,
    \mOutPtr_reg[4] ,
    \raddr_reg[3] ,
    dout_vld_reg,
    empty_n_reg,
    dout_vld_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n,
    p_1_in,
    full_n_reg_0,
    ARREADY_Dummy,
    full_n_reg_1,
    \bus_wide_gen.data_buf_reg[16] ,
    dout,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.first_split ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_buf_reg[24] ,
    \bus_wide_gen.first_beat_reg ,
    \dout_reg[3]_0 ,
    \mOutPtr_reg[4]_0 ,
    dout_vld_reg_1,
    \dout_reg[0]_0 ,
    beat_valid,
    \dout_reg[0]_1 ,
    \dout_reg[3]_1 ,
    \dout_reg[1]_1 ,
    \dout_reg[3]_2 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [7:0]D;
  output \dout_reg[2]_0 ;
  output \dout_reg[2]_1 ;
  output [1:0]Q;
  output \bus_wide_gen.data_valid ;
  output ap_rst_n_1;
  output \dout_reg[1]_0 ;
  output [0:0]E;
  output [0:0]full_n_reg;
  output [3:0]\mOutPtr_reg[4] ;
  output [2:0]\raddr_reg[3] ;
  output dout_vld_reg;
  output empty_n_reg;
  output dout_vld_reg_0;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n;
  input p_1_in;
  input full_n_reg_0;
  input ARREADY_Dummy;
  input full_n_reg_1;
  input \bus_wide_gen.data_buf_reg[16] ;
  input [16:0]dout;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.first_split ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_buf_reg[24] ;
  input \bus_wide_gen.first_beat_reg ;
  input [3:0]\dout_reg[3]_0 ;
  input [4:0]\mOutPtr_reg[4]_0 ;
  input dout_vld_reg_1;
  input \dout_reg[0]_0 ;
  input beat_valid;
  input \dout_reg[0]_1 ;
  input [1:0]\dout_reg[3]_1 ;
  input [0:0]\dout_reg[1]_1 ;
  input \dout_reg[3]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[23]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_valid ;
  wire \bus_wide_gen.data_valid_reg ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [16:0]dout;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[1]_0 ;
  wire [0:0]\dout_reg[1]_1 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [3:0]\dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire [3:0]\mOutPtr_reg[4] ;
  wire [4:0]\mOutPtr_reg[4]_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_1_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_4_n_0 ;
  wire [2:0]\raddr_reg[3] ;

  LUT6 #(
    .INIT(64'h2002103300000000)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(Q[0]),
        .I1(\bus_wide_gen.data_buf_reg[24] ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.data_valid_reg ),
        .O(\dout_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[8]),
        .I4(dout[0]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[17] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[9]),
        .I4(dout[1]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[18] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[10]),
        .I4(dout[2]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[19] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[11]),
        .I4(dout[3]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[20] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[12]),
        .I4(dout[4]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[21] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[13]),
        .I4(dout[5]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[22] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[14]),
        .I4(dout[6]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h5551)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[24] ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I3(beat_valid),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\dout_reg[2]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(dout[15]),
        .I4(dout[7]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\dout_reg[2]_1 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\dout_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(Q[0]),
        .I1(\dout_reg[2]_1 ),
        .I2(Q[1]),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h222E)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\dout_reg[2]_1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(dout_vld_reg),
        .I1(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h00000000930B0303)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\bus_wide_gen.data_valid_reg ),
        .I5(\bus_wide_gen.data_buf_reg[24] ),
        .O(\bus_wide_gen.data_valid ));
  LUT4 #(
    .INIT(16'hDFD5)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\dout_reg[1]_0 ),
        .I3(dout[16]),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h2E000000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I3(\dout_reg[1]_0 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hE22E000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(dout_vld_reg),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\dout_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h3133333333333333)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.first_beat_reg ),
        .I4(beat_valid),
        .I5(\dout_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDCCCCCCCCCCCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg ),
        .I3(beat_valid),
        .I4(\dout_reg[0]_0 ),
        .I5(Q[0]),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55D50000)) 
    \dout[3]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(beat_valid),
        .I2(dout[16]),
        .I3(\dout_reg[1]_0 ),
        .I4(dout_vld_reg_1),
        .O(pop));
  LUT6 #(
    .INIT(64'hFAFFFAFFEBFFFFEB)) 
    \dout[3]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[24] ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\dout_reg_n_0_[0] ),
        .I5(\dout_reg[0]_1 ),
        .O(\dout_reg[1]_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    dout_vld_i_1
       (.I0(dout_vld_reg_1),
        .I1(\dout_reg[1]_0 ),
        .I2(dout[16]),
        .I3(beat_valid),
        .I4(\dout_reg[0]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(ARREADY_Dummy),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr[4]_i_3_n_0 ),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4]_0 [0]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .I2(\mOutPtr[4]_i_3_n_0 ),
        .I3(\mOutPtr_reg[4]_0 [2]),
        .O(\mOutPtr_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4]_0 [3]),
        .I1(\mOutPtr_reg[4]_0 [2]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .I3(\mOutPtr_reg[4]_0 [0]),
        .I4(\mOutPtr[4]_i_3_n_0 ),
        .O(\mOutPtr_reg[4] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4]_0 [4]),
        .I1(\mOutPtr_reg[4]_0 [3]),
        .I2(\mOutPtr_reg[4]_0 [2]),
        .I3(\mOutPtr_reg[4]_0 [1]),
        .I4(\mOutPtr_reg[4]_0 [0]),
        .I5(\mOutPtr[4]_i_3_n_0 ),
        .O(\mOutPtr_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[4]_i_3 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(\mOutPtr[4]_i_3_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_0 [0]),
        .A1(\dout_reg[3]_0 [1]),
        .A2(\dout_reg[3]_0 [2]),
        .A3(\dout_reg[3]_0 [3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\dout_reg[1]_1 ),
        .I1(\dout_reg[3]_1 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_0 [0]),
        .A1(\dout_reg[3]_0 [1]),
        .A2(\dout_reg[3]_0 [2]),
        .A3(\dout_reg[3]_0 [3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\dout_reg[3]_1 [1]),
        .I1(\dout_reg[3]_1 [0]),
        .I2(\dout_reg[1]_1 ),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_0 [0]),
        .A1(\dout_reg[3]_0 [1]),
        .A2(\dout_reg[3]_0 [2]),
        .A3(\dout_reg[3]_0 [3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_0 [0]),
        .A1(\dout_reg[3]_0 [1]),
        .A2(\dout_reg[3]_0 [2]),
        .A3(\dout_reg[3]_0 [3]),
        .CE(\dout_reg[3]_2 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_1 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h9699)) 
    \raddr[1]_i_1 
       (.I0(\dout_reg[3]_0 [0]),
        .I1(\dout_reg[3]_0 [1]),
        .I2(\mOutPtr[4]_i_3_n_0 ),
        .I3(dout_vld_reg_1),
        .O(\raddr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \raddr[2]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(\mOutPtr[4]_i_3_n_0 ),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\dout_reg[3]_0 [2]),
        .I4(\dout_reg[3]_0 [1]),
        .O(\raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\dout_reg[3]_0 [1]),
        .I1(\dout_reg[3]_0 [0]),
        .I2(\dout_reg[3]_0 [3]),
        .I3(\dout_reg[3]_0 [2]),
        .I4(p_8_in),
        .I5(\raddr[3]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAA99A9)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[3]_0 [3]),
        .I1(\dout_reg[3]_0 [2]),
        .I2(dout_vld_reg_1),
        .I3(\mOutPtr[4]_i_3_n_0 ),
        .I4(\dout_reg[3]_0 [0]),
        .I5(\dout_reg[3]_0 [1]),
        .O(\raddr_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[3]_i_4 
       (.I0(dout_vld_reg_1),
        .I1(\mOutPtr[4]_i_3_n_0 ),
        .O(\raddr[3]_i_4_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_write
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_byte_count_0_0,byte_count,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "byte_count,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[31:0]),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(1'b0),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(NLW_inst_m_axi_gmem_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(NLW_inst_m_axi_gmem_WLAST_UNCONNECTED),
        .m_axi_gmem_WREADY(1'b0),
        .m_axi_gmem_WSTRB(NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(NLW_inst_m_axi_gmem_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
