<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › microblaze › kernel › cpu › cache.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cache.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Cache control for MicroBlaze cache memories</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2009 Michal Simek &lt;monstr@monstr.eu&gt;</span>
<span class="cm"> * Copyright (C) 2007-2009 PetaLogix</span>
<span class="cm"> * Copyright (C) 2007-2009 John Williams &lt;john.williams@petalogix.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General</span>
<span class="cm"> * Public License. See the file COPYING in the main directory of this</span>
<span class="cm"> * archive for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;linux/cache.h&gt;</span>
<span class="cp">#include &lt;asm/cpuinfo.h&gt;</span>
<span class="cp">#include &lt;asm/pvr.h&gt;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__enable_icache_msr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	msrset	r0, %0;		\</span>
<span class="s">				nop; &quot;</span>			\
			<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_ICE</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__disable_icache_msr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	msrclr	r0, %0;		\</span>
<span class="s">				nop; &quot;</span>			\
			<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_ICE</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__enable_dcache_msr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	msrset	r0, %0;		\</span>
<span class="s">				nop; &quot;</span>			\
				<span class="o">:</span>			\
				<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_DCE</span><span class="p">)</span>		\
				<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__disable_dcache_msr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	msrclr	r0, %0;		\</span>
<span class="s">				nop; &quot;</span>			\
				<span class="o">:</span>			\
				<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_DCE</span><span class="p">)</span>		\
				<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__enable_icache_nomsr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	mfs	r12, rmsr;	\</span>
<span class="s">				nop;			\</span>
<span class="s">				ori	r12, r12, %0;	\</span>
<span class="s">				mts	rmsr, r12;	\</span>
<span class="s">				nop; &quot;</span>			\
				<span class="o">:</span>			\
				<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_ICE</span><span class="p">)</span>		\
				<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;r12&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__disable_icache_nomsr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	mfs	r12, rmsr;	\</span>
<span class="s">				nop;			\</span>
<span class="s">				andi	r12, r12, ~%0;	\</span>
<span class="s">				mts	rmsr, r12;	\</span>
<span class="s">				nop; &quot;</span>			\
				<span class="o">:</span>			\
				<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_ICE</span><span class="p">)</span>		\
				<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;r12&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__enable_dcache_nomsr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	mfs	r12, rmsr;	\</span>
<span class="s">				nop;			\</span>
<span class="s">				ori	r12, r12, %0;	\</span>
<span class="s">				mts	rmsr, r12;	\</span>
<span class="s">				nop; &quot;</span>			\
				<span class="o">:</span>			\
				<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_DCE</span><span class="p">)</span>		\
				<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;r12&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__disable_dcache_nomsr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;	mfs	r12, rmsr;	\</span>
<span class="s">				nop;			\</span>
<span class="s">				andi	r12, r12, ~%0;	\</span>
<span class="s">				mts	rmsr, r12;	\</span>
<span class="s">				nop; &quot;</span>			\
				<span class="o">:</span>			\
				<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">MSR_DCE</span><span class="p">)</span>		\
				<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">,</span> <span class="s">&quot;r12&quot;</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* Helper macro for computing the limits of cache range loops</span>
<span class="cm"> *</span>
<span class="cm"> * End address can be unaligned which is OK for C implementation.</span>
<span class="cm"> * ASM implementation align it in ASM macros</span>
<span class="cm"> */</span>
<span class="cp">#define CACHE_LOOP_LIMITS(start, end, cache_line_length, cache_size)	\</span>
<span class="cp">do {									\</span>
<span class="cp">	int align = ~(cache_line_length - 1);				\</span>
<span class="cp">	end = min(start + cache_size, end);				\</span>
<span class="cp">	start &amp;= align;							\</span>
<span class="cp">} while (0);</span>

<span class="cm">/*</span>
<span class="cm"> * Helper macro to loop over the specified cache_size/line_length and</span>
<span class="cm"> * execute &#39;op&#39; on that cacheline</span>
<span class="cm"> */</span>
<span class="cp">#define CACHE_ALL_LOOP(cache_size, line_length, op)			\</span>
<span class="cp">do {									\</span>
<span class="cp">	unsigned int len = cache_size - line_length;			\</span>
<span class="cp">	int step = -line_length;					\</span>
<span class="cp">	WARN_ON(step &gt;= 0);						\</span>
<span class="cp">									\</span>
<span class="cp">	__asm__ __volatile__ (&quot; 1:      &quot; #op &quot; %0, r0;			\</span>
<span class="cp">					bgtid   %0, 1b;			\</span>
<span class="cp">					addk    %0, %0, %1;		\</span>
<span class="cp">					&quot; : : &quot;r&quot; (len), &quot;r&quot; (step)	\</span>
<span class="cp">					: &quot;memory&quot;);			\</span>
<span class="cp">} while (0);</span>

<span class="cm">/* Used for wdc.flush/clear which can use rB for offset which is not possible</span>
<span class="cm"> * to use for simple wdc or wic.</span>
<span class="cm"> *</span>
<span class="cm"> * start address is cache aligned</span>
<span class="cm"> * end address is not aligned, if end is aligned then I have to subtract</span>
<span class="cm"> * cacheline length because I can&#39;t flush/invalidate the next cacheline.</span>
<span class="cm"> * If is not, I align it because I will flush/invalidate whole line.</span>
<span class="cm"> */</span>
<span class="cp">#define CACHE_RANGE_LOOP_2(start, end, line_length, op)			\</span>
<span class="cp">do {									\</span>
<span class="cp">	int step = -line_length;					\</span>
<span class="cp">	int align = ~(line_length - 1);					\</span>
<span class="cp">	int count;							\</span>
<span class="cp">	end = ((end &amp; align) == end) ? end - line_length : end &amp; align;	\</span>
<span class="cp">	count = end - start;						\</span>
<span class="cp">	WARN_ON(count &lt; 0);						\</span>
<span class="cp">									\</span>
<span class="cp">	__asm__ __volatile__ (&quot; 1:	&quot; #op &quot;	%0, %1;			\</span>
<span class="cp">					bgtid	%1, 1b;			\</span>
<span class="cp">					addk	%1, %1, %2;		\</span>
<span class="cp">					&quot; : : &quot;r&quot; (start), &quot;r&quot; (count),	\</span>
<span class="cp">					&quot;r&quot; (step) : &quot;memory&quot;);		\</span>
<span class="cp">} while (0);</span>

<span class="cm">/* It is used only first parameter for OP - for wic, wdc */</span>
<span class="cp">#define CACHE_RANGE_LOOP_1(start, end, line_length, op)			\</span>
<span class="cp">do {									\</span>
<span class="cp">	int volatile temp;						\</span>
<span class="cp">	int align = ~(line_length - 1);					\</span>
<span class="cp">	end = ((end &amp; align) == end) ? end - line_length : end &amp; align;	\</span>
<span class="cp">	WARN_ON(end - start &lt; 0);					\</span>
<span class="cp">									\</span>
<span class="cp">	__asm__ __volatile__ (&quot; 1:	&quot; #op &quot;	%1, r0;			\</span>
<span class="cp">					cmpu	%0, %1, %2;		\</span>
<span class="cp">					bgtid	%0, 1b;			\</span>
<span class="cp">					addk	%1, %1, %3;		\</span>
<span class="cp">				&quot; : : &quot;r&quot; (temp), &quot;r&quot; (start), &quot;r&quot; (end),\</span>
<span class="cp">					&quot;r&quot; (line_length) : &quot;memory&quot;);	\</span>
<span class="cp">} while (0);</span>

<span class="cp">#define ASM_LOOP</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_icache_range_msr_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>

	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_icache_msr</span><span class="p">();</span>

<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_1</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">wic</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wic	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="n">__enable_icache_msr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_icache_range_nomsr_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>

	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_icache_nomsr</span><span class="p">();</span>

<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_1</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">wic</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wic	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="n">__enable_icache_nomsr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_icache_range_noirq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>

	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_1</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">wic</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wic	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_icache_all_msr_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_icache_msr</span><span class="p">();</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">wic</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wic	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="n">__enable_icache_msr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_icache_all_nomsr_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_icache_nomsr</span><span class="p">();</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">wic</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wic	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="n">__enable_icache_nomsr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_icache_all_noirq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">,</span> <span class="n">wic</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">icache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wic	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_all_msr_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_dcache_msr</span><span class="p">();</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="n">__enable_dcache_msr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_all_nomsr_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_dcache_nomsr</span><span class="p">();</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="n">__enable_dcache_nomsr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_all_noirq_wt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">)</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* FIXME It is blindly invalidation as is expected</span>
<span class="cm"> * but can&#39;t be called on noMMU in microblaze_cache_init below</span>
<span class="cm"> *</span>
<span class="cm"> * MS: noMMU kernel won&#39;t boot if simple wdc is used</span>
<span class="cm"> * The reason should be that there are discared data which kernel needs</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_all_wb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span>
					<span class="n">wdc</span><span class="p">)</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_range_wb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>

	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_2</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">.</span><span class="n">clear</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc.clear	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_range_nomsr_wt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
							<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>
	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">);</span>

<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_1</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_range_msr_irq_wt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
							<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>
	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_dcache_msr</span><span class="p">();</span>

<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_1</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="n">__enable_dcache_msr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__invalidate_dcache_range_nomsr_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
							<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>

	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__disable_dcache_nomsr</span><span class="p">();</span>

<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_1</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="n">__enable_dcache_nomsr</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_dcache_all_wb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_ALL_LOOP</span><span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span>
				<span class="n">wdc</span><span class="p">.</span><span class="n">flush</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">;</span>
		 <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc.flush	%0, r0;&quot;</span> \
					<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_dcache_range_wb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef ASM_LOOP</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: start 0x%x, end 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">);</span>

	<span class="n">CACHE_LOOP_LIMITS</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span>
			<span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_size</span><span class="p">);</span>
<span class="cp">#ifdef ASM_LOOP</span>
	<span class="n">CACHE_RANGE_LOOP_2</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">,</span> <span class="n">wdc</span><span class="p">.</span><span class="n">flush</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_line_length</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;wdc.flush	%0, r0;&quot;</span>	\
				<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* struct for wb caches and for wt caches */</span>
<span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="n">mbc</span><span class="p">;</span>

<span class="cm">/* new wb cache model */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">scache</span> <span class="n">wb_msr</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ie</span> <span class="o">=</span> <span class="n">__enable_icache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">__disable_icache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ifl</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iflr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iin</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iinr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">__enable_dcache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dd</span> <span class="o">=</span> <span class="n">__disable_dcache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dfl</span> <span class="o">=</span> <span class="n">__flush_dcache_all_wb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dflr</span> <span class="o">=</span> <span class="n">__flush_dcache_range_wb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">din</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_wb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dinr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_wb</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* There is only difference in ie, id, de, dd functions */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">scache</span> <span class="n">wb_nomsr</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ie</span> <span class="o">=</span> <span class="n">__enable_icache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">__disable_icache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ifl</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iflr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iin</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iinr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">__enable_dcache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dd</span> <span class="o">=</span> <span class="n">__disable_dcache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dfl</span> <span class="o">=</span> <span class="n">__flush_dcache_all_wb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dflr</span> <span class="o">=</span> <span class="n">__flush_dcache_range_wb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">din</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_wb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dinr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_wb</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Old wt cache model with disabling irq and turn off cache */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">scache</span> <span class="n">wt_msr</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ie</span> <span class="o">=</span> <span class="n">__enable_icache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">__disable_icache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ifl</span> <span class="o">=</span> <span class="n">__flush_icache_all_msr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iflr</span> <span class="o">=</span> <span class="n">__flush_icache_range_msr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iin</span> <span class="o">=</span> <span class="n">__flush_icache_all_msr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iinr</span> <span class="o">=</span> <span class="n">__flush_icache_range_msr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">__enable_dcache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dd</span> <span class="o">=</span> <span class="n">__disable_dcache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dfl</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_msr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dflr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_msr_irq_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">din</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_msr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dinr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_msr_irq_wt</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">scache</span> <span class="n">wt_nomsr</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ie</span> <span class="o">=</span> <span class="n">__enable_icache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">__disable_icache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ifl</span> <span class="o">=</span> <span class="n">__flush_icache_all_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iflr</span> <span class="o">=</span> <span class="n">__flush_icache_range_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iin</span> <span class="o">=</span> <span class="n">__flush_icache_all_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iinr</span> <span class="o">=</span> <span class="n">__flush_icache_range_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">__enable_dcache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dd</span> <span class="o">=</span> <span class="n">__disable_dcache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dfl</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dflr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">din</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_nomsr_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dinr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_nomsr_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* New wt cache model for newer Microblaze versions */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">scache</span> <span class="n">wt_msr_noirq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ie</span> <span class="o">=</span> <span class="n">__enable_icache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">__disable_icache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ifl</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iflr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iin</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iinr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">__enable_dcache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dd</span> <span class="o">=</span> <span class="n">__disable_dcache_msr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dfl</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_noirq_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dflr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_nomsr_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">din</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_noirq_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dinr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_nomsr_wt</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">scache</span> <span class="n">wt_nomsr_noirq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ie</span> <span class="o">=</span> <span class="n">__enable_icache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">__disable_icache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ifl</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iflr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iin</span> <span class="o">=</span> <span class="n">__flush_icache_all_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iinr</span> <span class="o">=</span> <span class="n">__flush_icache_range_noirq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">de</span> <span class="o">=</span> <span class="n">__enable_dcache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dd</span> <span class="o">=</span> <span class="n">__disable_dcache_nomsr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dfl</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_noirq_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dflr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_nomsr_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">din</span> <span class="o">=</span> <span class="n">__invalidate_dcache_all_noirq_wt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dinr</span> <span class="o">=</span> <span class="n">__invalidate_dcache_range_nomsr_wt</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CPU version code for 7.20.c - see arch/microblaze/kernel/cpu/cpuinfo.c */</span>
<span class="cp">#define CPUVER_7_20_A	0x0c</span>
<span class="cp">#define CPUVER_7_20_D	0x0f</span>

<span class="cp">#define INFO(s)	printk(KERN_INFO &quot;cache: &quot; s &quot;\n&quot;);</span>

<span class="kt">void</span> <span class="nf">microblaze_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">use_instr</span> <span class="o">&amp;</span> <span class="n">PVR2_USE_MSR_INSTR</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_wb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;wb_msr&quot;</span><span class="p">);</span>
			<span class="n">mbc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">wb_msr</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">ver_code</span> <span class="o">&lt;=</span> <span class="n">CPUVER_7_20_D</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* MS: problem with signal handling - hw bug */</span>
				<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;WB won&#39;t work properly&quot;</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">ver_code</span> <span class="o">&gt;=</span> <span class="n">CPUVER_7_20_A</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;wt_msr_noirq&quot;</span><span class="p">);</span>
				<span class="n">mbc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">wt_msr_noirq</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;wt_msr&quot;</span><span class="p">);</span>
				<span class="n">mbc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">wt_msr</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">dcache_wb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;wb_nomsr&quot;</span><span class="p">);</span>
			<span class="n">mbc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">wb_nomsr</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">ver_code</span> <span class="o">&lt;=</span> <span class="n">CPUVER_7_20_D</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* MS: problem with signal handling - hw bug */</span>
				<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;WB won&#39;t work properly&quot;</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">ver_code</span> <span class="o">&gt;=</span> <span class="n">CPUVER_7_20_A</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;wt_nomsr_noirq&quot;</span><span class="p">);</span>
				<span class="n">mbc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">wt_nomsr_noirq</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">INFO</span><span class="p">(</span><span class="s">&quot;wt_nomsr&quot;</span><span class="p">);</span>
				<span class="n">mbc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">scache</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">wt_nomsr</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cm">/* FIXME Invalidation is done in U-BOOT</span>
<span class="cm"> * WT cache: Data is already written to main memory</span>
<span class="cm"> * WB cache: Discard data on noMMU which caused that kernel doesn&#39;t boot</span>
<span class="cm"> */</span>
	<span class="cm">/* invalidate_dcache(); */</span>
	<span class="n">enable_dcache</span><span class="p">();</span>

	<span class="n">invalidate_icache</span><span class="p">();</span>
	<span class="n">enable_icache</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
