module wideexpr_00021(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = &((((ctrl[7]?{$signed(3'sb010),4'sb1110,$signed(((s2)<=(s7))!=($unsigned(s7)))}:~|((ctrl[3]?-(((ctrl[1]?s7:3'sb111))|($signed(3'sb010))):s7))))^~({(ctrl[3]?((s7)-($signed(s3)))>>>($unsigned({(2'sb10)>>(1'b1),(s5)!=(3'sb100),{4{2'sb10}}})):+(((ctrl[3]?5'sb11010:(ctrl[7]?4'sb1001:s5)))<<({2{{s6,5'sb00001}}}))),$signed(s3),$signed(5'sb01011),!((^(1'sb1))>>($signed(s7)))}))>(~&((s5)^($signed($unsigned((((ctrl[7]?s0:6'sb100000))>>>((3'sb000)+(6'sb101101)))<<($signed(s3))))))));
  assign y1 = (~^(~&((((ctrl[6]?((ctrl[5]?s7:+(s3)))^(-(~(3'sb100))):(-({4'sb1010,2'sb00,u2,4'sb1011}))>>>((u5)!=({1'sb0,1'b0}))))>>>((ctrl[7]?(s6)|(-(s3)):-((ctrl[4]?(ctrl[1]?u6:3'sb010):(1'sb1)<(1'sb0))))))>>>({2{s2}}))))>=({2'sb10,((ctrl[7]?-(4'sb0101):$signed(1'b1)))>>>(~&((ctrl[0]?4'sb1011:((2'sb10)>>(((s0)-(1'sb1))<<<((ctrl[2]?s1:s7))))<<(5'b10100)))),-(s7)});
  assign y2 = $signed(((ctrl[3]?(s7)>>>(1'sb0):+({1{{$signed((s4)<<((2'sb00)^~(4'b0100))),(4'b0001)^((ctrl[4]?$unsigned(6'sb111111):{s6}))}}})))<=(s3));
  assign y3 = (ctrl[4]?(((ctrl[6]?s3:+(s7)))^(((3'sb000)-(s5))&(+(2'sb10))))+((6'sb101110)^((ctrl[7]?2'sb00:s7))):$signed({4{s3}}));
  assign y4 = $signed(6'b011101);
  assign y5 = +((s7)+(4'sb1111));
  assign y6 = 5'sb11111;
  assign y7 = (u5)<<<(s5);
endmodule
