0.6
2019.2
Nov  6 2019
21:57:16
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/RSICV/RSICV.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ALU.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ALU_control.v,,ALU,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ALU_control.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Add.v,,ALU_control,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Add.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Control.v,,Add,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Control.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/EX.v,,Control,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/EX.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/EX_MEM.V,,EX,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/EX_MEM.V,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Forwarding_unit.v,,EX_MEM,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Forwarding_unit.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Hazard_dete.v,,Forwarding_unit,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Hazard_dete.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ID.v,,Hazard_dete,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ID.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ID_EX.V,,ID,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ID_EX.V,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/IF_ID.v,,ID_EX,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/IF_ID.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ImmGen.v,,IF_ID,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/ImmGen.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/MEM_WB.v,,ImmGen,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/MEM_WB.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/MUX.v,,MEM_WB,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/MUX.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/PC.v,,MUX,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/PC.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/PC_TOP.v,,PC,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/PC_TOP.v,1671005164,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/RISCV_SOC.v,,PC_TOP,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/RISCV_SOC.v,1704277185,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Registers.v,,RISCV_SOC,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/Registers.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/WB.v,,Registers,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/WB.v,1671000168,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/data_mem.v,,WB,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/data_mem.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/inst_mem.v,,data_mem,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/inst_mem.v,1671000166,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/riscv.v,,inst_mem,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/riscv.v,1671005076,verilog,,G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/riscv_soc_tb.v,,riscv,,,,,,,,
G:/OneDrive/Desktop/Design_Verilog/project/2050285吴致远RISCV期末课设/prj/rtl/riscv_soc_tb.v,1671001794,verilog,,,,riscv_soc_tb,,,,,,,,
