<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF110-472-216  </DOCNO><DOCID>10 472 216.andO;</DOCID><JOURNAL>Microprocessors and Microsystems  Dec 1990 v14 n10 p664(12).andM;</JOURNAL><TITLE>Complete high-performance cache system for the 80386. (technical)</TITLE><AUTHOR>Safai, Mammad; Stodieck, Robert.andM;</AUTHOR><TEXT><ABSTRACT>The 80386 is a high-performance third-generation microprocessorthat is now standard in most top-of-the-range PCs.andP;  Like allsimilar processors operating at clock rates above 30 MHz, the80386 must use cache memory if it is to operate efficiently.andO;Without cache memory, the user must either pay a very high pricefor very fast RAM or employ slower memory by introducing waitstates.andP;  This application note describes the 80386 bus interfaceand demonstrates how it can be interfaced to IDT cache tag RAMs tocreate a cache system.andP;  Although the report describes a relativelybasic cache system, it covers all design considerations rangingfrom system timing to the programming of the PALs needed toimplement the interface.andP;  (Reprinted by permission of thepublisher.)andM;</ABSTRACT></TEXT><DESCRIPT>Product:   Intel 80386 (Microprocessor) (Design and construction).andO;Topic:     Cache MemoryProcessor Architecture32-BitMicroprocessorsMemory ManagementInterfaceNew TechniqueRAM.andO;Feature:   illustrationchart.andO;Caption:   80386 microprocessor. (chart)Basic timing waveform for 80386 two-state cycle. (chart)80386 bus cycle with two wait states. (chart)andM;</DESCRIPT></DOC>