$date
   Thu Dec  7 00:32:46 2023
$end

$version
  2023.2
  $dumpfile ("full_adder.vcd") 
$end

$timescale
  1ps
$end

$scope module full_adder_tb $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # Cin $end
$var wire 1 $ S $end
$var wire 1 % Cout $end
$scope module UUT $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Cin $end
$var wire 1 $ S $end
$var wire 1 % Cout $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$scope module haM1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ) S $end
$var wire 1 * C $end
$upscope $end
$scope module haM2 $end
$var wire 1 ) A $end
$var wire 1 ( B $end
$var wire 1 $ S $end
$var wire 1 + C $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
$end

#10000
1#
1$
1(

#20000
1"
0#
1$
1'
0(
1)

#30000
1#
0$
1%
1(
1+

#40000
1!
0"
0#
1$
0%
1&
0'
0(
0+

#50000
1#
0$
1%
1(
1+

#60000
1"
0#
0$
1'
0(
0)
1*
0+

#70000
1#
1$
1(
