
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8dc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000bae8  0800c998  0800c998  0001c998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018480  08018480  00030040  2**0
                  CONTENTS
  4 .ARM          00000000  08018480  08018480  00030040  2**0
                  CONTENTS
  5 .preinit_array 00000000  08018480  08018480  00030040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018480  08018480  00028480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018484  08018484  00028484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08018488  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000027e8  20000040  080184c8  00030040  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002828  080184c8  00032828  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030040  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001921f  00000000  00000000  00030068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035aa  00000000  00000000  00049287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001928  00000000  00000000  0004c838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017b0  00000000  00000000  0004e160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c89a  00000000  00000000  0004f910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c98a  00000000  00000000  0006c1aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afb4e  00000000  00000000  00088b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00138682  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c24  00000000  00000000  001386d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000040 	.word	0x20000040
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800c980 	.word	0x0800c980

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000044 	.word	0x20000044
 8000100:	0800c980 	.word	0x0800c980

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b7f      	cmp	r3, #127	; 0x7f
 800022e:	d809      	bhi.n	8000244 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000230:	1dfb      	adds	r3, r7, #7
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	001a      	movs	r2, r3
 8000236:	231f      	movs	r3, #31
 8000238:	401a      	ands	r2, r3
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <__NVIC_EnableIRQ+0x30>)
 800023c:	2101      	movs	r1, #1
 800023e:	4091      	lsls	r1, r2
 8000240:	000a      	movs	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000244:	46c0      	nop			; (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	e000e100 	.word	0xe000e100

08000250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	0002      	movs	r2, r0
 8000258:	6039      	str	r1, [r7, #0]
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b7f      	cmp	r3, #127	; 0x7f
 8000264:	d828      	bhi.n	80002b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000266:	4a2f      	ldr	r2, [pc, #188]	; (8000324 <__NVIC_SetPriority+0xd4>)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b25b      	sxtb	r3, r3
 800026e:	089b      	lsrs	r3, r3, #2
 8000270:	33c0      	adds	r3, #192	; 0xc0
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	589b      	ldr	r3, [r3, r2]
 8000276:	1dfa      	adds	r2, r7, #7
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	0011      	movs	r1, r2
 800027c:	2203      	movs	r2, #3
 800027e:	400a      	ands	r2, r1
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	21ff      	movs	r1, #255	; 0xff
 8000284:	4091      	lsls	r1, r2
 8000286:	000a      	movs	r2, r1
 8000288:	43d2      	mvns	r2, r2
 800028a:	401a      	ands	r2, r3
 800028c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	019b      	lsls	r3, r3, #6
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	401a      	ands	r2, r3
 8000296:	1dfb      	adds	r3, r7, #7
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	0018      	movs	r0, r3
 800029c:	2303      	movs	r3, #3
 800029e:	4003      	ands	r3, r0
 80002a0:	00db      	lsls	r3, r3, #3
 80002a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a4:	481f      	ldr	r0, [pc, #124]	; (8000324 <__NVIC_SetPriority+0xd4>)
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b25b      	sxtb	r3, r3
 80002ac:	089b      	lsrs	r3, r3, #2
 80002ae:	430a      	orrs	r2, r1
 80002b0:	33c0      	adds	r3, #192	; 0xc0
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002b6:	e031      	b.n	800031c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <__NVIC_SetPriority+0xd8>)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	0019      	movs	r1, r3
 80002c0:	230f      	movs	r3, #15
 80002c2:	400b      	ands	r3, r1
 80002c4:	3b08      	subs	r3, #8
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	3306      	adds	r3, #6
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	18d3      	adds	r3, r2, r3
 80002ce:	3304      	adds	r3, #4
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1dfa      	adds	r2, r7, #7
 80002d4:	7812      	ldrb	r2, [r2, #0]
 80002d6:	0011      	movs	r1, r2
 80002d8:	2203      	movs	r2, #3
 80002da:	400a      	ands	r2, r1
 80002dc:	00d2      	lsls	r2, r2, #3
 80002de:	21ff      	movs	r1, #255	; 0xff
 80002e0:	4091      	lsls	r1, r2
 80002e2:	000a      	movs	r2, r1
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	401a      	ands	r2, r3
 80002e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	019b      	lsls	r3, r3, #6
 80002ee:	22ff      	movs	r2, #255	; 0xff
 80002f0:	401a      	ands	r2, r3
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	0018      	movs	r0, r3
 80002f8:	2303      	movs	r3, #3
 80002fa:	4003      	ands	r3, r0
 80002fc:	00db      	lsls	r3, r3, #3
 80002fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	4809      	ldr	r0, [pc, #36]	; (8000328 <__NVIC_SetPriority+0xd8>)
 8000302:	1dfb      	adds	r3, r7, #7
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	001c      	movs	r4, r3
 8000308:	230f      	movs	r3, #15
 800030a:	4023      	ands	r3, r4
 800030c:	3b08      	subs	r3, #8
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	3306      	adds	r3, #6
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	18c3      	adds	r3, r0, r3
 8000318:	3304      	adds	r3, #4
 800031a:	601a      	str	r2, [r3, #0]
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b003      	add	sp, #12
 8000322:	bd90      	pop	{r4, r7, pc}
 8000324:	e000e100 	.word	0xe000e100
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2201      	movs	r2, #1
 800033a:	431a      	orrs	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	601a      	str	r2, [r3, #0]
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b002      	add	sp, #8
 8000346:	bd80      	pop	{r7, pc}

08000348 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a03      	ldr	r2, [pc, #12]	; (8000364 <LL_USART_DisableFIFO+0x1c>)
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	601a      	str	r2, [r3, #0]
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b002      	add	sp, #8
 8000362:	bd80      	pop	{r7, pc}
 8000364:	dfffffff 	.word	0xdfffffff

08000368 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b086      	sub	sp, #24
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000372:	f3ef 8310 	mrs	r3, PRIMASK
 8000376:	60bb      	str	r3, [r7, #8]
  return(result);
 8000378:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800037a:	617b      	str	r3, [r7, #20]
 800037c:	2301      	movs	r3, #1
 800037e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f383 8810 	msr	PRIMASK, r3
}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	00db      	lsls	r3, r3, #3
 800038e:	08da      	lsrs	r2, r3, #3
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	075b      	lsls	r3, r3, #29
 8000394:	431a      	orrs	r2, r3
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	609a      	str	r2, [r3, #8]
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800039e:	693b      	ldr	r3, [r7, #16]
 80003a0:	f383 8810 	msr	PRIMASK, r3
}
 80003a4:	46c0      	nop			; (mov r8, r8)
}
 80003a6:	46c0      	nop			; (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b006      	add	sp, #24
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80003ba:	f3ef 8310 	mrs	r3, PRIMASK
 80003be:	60bb      	str	r3, [r7, #8]
  return(result);
 80003c0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80003c2:	617b      	str	r3, [r7, #20]
 80003c4:	2301      	movs	r3, #1
 80003c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f383 8810 	msr	PRIMASK, r3
}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	689b      	ldr	r3, [r3, #8]
 80003d4:	4a08      	ldr	r2, [pc, #32]	; (80003f8 <LL_USART_SetRXFIFOThreshold+0x48>)
 80003d6:	401a      	ands	r2, r3
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	065b      	lsls	r3, r3, #25
 80003dc:	431a      	orrs	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	697b      	ldr	r3, [r7, #20]
 80003e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	f383 8810 	msr	PRIMASK, r3
}
 80003ec:	46c0      	nop			; (mov r8, r8)
}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b006      	add	sp, #24
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	f1ffffff 	.word	0xf1ffffff

080003fc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	4a07      	ldr	r2, [pc, #28]	; (8000428 <LL_USART_ConfigAsyncMode+0x2c>)
 800040a:	401a      	ands	r2, r3
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	689b      	ldr	r3, [r3, #8]
 8000414:	222a      	movs	r2, #42	; 0x2a
 8000416:	4393      	bics	r3, r2
 8000418:	001a      	movs	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	609a      	str	r2, [r3, #8]
}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b002      	add	sp, #8
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffb7ff 	.word	0xffffb7ff

0800042c <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	69da      	ldr	r2, [r3, #28]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	039b      	lsls	r3, r3, #14
 800043c:	401a      	ands	r2, r3
 800043e:	2380      	movs	r3, #128	; 0x80
 8000440:	039b      	lsls	r3, r3, #14
 8000442:	429a      	cmp	r2, r3
 8000444:	d101      	bne.n	800044a <LL_USART_IsActiveFlag_TEACK+0x1e>
 8000446:	2301      	movs	r3, #1
 8000448:	e000      	b.n	800044c <LL_USART_IsActiveFlag_TEACK+0x20>
 800044a:	2300      	movs	r3, #0
}
 800044c:	0018      	movs	r0, r3
 800044e:	46bd      	mov	sp, r7
 8000450:	b002      	add	sp, #8
 8000452:	bd80      	pop	{r7, pc}

08000454 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	69da      	ldr	r2, [r3, #28]
 8000460:	2380      	movs	r3, #128	; 0x80
 8000462:	03db      	lsls	r3, r3, #15
 8000464:	401a      	ands	r2, r3
 8000466:	2380      	movs	r3, #128	; 0x80
 8000468:	03db      	lsls	r3, r3, #15
 800046a:	429a      	cmp	r2, r3
 800046c:	d101      	bne.n	8000472 <LL_USART_IsActiveFlag_REACK+0x1e>
 800046e:	2301      	movs	r3, #1
 8000470:	e000      	b.n	8000474 <LL_USART_IsActiveFlag_REACK+0x20>
 8000472:	2300      	movs	r3, #0
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}

0800047c <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b086      	sub	sp, #24
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000484:	f3ef 8310 	mrs	r3, PRIMASK
 8000488:	60bb      	str	r3, [r7, #8]
  return(result);
 800048a:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800048c:	617b      	str	r3, [r7, #20]
 800048e:	2301      	movs	r3, #1
 8000490:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	f383 8810 	msr	PRIMASK, r3
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2220      	movs	r2, #32
 80004a0:	431a      	orrs	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	697b      	ldr	r3, [r7, #20]
 80004a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	f383 8810 	msr	PRIMASK, r3
}
 80004b0:	46c0      	nop			; (mov r8, r8)
}
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	46bd      	mov	sp, r7
 80004b6:	b006      	add	sp, #24
 80004b8:	bd80      	pop	{r7, pc}

080004ba <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80004ba:	b580      	push	{r7, lr}
 80004bc:	b086      	sub	sp, #24
 80004be:	af00      	add	r7, sp, #0
 80004c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80004c2:	f3ef 8310 	mrs	r3, PRIMASK
 80004c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80004c8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80004ca:	617b      	str	r3, [r7, #20]
 80004cc:	2301      	movs	r3, #1
 80004ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	f383 8810 	msr	PRIMASK, r3
}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	2201      	movs	r2, #1
 80004de:	431a      	orrs	r2, r3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	f383 8810 	msr	PRIMASK, r3
}
 80004ee:	46c0      	nop			; (mov r8, r8)
}
 80004f0:	46c0      	nop			; (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b006      	add	sp, #24
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(const USART_TypeDef *USARTx)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000504:	b29b      	uxth	r3, r3
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	0ddb      	lsrs	r3, r3, #23
 800050a:	b29b      	uxth	r3, r3
}
 800050c:	0018      	movs	r0, r3
 800050e:	46bd      	mov	sp, r7
 8000510:	b002      	add	sp, #8
 8000512:	bd80      	pop	{r7, pc}

08000514 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 800051e:	6819      	ldr	r1, [r3, #0]
 8000520:	4b03      	ldr	r3, [pc, #12]	; (8000530 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	430a      	orrs	r2, r1
 8000526:	601a      	str	r2, [r3, #0]
}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b002      	add	sp, #8
 800052e:	bd80      	pop	{r7, pc}
 8000530:	40010000 	.word	0x40010000

08000534 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	683a      	ldr	r2, [r7, #0]
 8000542:	619a      	str	r2, [r3, #24]
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b002      	add	sp, #8
 800054a:	bd80      	pop	{r7, pc}

0800054c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	683a      	ldr	r2, [r7, #0]
 800055a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b002      	add	sp, #8
 8000562:	bd80      	pop	{r7, pc}

08000564 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800056c:	4b07      	ldr	r3, [pc, #28]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 800056e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	430a      	orrs	r2, r1
 8000576:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 800057a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	4013      	ands	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000582:	68fb      	ldr	r3, [r7, #12]
}
 8000584:	46c0      	nop			; (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	b004      	add	sp, #16
 800058a:	bd80      	pop	{r7, pc}
 800058c:	40021000 	.word	0x40021000

08000590 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000598:	4b07      	ldr	r3, [pc, #28]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 800059a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	430a      	orrs	r2, r1
 80005a2:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005a4:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 80005a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	4013      	ands	r3, r2
 80005ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005ae:	68fb      	ldr	r3, [r7, #12]
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b004      	add	sp, #16
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40021000 	.word	0x40021000

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80005c2:	231e      	movs	r3, #30
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	2200      	movs	r2, #0
 80005c8:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80005ca:	231c      	movs	r3, #28
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	2200      	movs	r2, #0
 80005d0:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80005d2:	231a      	movs	r3, #26
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	2200      	movs	r2, #0
 80005d8:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 80005da:	2318      	movs	r3, #24
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	2200      	movs	r2, #0
 80005e0:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 80005e2:	2316      	movs	r3, #22
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	2201      	movs	r2, #1
 80005e8:	4252      	negs	r2, r2
 80005ea:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ec:	f004 f860 	bl	80046b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f0:	f000 f878 	bl	80006e4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005f4:	4b35      	ldr	r3, [pc, #212]	; (80006cc <main+0x110>)
 80005f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005f8:	4b34      	ldr	r3, [pc, #208]	; (80006cc <main+0x110>)
 80005fa:	2101      	movs	r1, #1
 80005fc:	430a      	orrs	r2, r1
 80005fe:	635a      	str	r2, [r3, #52]	; 0x34
 8000600:	4b32      	ldr	r3, [pc, #200]	; (80006cc <main+0x110>)
 8000602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000604:	2201      	movs	r2, #1
 8000606:	4013      	ands	r3, r2
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800060c:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <main+0x110>)
 800060e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000610:	4b2e      	ldr	r3, [pc, #184]	; (80006cc <main+0x110>)
 8000612:	2102      	movs	r1, #2
 8000614:	430a      	orrs	r2, r1
 8000616:	635a      	str	r2, [r3, #52]	; 0x34
 8000618:	4b2c      	ldr	r3, [pc, #176]	; (80006cc <main+0x110>)
 800061a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800061c:	2202      	movs	r2, #2
 800061e:	4013      	ands	r3, r2
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000624:	4b29      	ldr	r3, [pc, #164]	; (80006cc <main+0x110>)
 8000626:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000628:	4b28      	ldr	r3, [pc, #160]	; (80006cc <main+0x110>)
 800062a:	2104      	movs	r1, #4
 800062c:	430a      	orrs	r2, r1
 800062e:	635a      	str	r2, [r3, #52]	; 0x34
 8000630:	4b26      	ldr	r3, [pc, #152]	; (80006cc <main+0x110>)
 8000632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000634:	2204      	movs	r2, #4
 8000636:	4013      	ands	r3, r2
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063c:	f000 fbb0 	bl	8000da0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000640:	f000 fb80 	bl	8000d44 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000644:	f000 fa86 	bl	8000b54 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8000648:	f000 f8aa 	bl	80007a0 <MX_COMP1_Init>
  MX_TIM1_Init();
 800064c:	f000 f988 	bl	8000960 <MX_TIM1_Init>
  MX_USART3_Init();
 8000650:	f000 fb36 	bl	8000cc0 <MX_USART3_Init>
  MX_I2S1_Init();
 8000654:	f000 f916 	bl	8000884 <MX_I2S1_Init>
  MX_I2C1_Init();
 8000658:	f000 f8d4 	bl	8000804 <MX_I2C1_Init>
  MX_SPI2_Init();
 800065c:	f000 f93c 	bl	80008d8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <main+0x114>)
 8000662:	0018      	movs	r0, r3
 8000664:	f004 faf2 	bl	8004c4c <HAL_COMP_Start>
	HAL_Delay(100);
 8000668:	2064      	movs	r0, #100	; 0x64
 800066a:	f004 f8a7 	bl	80047bc <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 800066e:	f001 fdff 	bl	8002270 <MEM_Reset>

	weoInit();
 8000672:	f000 fe5d 	bl	8001330 <weoInit>
	HAL_Delay(1);
 8000676:	2001      	movs	r0, #1
 8000678:	f004 f8a0 	bl	80047bc <HAL_Delay>
	weoClear();
 800067c:	f000 fef4 	bl	8001468 <weoClear>
	MEM_GetID();
 8000680:	f002 faf2 	bl	8002c68 <MEM_GetID>
	soundSetup();
 8000684:	f001 f902 	bl	800188c <soundSetup>
	LIS3DHsetup();
 8000688:	f003 fb20 	bl	8003ccc <LIS3DHsetup>
//	I2C_SOUND_ChangePage(0x01);
//	WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//	WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
//    squeak_triple(signal);
//    squeak_long();
  USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <main+0x118>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b10      	ldr	r3, [pc, #64]	; (80006d4 <main+0x118>)
 8000692:	4911      	ldr	r1, [pc, #68]	; (80006d8 <main+0x11c>)
 8000694:	430a      	orrs	r2, r1
 8000696:	601a      	str	r2, [r3, #0]
	LL_USART_EnableIT_RXNE(USART2);
 8000698:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <main+0x118>)
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff feee 	bl	800047c <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <main+0x118>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f7ff ff09 	bl	80004ba <LL_USART_EnableIT_ERROR>
	USART2->ICR|=USART_ICR_ORECF;
 80006a8:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <main+0x118>)
 80006aa:	6a1a      	ldr	r2, [r3, #32]
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <main+0x118>)
 80006ae:	2108      	movs	r1, #8
 80006b0:	430a      	orrs	r2, r1
 80006b2:	621a      	str	r2, [r3, #32]
//		soundPlay(k);
//		HAL_I2S_DMAStop(&hi2s1);
//		HAL_Delay(200);
//	}
//    GPIOB->PUPDR &= ~0x3F000;
	GPIOC->ODR |= 1 << 6;
 80006b4:	4b09      	ldr	r3, [pc, #36]	; (80006dc <main+0x120>)
 80006b6:	695a      	ldr	r2, [r3, #20]
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <main+0x120>)
 80006ba:	2140      	movs	r1, #64	; 0x40
 80006bc:	430a      	orrs	r2, r1
 80006be:	615a      	str	r2, [r3, #20]
//	weoShowFullScreen(4);
	while (1) {
//		weoShowSmallImage(0x02,0x70,0x00);
//		LIS3DHreadData();
		cmdExecute(cmd2Execute);
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <main+0x124>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	0018      	movs	r0, r3
 80006c6:	f002 fb31 	bl	8002d2c <cmdExecute>
 80006ca:	e7f9      	b.n	80006c0 <main+0x104>
 80006cc:	40021000 	.word	0x40021000
 80006d0:	2000005c 	.word	0x2000005c
 80006d4:	40004400 	.word	0x40004400
 80006d8:	1000100d 	.word	0x1000100d
 80006dc:	50000800 	.word	0x50000800
 80006e0:	200003fe 	.word	0x200003fe

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b590      	push	{r4, r7, lr}
 80006e6:	b093      	sub	sp, #76	; 0x4c
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	2410      	movs	r4, #16
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	0018      	movs	r0, r3
 80006f0:	2338      	movs	r3, #56	; 0x38
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f00c f93b 	bl	800c970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fa:	003b      	movs	r3, r7
 80006fc:	0018      	movs	r0, r3
 80006fe:	2310      	movs	r3, #16
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f00c f934 	bl	800c970 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	0018      	movs	r0, r3
 800070e:	f006 fe5f 	bl	80073d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2202      	movs	r2, #2
 8000716:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	0052      	lsls	r2, r2, #1
 800071e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2240      	movs	r2, #64	; 0x40
 800072c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2202      	movs	r2, #2
 8000732:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2202      	movs	r2, #2
 8000738:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2200      	movs	r2, #0
 800073e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2208      	movs	r2, #8
 8000744:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0292      	lsls	r2, r2, #10
 800074c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2280      	movs	r2, #128	; 0x80
 8000752:	0492      	lsls	r2, r2, #18
 8000754:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0592      	lsls	r2, r2, #22
 800075c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075e:	187b      	adds	r3, r7, r1
 8000760:	0018      	movs	r0, r3
 8000762:	f006 fe81 	bl	8007468 <HAL_RCC_OscConfig>
 8000766:	1e03      	subs	r3, r0, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800076a:	f003 fae1 	bl	8003d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	003b      	movs	r3, r7
 8000770:	2207      	movs	r2, #7
 8000772:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000774:	003b      	movs	r3, r7
 8000776:	2202      	movs	r2, #2
 8000778:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	003b      	movs	r3, r7
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000780:	003b      	movs	r3, r7
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000786:	003b      	movs	r3, r7
 8000788:	2102      	movs	r1, #2
 800078a:	0018      	movs	r0, r3
 800078c:	f007 f986 	bl	8007a9c <HAL_RCC_ClockConfig>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000794:	f003 facc 	bl	8003d30 <Error_Handler>
  }
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b013      	add	sp, #76	; 0x4c
 800079e:	bd90      	pop	{r4, r7, pc}

080007a0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80007a4:	4b15      	ldr	r3, [pc, #84]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007a6:	4a16      	ldr	r2, [pc, #88]	; (8000800 <MX_COMP1_Init+0x60>)
 80007a8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80007b2:	4b12      	ldr	r3, [pc, #72]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007b4:	2230      	movs	r2, #48	; 0x30
 80007b6:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007b8:	4b10      	ldr	r3, [pc, #64]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 80007be:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007c4:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 80007ca:	4b0c      	ldr	r3, [pc, #48]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	0392      	lsls	r2, r2, #14
 80007d0:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80007d8:	4b08      	ldr	r3, [pc, #32]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 80007de:	4b07      	ldr	r3, [pc, #28]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007e0:	2212      	movs	r2, #18
 80007e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f004 f8ce 	bl	8004988 <HAL_COMP_Init>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 80007f0:	f003 fa9e 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	2000005c 	.word	0x2000005c
 8000800:	40010200 	.word	0x40010200

08000804 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000808:	4b1b      	ldr	r3, [pc, #108]	; (8000878 <MX_I2C1_Init+0x74>)
 800080a:	4a1c      	ldr	r2, [pc, #112]	; (800087c <MX_I2C1_Init+0x78>)
 800080c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 800080e:	4b1a      	ldr	r3, [pc, #104]	; (8000878 <MX_I2C1_Init+0x74>)
 8000810:	4a1b      	ldr	r2, [pc, #108]	; (8000880 <MX_I2C1_Init+0x7c>)
 8000812:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000814:	4b18      	ldr	r3, [pc, #96]	; (8000878 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081a:	4b17      	ldr	r3, [pc, #92]	; (8000878 <MX_I2C1_Init+0x74>)
 800081c:	2201      	movs	r2, #1
 800081e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000820:	4b15      	ldr	r3, [pc, #84]	; (8000878 <MX_I2C1_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000826:	4b14      	ldr	r3, [pc, #80]	; (8000878 <MX_I2C1_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <MX_I2C1_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000832:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_I2C1_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <MX_I2C1_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_I2C1_Init+0x74>)
 8000840:	0018      	movs	r0, r3
 8000842:	f004 ffc1 	bl	80057c8 <HAL_I2C_Init>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800084a:	f003 fa71 	bl	8003d30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800084e:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <MX_I2C1_Init+0x74>)
 8000850:	2100      	movs	r1, #0
 8000852:	0018      	movs	r0, r3
 8000854:	f006 f94a 	bl	8006aec <HAL_I2CEx_ConfigAnalogFilter>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800085c:	f003 fa68 	bl	8003d30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000860:	4b05      	ldr	r3, [pc, #20]	; (8000878 <MX_I2C1_Init+0x74>)
 8000862:	2100      	movs	r1, #0
 8000864:	0018      	movs	r0, r3
 8000866:	f006 f98d 	bl	8006b84 <HAL_I2CEx_ConfigDigitalFilter>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d001      	beq.n	8000872 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800086e:	f003 fa5f 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	2000008c 	.word	0x2000008c
 800087c:	40005400 	.word	0x40005400
 8000880:	1094102c 	.word	0x1094102c

08000884 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_I2S1_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <MX_I2S1_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_I2S1_Init+0x4c>)
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	0092      	lsls	r2, r2, #2
 8000894:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_I2S1_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_I2S1_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008a4:	2280      	movs	r2, #128	; 0x80
 80008a6:	0092      	lsls	r2, r2, #2
 80008a8:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80008aa:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008ac:	22fa      	movs	r2, #250	; 0xfa
 80008ae:	0192      	lsls	r2, r2, #6
 80008b0:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80008b2:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80008b8:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008ba:	0018      	movs	r0, r3
 80008bc:	f006 f9ae 	bl	8006c1c <HAL_I2S_Init>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 80008c4:	f003 fa34 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	200000e0 	.word	0x200000e0
 80008d4:	40013000 	.word	0x40013000

080008d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008dc:	4b1e      	ldr	r3, [pc, #120]	; (8000958 <MX_SPI2_Init+0x80>)
 80008de:	2208      	movs	r2, #8
 80008e0:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008e2:	4b1d      	ldr	r3, [pc, #116]	; (8000958 <MX_SPI2_Init+0x80>)
 80008e4:	4a1d      	ldr	r2, [pc, #116]	; (800095c <MX_SPI2_Init+0x84>)
 80008e6:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008e8:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_SPI2_Init+0x80>)
 80008ea:	2282      	movs	r2, #130	; 0x82
 80008ec:	0052      	lsls	r2, r2, #1
 80008ee:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008f0:	4b19      	ldr	r3, [pc, #100]	; (8000958 <MX_SPI2_Init+0x80>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <MX_SPI2_Init+0x80>)
 80008f8:	22e0      	movs	r2, #224	; 0xe0
 80008fa:	00d2      	lsls	r2, r2, #3
 80008fc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <MX_SPI2_Init+0x80>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_SPI2_Init+0x80>)
 8000906:	2200      	movs	r2, #0
 8000908:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <MX_SPI2_Init+0x80>)
 800090c:	2280      	movs	r2, #128	; 0x80
 800090e:	0092      	lsls	r2, r2, #2
 8000910:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_SPI2_Init+0x80>)
 8000914:	2210      	movs	r2, #16
 8000916:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_SPI2_Init+0x80>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_SPI2_Init+0x80>)
 8000920:	2200      	movs	r2, #0
 8000922:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000924:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_SPI2_Init+0x80>)
 8000926:	2200      	movs	r2, #0
 8000928:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800092a:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <MX_SPI2_Init+0x80>)
 800092c:	2207      	movs	r2, #7
 800092e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000930:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_SPI2_Init+0x80>)
 8000932:	2200      	movs	r2, #0
 8000934:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000936:	4b08      	ldr	r3, [pc, #32]	; (8000958 <MX_SPI2_Init+0x80>)
 8000938:	2208      	movs	r2, #8
 800093a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_SPI2_Init+0x80>)
 800093e:	0018      	movs	r0, r3
 8000940:	f007 ff56 	bl	80087f0 <HAL_SPI_Init>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d001      	beq.n	800094c <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 8000948:	f003 f9f2 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800094c:	4b02      	ldr	r3, [pc, #8]	; (8000958 <MX_SPI2_Init+0x80>)
 800094e:	2208      	movs	r2, #8
 8000950:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000178 	.word	0x20000178
 800095c:	40003800 	.word	0x40003800

08000960 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b09e      	sub	sp, #120	; 0x78
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000966:	2368      	movs	r3, #104	; 0x68
 8000968:	18fb      	adds	r3, r7, r3
 800096a:	0018      	movs	r0, r3
 800096c:	2310      	movs	r3, #16
 800096e:	001a      	movs	r2, r3
 8000970:	2100      	movs	r1, #0
 8000972:	f00b fffd 	bl	800c970 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000976:	235c      	movs	r3, #92	; 0x5c
 8000978:	18fb      	adds	r3, r7, r3
 800097a:	0018      	movs	r0, r3
 800097c:	230c      	movs	r3, #12
 800097e:	001a      	movs	r2, r3
 8000980:	2100      	movs	r1, #0
 8000982:	f00b fff5 	bl	800c970 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000986:	2350      	movs	r3, #80	; 0x50
 8000988:	18fb      	adds	r3, r7, r3
 800098a:	0018      	movs	r0, r3
 800098c:	230c      	movs	r3, #12
 800098e:	001a      	movs	r2, r3
 8000990:	2100      	movs	r1, #0
 8000992:	f00b ffed 	bl	800c970 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000996:	2334      	movs	r3, #52	; 0x34
 8000998:	18fb      	adds	r3, r7, r3
 800099a:	0018      	movs	r0, r3
 800099c:	231c      	movs	r3, #28
 800099e:	001a      	movs	r2, r3
 80009a0:	2100      	movs	r1, #0
 80009a2:	f00b ffe5 	bl	800c970 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009a6:	003b      	movs	r3, r7
 80009a8:	0018      	movs	r0, r3
 80009aa:	2334      	movs	r3, #52	; 0x34
 80009ac:	001a      	movs	r2, r3
 80009ae:	2100      	movs	r1, #0
 80009b0:	f00b ffde 	bl	800c970 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009b4:	4b64      	ldr	r3, [pc, #400]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009b6:	4a65      	ldr	r2, [pc, #404]	; (8000b4c <MX_TIM1_Init+0x1ec>)
 80009b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009ba:	4b63      	ldr	r3, [pc, #396]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c0:	4b61      	ldr	r3, [pc, #388]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 80009c6:	4b60      	ldr	r3, [pc, #384]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009c8:	4a61      	ldr	r2, [pc, #388]	; (8000b50 <MX_TIM1_Init+0x1f0>)
 80009ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009cc:	4b5e      	ldr	r3, [pc, #376]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009d2:	4b5d      	ldr	r3, [pc, #372]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009d8:	4b5b      	ldr	r3, [pc, #364]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009de:	4b5a      	ldr	r3, [pc, #360]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009e0:	0018      	movs	r0, r3
 80009e2:	f009 fb05 	bl	8009ff0 <HAL_TIM_Base_Init>
 80009e6:	1e03      	subs	r3, r0, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80009ea:	f003 f9a1 	bl	8003d30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ee:	2168      	movs	r1, #104	; 0x68
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	0152      	lsls	r2, r2, #5
 80009f6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009f8:	187a      	adds	r2, r7, r1
 80009fa:	4b53      	ldr	r3, [pc, #332]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009fc:	0011      	movs	r1, r2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f009 fd98 	bl	800a534 <HAL_TIM_ConfigClockSource>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000a08:	f003 f992 	bl	8003d30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a0c:	4b4e      	ldr	r3, [pc, #312]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f009 fb46 	bl	800a0a0 <HAL_TIM_PWM_Init>
 8000a14:	1e03      	subs	r3, r0, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000a18:	f003 f98a 	bl	8003d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a1c:	215c      	movs	r1, #92	; 0x5c
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a30:	187a      	adds	r2, r7, r1
 8000a32:	4b45      	ldr	r3, [pc, #276]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a34:	0011      	movs	r1, r2
 8000a36:	0018      	movs	r0, r3
 8000a38:	f00a fa56 	bl	800aee8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8000a40:	f003 f976 	bl	8003d30 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8000a44:	2150      	movs	r1, #80	; 0x50
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2202      	movs	r2, #2
 8000a4a:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2201      	movs	r2, #1
 8000a50:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000a58:	187a      	adds	r2, r7, r1
 8000a5a:	4b3b      	ldr	r3, [pc, #236]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f00a fb56 	bl	800b110 <HAL_TIMEx_ConfigBreakInput>
 8000a64:	1e03      	subs	r3, r0, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8000a68:	f003 f962 	bl	8003d30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a6c:	2134      	movs	r1, #52	; 0x34
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2260      	movs	r2, #96	; 0x60
 8000a72:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 200;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	22c8      	movs	r2, #200	; 0xc8
 8000a78:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2204      	movs	r2, #4
 8000a8a:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a8c:	187b      	adds	r3, r7, r1
 8000a8e:	2200      	movs	r2, #0
 8000a90:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a98:	1879      	adds	r1, r7, r1
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f009 fc48 	bl	800a334 <HAL_TIM_PWM_ConfigChannel>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8000aa8:	f003 f942 	bl	8003d30 <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8000aac:	2134      	movs	r1, #52	; 0x34
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2232      	movs	r2, #50	; 0x32
 8000ab2:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8000ab4:	1879      	adds	r1, r7, r1
 8000ab6:	4b24      	ldr	r3, [pc, #144]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000ab8:	2210      	movs	r2, #16
 8000aba:	0018      	movs	r0, r3
 8000abc:	f009 fc3a 	bl	800a334 <HAL_TIM_PWM_ConfigChannel>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM1_Init+0x168>
  {
    Error_Handler();
 8000ac4:	f003 f934 	bl	8003d30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000ac8:	003b      	movs	r3, r7
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	0112      	lsls	r2, r2, #4
 8000ace:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000ad0:	003b      	movs	r3, r7
 8000ad2:	2280      	movs	r2, #128	; 0x80
 8000ad4:	00d2      	lsls	r2, r2, #3
 8000ad6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ad8:	003b      	movs	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ade:	003b      	movs	r3, r7
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000ae4:	003b      	movs	r3, r7
 8000ae6:	2280      	movs	r2, #128	; 0x80
 8000ae8:	0152      	lsls	r2, r2, #5
 8000aea:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000aec:	003b      	movs	r3, r7
 8000aee:	2280      	movs	r2, #128	; 0x80
 8000af0:	0192      	lsls	r2, r2, #6
 8000af2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8000af4:	003b      	movs	r3, r7
 8000af6:	220a      	movs	r2, #10
 8000af8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000afa:	003b      	movs	r3, r7
 8000afc:	2200      	movs	r2, #0
 8000afe:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b00:	003b      	movs	r3, r7
 8000b02:	2200      	movs	r2, #0
 8000b04:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b06:	003b      	movs	r3, r7
 8000b08:	2280      	movs	r2, #128	; 0x80
 8000b0a:	0492      	lsls	r2, r2, #18
 8000b0c:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b0e:	003b      	movs	r3, r7
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000b14:	003b      	movs	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000b1a:	003b      	movs	r3, r7
 8000b1c:	2280      	movs	r2, #128	; 0x80
 8000b1e:	01d2      	lsls	r2, r2, #7
 8000b20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b22:	003a      	movs	r2, r7
 8000b24:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000b26:	0011      	movs	r1, r2
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f00a fa4b 	bl	800afc4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b2e:	1e03      	subs	r3, r0, #0
 8000b30:	d001      	beq.n	8000b36 <MX_TIM1_Init+0x1d6>
  {
    Error_Handler();
 8000b32:	f003 f8fd 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b36:	4b04      	ldr	r3, [pc, #16]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f003 fb83 	bl	8004244 <HAL_TIM_MspPostInit>

}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b01e      	add	sp, #120	; 0x78
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	20000294 	.word	0x20000294
 8000b4c:	40012c00 	.word	0x40012c00
 8000b50:	0000027f 	.word	0x0000027f

08000b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b09d      	sub	sp, #116	; 0x74
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000b5a:	2350      	movs	r3, #80	; 0x50
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	0018      	movs	r0, r3
 8000b60:	2320      	movs	r3, #32
 8000b62:	001a      	movs	r2, r3
 8000b64:	2100      	movs	r1, #0
 8000b66:	f00b ff03 	bl	800c970 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	2338      	movs	r3, #56	; 0x38
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	0018      	movs	r0, r3
 8000b70:	2318      	movs	r3, #24
 8000b72:	001a      	movs	r2, r3
 8000b74:	2100      	movs	r1, #0
 8000b76:	f00b fefb 	bl	800c970 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	2334      	movs	r3, #52	; 0x34
 8000b80:	001a      	movs	r2, r3
 8000b82:	2100      	movs	r1, #0
 8000b84:	f00b fef4 	bl	800c970 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	0018      	movs	r0, r3
 8000b98:	f007 f92a 	bl	8007df0 <HAL_RCCEx_PeriphCLKConfig>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8000ba0:	f003 f8c6 	bl	8003d30 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000ba4:	2380      	movs	r3, #128	; 0x80
 8000ba6:	029b      	lsls	r3, r3, #10
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff fcdb 	bl	8000564 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000bae:	2001      	movs	r0, #1
 8000bb0:	f7ff fcee 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000bb4:	2438      	movs	r4, #56	; 0x38
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	2204      	movs	r2, #4
 8000bba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc2:	193b      	adds	r3, r7, r4
 8000bc4:	2203      	movs	r2, #3
 8000bc6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bc8:	193b      	adds	r3, r7, r4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bda:	193a      	adds	r2, r7, r4
 8000bdc:	23a0      	movs	r3, #160	; 0xa0
 8000bde:	05db      	lsls	r3, r3, #23
 8000be0:	0011      	movs	r1, r2
 8000be2:	0018      	movs	r0, r3
 8000be4:	f00b fb42 	bl	800c26c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000be8:	0021      	movs	r1, r4
 8000bea:	187b      	adds	r3, r7, r1
 8000bec:	2208      	movs	r2, #8
 8000bee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf6:	187b      	adds	r3, r7, r1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2201      	movs	r2, #1
 8000c06:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	187a      	adds	r2, r7, r1
 8000c10:	23a0      	movs	r3, #160	; 0xa0
 8000c12:	05db      	lsls	r3, r3, #23
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f00b fb28 	bl	800c26c <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	201c      	movs	r0, #28
 8000c20:	f7ff fb16 	bl	8000250 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000c24:	201c      	movs	r0, #28
 8000c26:	f7ff faf9 	bl	800021c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000c2a:	2150      	movs	r1, #80	; 0x50
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	22e1      	movs	r2, #225	; 0xe1
 8000c36:	0212      	lsls	r2, r2, #8
 8000c38:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	2280      	movs	r2, #128	; 0x80
 8000c3e:	0152      	lsls	r2, r2, #5
 8000c40:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2200      	movs	r2, #0
 8000c46:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	220c      	movs	r2, #12
 8000c52:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	2200      	movs	r2, #0
 8000c58:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c64:	0019      	movs	r1, r3
 8000c66:	0010      	movs	r0, r2
 8000c68:	f00b fdd0 	bl	800c80c <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c6e:	2100      	movs	r1, #0
 8000c70:	0018      	movs	r0, r3
 8000c72:	f7ff fb79 	bl	8000368 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c78:	2100      	movs	r1, #0
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f7ff fb98 	bl	80003b0 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8000c80:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c82:	0018      	movs	r0, r3
 8000c84:	f7ff fb60 	bl	8000348 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f7ff fbb6 	bl	80003fc <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff fb4a 	bl	800032c <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff fbc5 	bl	800042c <LL_USART_IsActiveFlag_TEACK>
 8000ca2:	1e03      	subs	r3, r0, #0
 8000ca4:	d0f9      	beq.n	8000c9a <MX_USART2_UART_Init+0x146>
 8000ca6:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f7ff fbd3 	bl	8000454 <LL_USART_IsActiveFlag_REACK>
 8000cae:	1e03      	subs	r3, r0, #0
 8000cb0:	d0f3      	beq.n	8000c9a <MX_USART2_UART_Init+0x146>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	46c0      	nop			; (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b01d      	add	sp, #116	; 0x74
 8000cba:	bd90      	pop	{r4, r7, pc}
 8000cbc:	40004400 	.word	0x40004400

08000cc0 <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8000cc4:	4b1c      	ldr	r3, [pc, #112]	; (8000d38 <MX_USART3_Init+0x78>)
 8000cc6:	685a      	ldr	r2, [r3, #4]
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	; (8000d38 <MX_USART3_Init+0x78>)
 8000cca:	2180      	movs	r1, #128	; 0x80
 8000ccc:	0309      	lsls	r1, r1, #12
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cd4:	4a18      	ldr	r2, [pc, #96]	; (8000d38 <MX_USART3_Init+0x78>)
 8000cd6:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 8000000;
 8000cd8:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cda:	4a19      	ldr	r2, [pc, #100]	; (8000d40 <MX_USART3_Init+0x80>)
 8000cdc:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8000cde:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8000ce4:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8000cf0:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cf2:	2208      	movs	r2, #8
 8000cf4:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cf8:	2280      	movs	r2, #128	; 0x80
 8000cfa:	00d2      	lsls	r2, r2, #3
 8000cfc:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0092      	lsls	r2, r2, #2
 8000d04:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d08:	2280      	movs	r2, #128	; 0x80
 8000d0a:	0052      	lsls	r2, r2, #1
 8000d0c:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8000d14:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8000d1a:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f00a faa3 	bl	800b268 <HAL_USART_Init>
 8000d22:	1e03      	subs	r3, r0, #0
 8000d24:	d001      	beq.n	8000d2a <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8000d26:	f003 f803 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8000000;
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d2c:	4a04      	ldr	r2, [pc, #16]	; (8000d40 <MX_USART3_Init+0x80>)
 8000d2e:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	40004800 	.word	0x40004800
 8000d3c:	200002e0 	.word	0x200002e0
 8000d40:	007a1200 	.word	0x007a1200

08000d44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d4a:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <MX_DMA_Init+0x58>)
 8000d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <MX_DMA_Init+0x58>)
 8000d50:	2101      	movs	r1, #1
 8000d52:	430a      	orrs	r2, r1
 8000d54:	639a      	str	r2, [r3, #56]	; 0x38
 8000d56:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_DMA_Init+0x58>)
 8000d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	2009      	movs	r0, #9
 8000d68:	f004 f86e 	bl	8004e48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d6c:	2009      	movs	r0, #9
 8000d6e:	f004 f880 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	200a      	movs	r0, #10
 8000d78:	f004 f866 	bl	8004e48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000d7c:	200a      	movs	r0, #10
 8000d7e:	f004 f878 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	200b      	movs	r0, #11
 8000d88:	f004 f85e 	bl	8004e48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8000d8c:	200b      	movs	r0, #11
 8000d8e:	f004 f870 	bl	8004e72 <HAL_NVIC_EnableIRQ>

}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40021000 	.word	0x40021000

08000da0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da6:	003b      	movs	r3, r7
 8000da8:	0018      	movs	r0, r3
 8000daa:	2318      	movs	r3, #24
 8000dac:	001a      	movs	r2, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	f00b fdde 	bl	800c970 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000db4:	2002      	movs	r0, #2
 8000db6:	f7ff fbeb 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000dba:	2004      	movs	r0, #4
 8000dbc:	f7ff fbe8 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f7ff fbe5 	bl	8000590 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8000dc6:	2380      	movs	r3, #128	; 0x80
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	4aa0      	ldr	r2, [pc, #640]	; (800104c <MX_GPIO_Init+0x2ac>)
 8000dcc:	0019      	movs	r1, r3
 8000dce:	0010      	movs	r0, r2
 8000dd0:	f7ff fbb0 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	01db      	lsls	r3, r3, #7
 8000dd8:	4a9d      	ldr	r2, [pc, #628]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000dda:	0019      	movs	r1, r3
 8000ddc:	0010      	movs	r0, r2
 8000dde:	f7ff fba9 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8000de2:	2380      	movs	r3, #128	; 0x80
 8000de4:	021b      	lsls	r3, r3, #8
 8000de6:	4a9a      	ldr	r2, [pc, #616]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000de8:	0019      	movs	r1, r3
 8000dea:	0010      	movs	r0, r2
 8000dec:	f7ff fba2 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8000df0:	23a0      	movs	r3, #160	; 0xa0
 8000df2:	05db      	lsls	r3, r3, #23
 8000df4:	2140      	movs	r1, #64	; 0x40
 8000df6:	0018      	movs	r0, r3
 8000df8:	f7ff fb9c 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8000dfc:	23a0      	movs	r3, #160	; 0xa0
 8000dfe:	05db      	lsls	r3, r3, #23
 8000e00:	2180      	movs	r1, #128	; 0x80
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff fb96 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8000e08:	4b91      	ldr	r3, [pc, #580]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000e0a:	2140      	movs	r1, #64	; 0x40
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f7ff fb91 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	011a      	lsls	r2, r3, #4
 8000e16:	23a0      	movs	r3, #160	; 0xa0
 8000e18:	05db      	lsls	r3, r3, #23
 8000e1a:	0011      	movs	r1, r2
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f7ff fb95 	bl	800054c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	015a      	lsls	r2, r3, #5
 8000e26:	23a0      	movs	r3, #160	; 0xa0
 8000e28:	05db      	lsls	r3, r3, #23
 8000e2a:	0011      	movs	r1, r2
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f7ff fb8d 	bl	800054c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8000e32:	003b      	movs	r3, r7
 8000e34:	2280      	movs	r2, #128	; 0x80
 8000e36:	0092      	lsls	r2, r2, #2
 8000e38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e3a:	003b      	movs	r3, r7
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e40:	003b      	movs	r3, r7
 8000e42:	2203      	movs	r2, #3
 8000e44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e46:	003b      	movs	r3, r7
 8000e48:	2200      	movs	r2, #0
 8000e4a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e4c:	003b      	movs	r3, r7
 8000e4e:	2201      	movs	r2, #1
 8000e50:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8000e52:	003b      	movs	r3, r7
 8000e54:	4a7d      	ldr	r2, [pc, #500]	; (800104c <MX_GPIO_Init+0x2ac>)
 8000e56:	0019      	movs	r1, r3
 8000e58:	0010      	movs	r0, r2
 8000e5a:	f00b fa07 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8000e5e:	003b      	movs	r3, r7
 8000e60:	2280      	movs	r2, #128	; 0x80
 8000e62:	01d2      	lsls	r2, r2, #7
 8000e64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e66:	003b      	movs	r3, r7
 8000e68:	2201      	movs	r2, #1
 8000e6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e6c:	003b      	movs	r3, r7
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e72:	003b      	movs	r3, r7
 8000e74:	2200      	movs	r2, #0
 8000e76:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e78:	003b      	movs	r3, r7
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	003b      	movs	r3, r7
 8000e80:	4a73      	ldr	r2, [pc, #460]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000e82:	0019      	movs	r1, r3
 8000e84:	0010      	movs	r0, r2
 8000e86:	f00b f9f1 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8000e8a:	003b      	movs	r3, r7
 8000e8c:	2280      	movs	r2, #128	; 0x80
 8000e8e:	0212      	lsls	r2, r2, #8
 8000e90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e92:	003b      	movs	r3, r7
 8000e94:	2201      	movs	r2, #1
 8000e96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e98:	003b      	movs	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e9e:	003b      	movs	r3, r7
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ea4:	003b      	movs	r3, r7
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	003b      	movs	r3, r7
 8000eac:	4a68      	ldr	r2, [pc, #416]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000eae:	0019      	movs	r1, r3
 8000eb0:	0010      	movs	r0, r2
 8000eb2:	f00b f9db 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8000eb6:	003b      	movs	r3, r7
 8000eb8:	2201      	movs	r2, #1
 8000eba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ebc:	003b      	movs	r3, r7
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ec2:	003b      	movs	r3, r7
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	003a      	movs	r2, r7
 8000eca:	23a0      	movs	r3, #160	; 0xa0
 8000ecc:	05db      	lsls	r3, r3, #23
 8000ece:	0011      	movs	r1, r2
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f00b f9cb 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8000ed6:	003b      	movs	r3, r7
 8000ed8:	2202      	movs	r2, #2
 8000eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000edc:	003b      	movs	r3, r7
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ee2:	003b      	movs	r3, r7
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	003a      	movs	r2, r7
 8000eea:	23a0      	movs	r3, #160	; 0xa0
 8000eec:	05db      	lsls	r3, r3, #23
 8000eee:	0011      	movs	r1, r2
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f00b f9bb 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000ef6:	003b      	movs	r3, r7
 8000ef8:	2210      	movs	r2, #16
 8000efa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000efc:	003b      	movs	r3, r7
 8000efe:	2200      	movs	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f02:	003b      	movs	r3, r7
 8000f04:	2201      	movs	r2, #1
 8000f06:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000f08:	003a      	movs	r2, r7
 8000f0a:	23a0      	movs	r3, #160	; 0xa0
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	0011      	movs	r1, r2
 8000f10:	0018      	movs	r0, r3
 8000f12:	f00b f9ab 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8000f16:	003b      	movs	r3, r7
 8000f18:	2240      	movs	r2, #64	; 0x40
 8000f1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f1c:	003b      	movs	r3, r7
 8000f1e:	2201      	movs	r2, #1
 8000f20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f22:	003b      	movs	r3, r7
 8000f24:	2203      	movs	r2, #3
 8000f26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f28:	003b      	movs	r3, r7
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f2e:	003b      	movs	r3, r7
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8000f34:	003a      	movs	r2, r7
 8000f36:	23a0      	movs	r3, #160	; 0xa0
 8000f38:	05db      	lsls	r3, r3, #23
 8000f3a:	0011      	movs	r1, r2
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f00b f995 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8000f42:	003b      	movs	r3, r7
 8000f44:	2280      	movs	r2, #128	; 0x80
 8000f46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f48:	003b      	movs	r3, r7
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4e:	003b      	movs	r3, r7
 8000f50:	2203      	movs	r2, #3
 8000f52:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f54:	003b      	movs	r3, r7
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f5a:	003b      	movs	r3, r7
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8000f60:	003a      	movs	r2, r7
 8000f62:	23a0      	movs	r3, #160	; 0xa0
 8000f64:	05db      	lsls	r3, r3, #23
 8000f66:	0011      	movs	r1, r2
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f00b f97f 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8000f6e:	003b      	movs	r3, r7
 8000f70:	2240      	movs	r2, #64	; 0x40
 8000f72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f74:	003b      	movs	r3, r7
 8000f76:	2201      	movs	r2, #1
 8000f78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7a:	003b      	movs	r3, r7
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f80:	003b      	movs	r3, r7
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f86:	003b      	movs	r3, r7
 8000f88:	2201      	movs	r2, #1
 8000f8a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	003b      	movs	r3, r7
 8000f8e:	4a30      	ldr	r2, [pc, #192]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000f90:	0019      	movs	r1, r3
 8000f92:	0010      	movs	r0, r2
 8000f94:	f00b f96a 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8000f98:	003b      	movs	r3, r7
 8000f9a:	2280      	movs	r2, #128	; 0x80
 8000f9c:	0112      	lsls	r2, r2, #4
 8000f9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fa0:	003b      	movs	r3, r7
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa6:	003b      	movs	r3, r7
 8000fa8:	2203      	movs	r2, #3
 8000faa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fac:	003b      	movs	r3, r7
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fb2:	003b      	movs	r3, r7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	003a      	movs	r2, r7
 8000fba:	23a0      	movs	r3, #160	; 0xa0
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f00b f953 	bl	800c26c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8000fc6:	003b      	movs	r3, r7
 8000fc8:	2280      	movs	r2, #128	; 0x80
 8000fca:	0152      	lsls	r2, r2, #5
 8000fcc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fce:	003b      	movs	r3, r7
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd4:	003b      	movs	r3, r7
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fda:	003b      	movs	r3, r7
 8000fdc:	2200      	movs	r2, #0
 8000fde:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fe0:	003b      	movs	r3, r7
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8000fe6:	003a      	movs	r2, r7
 8000fe8:	23a0      	movs	r3, #160	; 0xa0
 8000fea:	05db      	lsls	r3, r3, #23
 8000fec:	0011      	movs	r1, r2
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f00b f93c 	bl	800c26c <LL_GPIO_Init>
  /**/
    GPIO_InitStruct.Pin = KEY_4_Pin;
 8000ff4:	003b      	movs	r3, r7
 8000ff6:	2280      	movs	r2, #128	; 0x80
 8000ff8:	0192      	lsls	r2, r2, #6
 8000ffa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ffc:	003b      	movs	r3, r7
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001002:	003b      	movs	r3, r7
 8001004:	2201      	movs	r2, #1
 8001006:	611a      	str	r2, [r3, #16]
    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8001008:	003a      	movs	r2, r7
 800100a:	23a0      	movs	r3, #160	; 0xa0
 800100c:	05db      	lsls	r3, r3, #23
 800100e:	0011      	movs	r1, r2
 8001010:	0018      	movs	r0, r3
 8001012:	f00b f92b 	bl	800c26c <LL_GPIO_Init>
    /**/
      GPIO_InitStruct.Pin = KEY_5_Pin;
 8001016:	003b      	movs	r3, r7
 8001018:	2280      	movs	r2, #128	; 0x80
 800101a:	01d2      	lsls	r2, r2, #7
 800101c:	601a      	str	r2, [r3, #0]
      GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800101e:	003b      	movs	r3, r7
 8001020:	2200      	movs	r2, #0
 8001022:	605a      	str	r2, [r3, #4]
      GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001024:	003b      	movs	r3, r7
 8001026:	2201      	movs	r2, #1
 8001028:	611a      	str	r2, [r3, #16]
      LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 800102a:	003a      	movs	r2, r7
 800102c:	23a0      	movs	r3, #160	; 0xa0
 800102e:	05db      	lsls	r3, r3, #23
 8001030:	0011      	movs	r1, r2
 8001032:	0018      	movs	r0, r3
 8001034:	f00b f91a 	bl	800c26c <LL_GPIO_Init>
  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	031b      	lsls	r3, r3, #12
 800103c:	0018      	movs	r0, r3
 800103e:	f7ff fa69 	bl	8000514 <LL_SYSCFG_EnableFastModePlus>

}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	46bd      	mov	sp, r7
 8001046:	b006      	add	sp, #24
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	50000400 	.word	0x50000400
 8001050:	50000800 	.word	0x50000800

08001054 <USART2_RX_Callback>:
//    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
    /**/

void  USART2_RX_Callback(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8001058:	4b14      	ldr	r3, [pc, #80]	; (80010ac <USART2_RX_Callback+0x58>)
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff fa4c 	bl	80004f8 <LL_USART_ReceiveData9>
 8001060:	0003      	movs	r3, r0
 8001062:	001a      	movs	r2, r3
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <USART2_RX_Callback+0x5c>)
 8001066:	801a      	strh	r2, [r3, #0]
//	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
  ByteReceived=1;
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <USART2_RX_Callback+0x60>)
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
  if(dt1 & 0x100){
 800106e:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <USART2_RX_Callback+0x5c>)
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	001a      	movs	r2, r3
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	4013      	ands	r3, r2
 800107a:	d00a      	beq.n	8001092 <USART2_RX_Callback+0x3e>
	  cmd[0]=dt1;
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <USART2_RX_Callback+0x5c>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <USART2_RX_Callback+0x64>)
 8001084:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8001086:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <USART2_RX_Callback+0x68>)
 8001088:	2200      	movs	r2, #0
 800108a:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 800108c:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <USART2_RX_Callback+0x6c>)
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8001092:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <USART2_RX_Callback+0x6c>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d104      	bne.n	80010a4 <USART2_RX_Callback+0x50>
	  cmdReceive(dt1);
 800109a:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <USART2_RX_Callback+0x5c>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	0018      	movs	r0, r3
 80010a0:	f000 f8aa 	bl	80011f8 <cmdReceive>
  }
}
 80010a4:	46c0      	nop			; (mov r8, r8)
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	40004400 	.word	0x40004400
 80010b0:	200003fa 	.word	0x200003fa
 80010b4:	200003f8 	.word	0x200003f8
 80010b8:	200003c8 	.word	0x200003c8
 80010bc:	200003fc 	.word	0x200003fc
 80010c0:	200003f9 	.word	0x200003f9

080010c4 <HAL_SPI_RxHalfCpltCallback>:
//====================================================================================================================
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi2)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
//  	GPIOA->ODR &= ~(1 << 11);	//reset test 1
//  	decY=0x01;
//  			if(imY % 2 !=0){
//  				decY=0x02;
//  			}
  	if(cmdCur == 0x11)
 80010cc:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <HAL_SPI_RxHalfCpltCallback+0x7c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b11      	cmp	r3, #17
 80010d2:	d116      	bne.n	8001102 <HAL_SPI_RxHalfCpltCallback+0x3e>
  	{
  	GPIOA->ODR &= ~(1 << 6);	//reset cs of DISPLAY
 80010d4:	23a0      	movs	r3, #160	; 0xa0
 80010d6:	05db      	lsls	r3, r3, #23
 80010d8:	695a      	ldr	r2, [r3, #20]
 80010da:	23a0      	movs	r3, #160	; 0xa0
 80010dc:	05db      	lsls	r3, r3, #23
 80010de:	2140      	movs	r1, #64	; 0x40
 80010e0:	438a      	bics	r2, r1
 80010e2:	615a      	str	r2, [r3, #20]
  		GPIOA->ODR |= 1 << 7;	//set   dc of DISPLAY
 80010e4:	23a0      	movs	r3, #160	; 0xa0
 80010e6:	05db      	lsls	r3, r3, #23
 80010e8:	695a      	ldr	r2, [r3, #20]
 80010ea:	23a0      	movs	r3, #160	; 0xa0
 80010ec:	05db      	lsls	r3, r3, #23
 80010ee:	2180      	movs	r1, #128	; 0x80
 80010f0:	430a      	orrs	r2, r1
 80010f2:	615a      	str	r2, [r3, #20]
  		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,imLen);
 80010f4:	4b13      	ldr	r3, [pc, #76]	; (8001144 <HAL_SPI_RxHalfCpltCallback+0x80>)
 80010f6:	881a      	ldrh	r2, [r3, #0]
 80010f8:	4913      	ldr	r1, [pc, #76]	; (8001148 <HAL_SPI_RxHalfCpltCallback+0x84>)
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <HAL_SPI_RxHalfCpltCallback+0x88>)
 80010fc:	0018      	movs	r0, r3
 80010fe:	f00a f9c1 	bl	800b484 <HAL_USART_Transmit_DMA>
  	}
  	if(cmdCur == 0x12)
 8001102:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <HAL_SPI_RxHalfCpltCallback+0x7c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b12      	cmp	r3, #18
 8001108:	d116      	bne.n	8001138 <HAL_SPI_RxHalfCpltCallback+0x74>
  	{
  	GPIOA->ODR &= ~(1 << 6);	//reset cs of DISPLAY
 800110a:	23a0      	movs	r3, #160	; 0xa0
 800110c:	05db      	lsls	r3, r3, #23
 800110e:	695a      	ldr	r2, [r3, #20]
 8001110:	23a0      	movs	r3, #160	; 0xa0
 8001112:	05db      	lsls	r3, r3, #23
 8001114:	2140      	movs	r1, #64	; 0x40
 8001116:	438a      	bics	r2, r1
 8001118:	615a      	str	r2, [r3, #20]
  		GPIOA->ODR |= 1 << 7;	//set   dc of DISPLAY
 800111a:	23a0      	movs	r3, #160	; 0xa0
 800111c:	05db      	lsls	r3, r3, #23
 800111e:	695a      	ldr	r2, [r3, #20]
 8001120:	23a0      	movs	r3, #160	; 0xa0
 8001122:	05db      	lsls	r3, r3, #23
 8001124:	2180      	movs	r1, #128	; 0x80
 8001126:	430a      	orrs	r2, r1
 8001128:	615a      	str	r2, [r3, #20]
  		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,imLen);
 800112a:	4b06      	ldr	r3, [pc, #24]	; (8001144 <HAL_SPI_RxHalfCpltCallback+0x80>)
 800112c:	881a      	ldrh	r2, [r3, #0]
 800112e:	4906      	ldr	r1, [pc, #24]	; (8001148 <HAL_SPI_RxHalfCpltCallback+0x84>)
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_SPI_RxHalfCpltCallback+0x88>)
 8001132:	0018      	movs	r0, r3
 8001134:	f00a f9a6 	bl	800b484 <HAL_USART_Transmit_DMA>
//  	{
//
////  	  		HAL_I2S_Transmit_DMA(&hi2s1, MEM_Buffer,len*2);
//	}

}
 8001138:	46c0      	nop			; (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b002      	add	sp, #8
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200003ff 	.word	0x200003ff
 8001144:	20000402 	.word	0x20000402
 8001148:	20000404 	.word	0x20000404
 800114c:	200002e0 	.word	0x200002e0

08001150 <HAL_SPI_RxCpltCallback>:
//==========================================================
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi2)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
//	if(cmd2Execute==0x11){
		GPIOB->ODR |= 1 << 9; // set cs
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_SPI_RxCpltCallback+0x20>)
 800115a:	695a      	ldr	r2, [r3, #20]
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <HAL_SPI_RxCpltCallback+0x20>)
 800115e:	2180      	movs	r1, #128	; 0x80
 8001160:	0089      	lsls	r1, r1, #2
 8001162:	430a      	orrs	r2, r1
 8001164:	615a      	str	r2, [r3, #20]

//	}
//	if(cmd2Execute==0x14){
//return;
//	}
}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	50000400 	.word	0x50000400

08001174 <HAL_USART_TxCpltCallback>:
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	while(!(USART3->ISR & USART_ISR_TXE)){};
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <HAL_USART_TxCpltCallback+0x50>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	4013      	ands	r3, r2
 8001186:	d0fa      	beq.n	800117e <HAL_USART_TxCpltCallback+0xa>
	GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001188:	23a0      	movs	r3, #160	; 0xa0
 800118a:	05db      	lsls	r3, r3, #23
 800118c:	695a      	ldr	r2, [r3, #20]
 800118e:	23a0      	movs	r3, #160	; 0xa0
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	2180      	movs	r1, #128	; 0x80
 8001194:	438a      	bics	r2, r1
 8001196:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set Display CS
 8001198:	23a0      	movs	r3, #160	; 0xa0
 800119a:	05db      	lsls	r3, r3, #23
 800119c:	695a      	ldr	r2, [r3, #20]
 800119e:	23a0      	movs	r3, #160	; 0xa0
 80011a0:	05db      	lsls	r3, r3, #23
 80011a2:	2140      	movs	r1, #64	; 0x40
 80011a4:	430a      	orrs	r2, r1
 80011a6:	615a      	str	r2, [r3, #20]

//	while(BFEN==0){};
	cmd2Execute=0;
 80011a8:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <HAL_USART_TxCpltCallback+0x54>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
	GPIOC->ODR |= 1 << 6;	//set BF
 80011ae:	4b07      	ldr	r3, [pc, #28]	; (80011cc <HAL_USART_TxCpltCallback+0x58>)
 80011b0:	695a      	ldr	r2, [r3, #20]
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_USART_TxCpltCallback+0x58>)
 80011b4:	2140      	movs	r1, #64	; 0x40
 80011b6:	430a      	orrs	r2, r1
 80011b8:	615a      	str	r2, [r3, #20]

}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	46bd      	mov	sp, r7
 80011be:	b002      	add	sp, #8
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	40004800 	.word	0x40004800
 80011c8:	200003fe 	.word	0x200003fe
 80011cc:	50000800 	.word	0x50000800

080011d0 <HAL_I2S_TxHalfCpltCallback>:
	//	cmd2Execute=0;
//	GPIOC->ODR |= 1 << 6;	//set BF
}
//======================================================================================================================
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	sound_half_transfer_callback();
 80011d8:	f001 fc98 	bl	8002b0c <sound_half_transfer_callback>
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b002      	add	sp, #8
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_I2S_TxCpltCallback>:
//======================================================================================================================
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	sound_full_transfer_callback();
 80011ec:	f001 fc98 	bl	8002b20 <sound_full_transfer_callback>
}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b002      	add	sp, #8
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <cmdReceive>:
//=======================================================================================================================
	void cmdReceive (uint16_t dt1)
	{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	0002      	movs	r2, r0
 8001200:	1dbb      	adds	r3, r7, #6
 8001202:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 8001204:	230f      	movs	r3, #15
 8001206:	18fb      	adds	r3, r7, r3
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 800120c:	46c0      	nop			; (mov r8, r8)
 800120e:	4b39      	ldr	r3, [pc, #228]	; (80012f4 <cmdReceive+0xfc>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0fb      	beq.n	800120e <cmdReceive+0x16>
	  ByteReceived=0;
 8001216:	4b37      	ldr	r3, [pc, #220]	; (80012f4 <cmdReceive+0xfc>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 800121c:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <cmdReceive+0x100>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	001a      	movs	r2, r3
 8001222:	1dbb      	adds	r3, r7, #6
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	b2d9      	uxtb	r1, r3
 8001228:	4b34      	ldr	r3, [pc, #208]	; (80012fc <cmdReceive+0x104>)
 800122a:	5499      	strb	r1, [r3, r2]
//	  if(dt1==0x110){
//		  BFEN=0;
//	  }
	  ind++;
 800122c:	4b32      	ldr	r3, [pc, #200]	; (80012f8 <cmdReceive+0x100>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b30      	ldr	r3, [pc, #192]	; (80012f8 <cmdReceive+0x100>)
 8001236:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 8001238:	4b2f      	ldr	r3, [pc, #188]	; (80012f8 <cmdReceive+0x100>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d04f      	beq.n	80012e0 <cmdReceive+0xe8>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 8001240:	4b2d      	ldr	r3, [pc, #180]	; (80012f8 <cmdReceive+0x100>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	001a      	movs	r2, r3
 8001246:	4b2d      	ldr	r3, [pc, #180]	; (80012fc <cmdReceive+0x104>)
 8001248:	785b      	ldrb	r3, [r3, #1]
 800124a:	3301      	adds	r3, #1
 800124c:	429a      	cmp	r2, r3
 800124e:	dd47      	ble.n	80012e0 <cmdReceive+0xe8>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 8001250:	230f      	movs	r3, #15
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	e00f      	b.n	800127a <cmdReceive+0x82>
				 inputCS+=cmd[i];
 800125a:	210f      	movs	r1, #15
 800125c:	187b      	adds	r3, r7, r1
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4a26      	ldr	r2, [pc, #152]	; (80012fc <cmdReceive+0x104>)
 8001262:	5cd2      	ldrb	r2, [r2, r3]
 8001264:	4b26      	ldr	r3, [pc, #152]	; (8001300 <cmdReceive+0x108>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	18d3      	adds	r3, r2, r3
 800126a:	b2da      	uxtb	r2, r3
 800126c:	4b24      	ldr	r3, [pc, #144]	; (8001300 <cmdReceive+0x108>)
 800126e:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 8001270:	187b      	adds	r3, r7, r1
 8001272:	781a      	ldrb	r2, [r3, #0]
 8001274:	187b      	adds	r3, r7, r1
 8001276:	3201      	adds	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	4b20      	ldr	r3, [pc, #128]	; (80012fc <cmdReceive+0x104>)
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	210f      	movs	r1, #15
 8001282:	187b      	adds	r3, r7, r1
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	429a      	cmp	r2, r3
 8001288:	dae7      	bge.n	800125a <cmdReceive+0x62>
			 }
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <cmdReceive+0x108>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d022      	beq.n	80012d8 <cmdReceive+0xe0>
 8001292:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <cmdReceive+0x100>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	001a      	movs	r2, r3
 8001298:	4b18      	ldr	r3, [pc, #96]	; (80012fc <cmdReceive+0x104>)
 800129a:	785b      	ldrb	r3, [r3, #1]
 800129c:	3302      	adds	r3, #2
 800129e:	429a      	cmp	r2, r3
 80012a0:	d11a      	bne.n	80012d8 <cmdReceive+0xe0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
				 firstByteReceived=0;
 80012a2:	4b18      	ldr	r3, [pc, #96]	; (8001304 <cmdReceive+0x10c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
				 				 for (i=0;i<cmd[1]+2;i++){
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
 80012ae:	e00a      	b.n	80012c6 <cmdReceive+0xce>
				 					 cmd[i]=0;
 80012b0:	200f      	movs	r0, #15
 80012b2:	183b      	adds	r3, r7, r0
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4a11      	ldr	r2, [pc, #68]	; (80012fc <cmdReceive+0x104>)
 80012b8:	2100      	movs	r1, #0
 80012ba:	54d1      	strb	r1, [r2, r3]
				 				 for (i=0;i<cmd[1]+2;i++){
 80012bc:	183b      	adds	r3, r7, r0
 80012be:	781a      	ldrb	r2, [r3, #0]
 80012c0:	183b      	adds	r3, r7, r0
 80012c2:	3201      	adds	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <cmdReceive+0x104>)
 80012c8:	785b      	ldrb	r3, [r3, #1]
 80012ca:	1c5a      	adds	r2, r3, #1
 80012cc:	230f      	movs	r3, #15
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	daec      	bge.n	80012b0 <cmdReceive+0xb8>
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 80012d6:	e003      	b.n	80012e0 <cmdReceive+0xe8>
				 				 }
			 }
			 else{
				 answer2CPU(cmd);
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <cmdReceive+0x104>)
 80012da:	0018      	movs	r0, r3
 80012dc:	f000 fb60 	bl	80019a0 <answer2CPU>
//				 GPIOC->ODR |= 1 << 6;	//set BF
//			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <cmdReceive+0x110>)
 80012e2:	6a1a      	ldr	r2, [r3, #32]
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <cmdReceive+0x110>)
 80012e6:	2108      	movs	r1, #8
 80012e8:	430a      	orrs	r2, r1
 80012ea:	621a      	str	r2, [r3, #32]
	}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b004      	add	sp, #16
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	200003f8 	.word	0x200003f8
 80012f8:	200003fc 	.word	0x200003fc
 80012fc:	200003c8 	.word	0x200003c8
 8001300:	20000401 	.word	0x20000401
 8001304:	200003f9 	.word	0x200003f9
 8001308:	40004400 	.word	0x40004400

0800130c <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	1dfb      	adds	r3, r7, #7
 8001316:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 8001318:	1df9      	adds	r1, r7, #7
 800131a:	4804      	ldr	r0, [pc, #16]	; (800132c <USART_AS_SPI_sendCMD+0x20>)
 800131c:	230a      	movs	r3, #10
 800131e:	2201      	movs	r2, #1
 8001320:	f009 fff2 	bl	800b308 <HAL_USART_Transmit>
		}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200002e0 	.word	0x200002e0

08001330 <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 8001334:	4b4a      	ldr	r3, [pc, #296]	; (8001460 <weoInit+0x130>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b49      	ldr	r3, [pc, #292]	; (8001460 <weoInit+0x130>)
 800133a:	2101      	movs	r1, #1
 800133c:	438a      	bics	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 8001340:	4b47      	ldr	r3, [pc, #284]	; (8001460 <weoInit+0x130>)
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	4b46      	ldr	r3, [pc, #280]	; (8001460 <weoInit+0x130>)
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	0309      	lsls	r1, r1, #12
 800134a:	430a      	orrs	r2, r1
 800134c:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 800134e:	4b44      	ldr	r3, [pc, #272]	; (8001460 <weoInit+0x130>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4b43      	ldr	r3, [pc, #268]	; (8001460 <weoInit+0x130>)
 8001354:	2101      	movs	r1, #1
 8001356:	430a      	orrs	r2, r1
 8001358:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 800135a:	2001      	movs	r0, #1
 800135c:	f003 fa2e 	bl	80047bc <HAL_Delay>
		HAL_Delay(1);
 8001360:	2001      	movs	r0, #1
 8001362:	f003 fa2b 	bl	80047bc <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001366:	4b3f      	ldr	r3, [pc, #252]	; (8001464 <weoInit+0x134>)
 8001368:	2100      	movs	r1, #0
 800136a:	0018      	movs	r0, r3
 800136c:	f008 fef8 	bl	800a160 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 8001370:	2001      	movs	r0, #1
 8001372:	f003 fa23 	bl	80047bc <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001376:	23a0      	movs	r3, #160	; 0xa0
 8001378:	05db      	lsls	r3, r3, #23
 800137a:	695a      	ldr	r2, [r3, #20]
 800137c:	23a0      	movs	r3, #160	; 0xa0
 800137e:	05db      	lsls	r3, r3, #23
 8001380:	2140      	movs	r1, #64	; 0x40
 8001382:	438a      	bics	r2, r1
 8001384:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001386:	23a0      	movs	r3, #160	; 0xa0
 8001388:	05db      	lsls	r3, r3, #23
 800138a:	695a      	ldr	r2, [r3, #20]
 800138c:	23a0      	movs	r3, #160	; 0xa0
 800138e:	05db      	lsls	r3, r3, #23
 8001390:	2180      	movs	r1, #128	; 0x80
 8001392:	438a      	bics	r2, r1
 8001394:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 8001396:	20af      	movs	r0, #175	; 0xaf
 8001398:	f7ff ffb8 	bl	800130c <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0xB6);	//Set Second precharge Period
//		USART_AS_SPI_sendCMD(0x0F);	// 0x00 - 0x0F availible default = 0x04 = 0b0100
//		USART_AS_SPI_sendCMD(0xBC);	//Set Vp
//		USART_AS_SPI_sendCMD(0x08);	// 0x05 - default

		USART_AS_SPI_sendCMD(0xB8);
 800139c:	20b8      	movs	r0, #184	; 0xb8
 800139e:	f7ff ffb5 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0);
 80013a2:	2000      	movs	r0, #0
 80013a4:	f7ff ffb2 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0);
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff ffaf 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(1);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f7ff ffac 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(2);
 80013b4:	2002      	movs	r0, #2
 80013b6:	f7ff ffa9 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(4);
 80013ba:	2004      	movs	r0, #4
 80013bc:	f7ff ffa6 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(7);
 80013c0:	2007      	movs	r0, #7
 80013c2:	f7ff ffa3 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(11);
 80013c6:	200b      	movs	r0, #11
 80013c8:	f7ff ffa0 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(14);
 80013cc:	200e      	movs	r0, #14
 80013ce:	f7ff ff9d 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(18);
 80013d2:	2012      	movs	r0, #18
 80013d4:	f7ff ff9a 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(23);
 80013d8:	2017      	movs	r0, #23
 80013da:	f7ff ff97 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(27);
 80013de:	201b      	movs	r0, #27
 80013e0:	f7ff ff94 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(33);
 80013e4:	2021      	movs	r0, #33	; 0x21
 80013e6:	f7ff ff91 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(40);
 80013ea:	2028      	movs	r0, #40	; 0x28
 80013ec:	f7ff ff8e 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(49);
 80013f0:	2031      	movs	r0, #49	; 0x31
 80013f2:	f7ff ff8b 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(63);
 80013f6:	203f      	movs	r0, #63	; 0x3f
 80013f8:	f7ff ff88 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 80013fc:	20a0      	movs	r0, #160	; 0xa0
 80013fe:	f7ff ff85 	bl	800130c <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 8001402:	2051      	movs	r0, #81	; 0x51
 8001404:	f7ff ff82 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8001408:	2081      	movs	r0, #129	; 0x81
 800140a:	f7ff ff7f 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 800140e:	20ff      	movs	r0, #255	; 0xff
 8001410:	f7ff ff7c 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 8001414:	20a1      	movs	r0, #161	; 0xa1
 8001416:	f7ff ff79 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff ff76 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 8001420:	20a2      	movs	r0, #162	; 0xa2
 8001422:	f7ff ff73 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 8001426:	2000      	movs	r0, #0
 8001428:	f7ff ff70 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 800142c:	20a8      	movs	r0, #168	; 0xa8
 800142e:	f7ff ff6d 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 8001432:	207f      	movs	r0, #127	; 0x7f
 8001434:	f7ff ff6a 	bl	800130c <USART_AS_SPI_sendCMD>


//		USART_AS_SPI_sendCMD(0xFF);
//		USART_AS_SPI_sendCMD(0xFF);
		GPIOA->ODR |= 1 << 7;	//set dc
 8001438:	23a0      	movs	r3, #160	; 0xa0
 800143a:	05db      	lsls	r3, r3, #23
 800143c:	695a      	ldr	r2, [r3, #20]
 800143e:	23a0      	movs	r3, #160	; 0xa0
 8001440:	05db      	lsls	r3, r3, #23
 8001442:	2180      	movs	r1, #128	; 0x80
 8001444:	430a      	orrs	r2, r1
 8001446:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 8001448:	23a0      	movs	r3, #160	; 0xa0
 800144a:	05db      	lsls	r3, r3, #23
 800144c:	695a      	ldr	r2, [r3, #20]
 800144e:	23a0      	movs	r3, #160	; 0xa0
 8001450:	05db      	lsls	r3, r3, #23
 8001452:	2140      	movs	r1, #64	; 0x40
 8001454:	430a      	orrs	r2, r1
 8001456:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 8001458:	46c0      	nop			; (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	46c0      	nop			; (mov r8, r8)
 8001460:	40004800 	.word	0x40004800
 8001464:	20000294 	.word	0x20000294

08001468 <weoClear>:
	void weoClear(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800146e:	23a0      	movs	r3, #160	; 0xa0
 8001470:	05db      	lsls	r3, r3, #23
 8001472:	695a      	ldr	r2, [r3, #20]
 8001474:	23a0      	movs	r3, #160	; 0xa0
 8001476:	05db      	lsls	r3, r3, #23
 8001478:	2140      	movs	r1, #64	; 0x40
 800147a:	438a      	bics	r2, r1
 800147c:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 800147e:	23a0      	movs	r3, #160	; 0xa0
 8001480:	05db      	lsls	r3, r3, #23
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	23a0      	movs	r3, #160	; 0xa0
 8001486:	05db      	lsls	r3, r3, #23
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	438a      	bics	r2, r1
 800148c:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800148e:	2075      	movs	r0, #117	; 0x75
 8001490:	f7ff ff3c 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff ff39 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 800149a:	207f      	movs	r0, #127	; 0x7f
 800149c:	f7ff ff36 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80014a0:	2015      	movs	r0, #21
 80014a2:	f7ff ff33 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 80014a6:	2000      	movs	r0, #0
 80014a8:	f7ff ff30 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 80014ac:	207f      	movs	r0, #127	; 0x7f
 80014ae:	f7ff ff2d 	bl	800130c <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 80014b2:	23a0      	movs	r3, #160	; 0xa0
 80014b4:	05db      	lsls	r3, r3, #23
 80014b6:	695a      	ldr	r2, [r3, #20]
 80014b8:	23a0      	movs	r3, #160	; 0xa0
 80014ba:	05db      	lsls	r3, r3, #23
 80014bc:	2140      	movs	r1, #64	; 0x40
 80014be:	438a      	bics	r2, r1
 80014c0:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 80014c2:	23a0      	movs	r3, #160	; 0xa0
 80014c4:	05db      	lsls	r3, r3, #23
 80014c6:	695a      	ldr	r2, [r3, #20]
 80014c8:	23a0      	movs	r3, #160	; 0xa0
 80014ca:	05db      	lsls	r3, r3, #23
 80014cc:	2180      	movs	r1, #128	; 0x80
 80014ce:	430a      	orrs	r2, r1
 80014d0:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 80014d2:	1dbb      	adds	r3, r7, #6
 80014d4:	2200      	movs	r2, #0
 80014d6:	801a      	strh	r2, [r3, #0]
 80014d8:	e00d      	b.n	80014f6 <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <weoClear+0xc0>)
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	2280      	movs	r2, #128	; 0x80
 80014e2:	4013      	ands	r3, r2
 80014e4:	d0fa      	beq.n	80014dc <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <weoClear+0xc0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 80014ec:	1dbb      	adds	r3, r7, #6
 80014ee:	881a      	ldrh	r2, [r3, #0]
 80014f0:	1dbb      	adds	r3, r7, #6
 80014f2:	3201      	adds	r2, #1
 80014f4:	801a      	strh	r2, [r3, #0]
 80014f6:	1dbb      	adds	r3, r7, #6
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	4a0c      	ldr	r2, [pc, #48]	; (800152c <weoClear+0xc4>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d9ec      	bls.n	80014da <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 8001500:	23a0      	movs	r3, #160	; 0xa0
 8001502:	05db      	lsls	r3, r3, #23
 8001504:	695a      	ldr	r2, [r3, #20]
 8001506:	23a0      	movs	r3, #160	; 0xa0
 8001508:	05db      	lsls	r3, r3, #23
 800150a:	2180      	movs	r1, #128	; 0x80
 800150c:	438a      	bics	r2, r1
 800150e:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 8001510:	23a0      	movs	r3, #160	; 0xa0
 8001512:	05db      	lsls	r3, r3, #23
 8001514:	695a      	ldr	r2, [r3, #20]
 8001516:	23a0      	movs	r3, #160	; 0xa0
 8001518:	05db      	lsls	r3, r3, #23
 800151a:	2140      	movs	r1, #64	; 0x40
 800151c:	430a      	orrs	r2, r1
 800151e:	615a      	str	r2, [r3, #20]
	}
 8001520:	46c0      	nop			; (mov r8, r8)
 8001522:	46bd      	mov	sp, r7
 8001524:	b002      	add	sp, #8
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40004800 	.word	0x40004800
 800152c:	00002001 	.word	0x00002001

08001530 <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char contrast,
				uint8_t MEM_Buffer[]) {
 8001530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	0005      	movs	r5, r0
 8001538:	000c      	movs	r4, r1
 800153a:	0010      	movs	r0, r2
 800153c:	0019      	movs	r1, r3
 800153e:	1dfb      	adds	r3, r7, #7
 8001540:	1c2a      	adds	r2, r5, #0
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	1dbb      	adds	r3, r7, #6
 8001546:	1c22      	adds	r2, r4, #0
 8001548:	701a      	strb	r2, [r3, #0]
 800154a:	1d7b      	adds	r3, r7, #5
 800154c:	1c02      	adds	r2, r0, #0
 800154e:	701a      	strb	r2, [r3, #0]
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	1c0a      	adds	r2, r1, #0
 8001554:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 8001556:	240e      	movs	r4, #14
 8001558:	193b      	adds	r3, r7, r4
 800155a:	2200      	movs	r2, #0
 800155c:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 800155e:	1dfb      	adds	r3, r7, #7
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	b25b      	sxtb	r3, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	da00      	bge.n	800156a <weoDrawRectangleFilled+0x3a>
 8001568:	e0c2      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
 800156a:	1dbb      	adds	r3, r7, #6
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	b25b      	sxtb	r3, r3
 8001570:	2b00      	cmp	r3, #0
 8001572:	da00      	bge.n	8001576 <weoDrawRectangleFilled+0x46>
 8001574:	e0bc      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 8001576:	1d7b      	adds	r3, r7, #5
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b25b      	sxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	da00      	bge.n	8001582 <weoDrawRectangleFilled+0x52>
 8001580:	e0b6      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	b25b      	sxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	da00      	bge.n	800158e <weoDrawRectangleFilled+0x5e>
 800158c:	e0b0      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
				return;
			}

			start_x_New=start_x;
 800158e:	250d      	movs	r5, #13
 8001590:	197b      	adds	r3, r7, r5
 8001592:	1dfa      	adds	r2, r7, #7
 8001594:	7812      	ldrb	r2, [r2, #0]
 8001596:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 8001598:	260c      	movs	r6, #12
 800159a:	19bb      	adds	r3, r7, r6
 800159c:	1d3a      	adds	r2, r7, #4
 800159e:	7812      	ldrb	r2, [r2, #0]
 80015a0:	217f      	movs	r1, #127	; 0x7f
 80015a2:	1a8a      	subs	r2, r1, r2
 80015a4:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 80015a6:	230b      	movs	r3, #11
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	1d7a      	adds	r2, r7, #5
 80015ac:	7812      	ldrb	r2, [r2, #0]
 80015ae:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 80015b0:	220a      	movs	r2, #10
 80015b2:	18bb      	adds	r3, r7, r2
 80015b4:	1dba      	adds	r2, r7, #6
 80015b6:	7812      	ldrb	r2, [r2, #0]
 80015b8:	217f      	movs	r1, #127	; 0x7f
 80015ba:	1a8a      	subs	r2, r1, r2
 80015bc:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 80015be:	23a0      	movs	r3, #160	; 0xa0
 80015c0:	05db      	lsls	r3, r3, #23
 80015c2:	695a      	ldr	r2, [r3, #20]
 80015c4:	23a0      	movs	r3, #160	; 0xa0
 80015c6:	05db      	lsls	r3, r3, #23
 80015c8:	2140      	movs	r1, #64	; 0x40
 80015ca:	438a      	bics	r2, r1
 80015cc:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 80015ce:	23a0      	movs	r3, #160	; 0xa0
 80015d0:	05db      	lsls	r3, r3, #23
 80015d2:	695a      	ldr	r2, [r3, #20]
 80015d4:	23a0      	movs	r3, #160	; 0xa0
 80015d6:	05db      	lsls	r3, r3, #23
 80015d8:	2180      	movs	r1, #128	; 0x80
 80015da:	438a      	bics	r2, r1
 80015dc:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80015de:	2075      	movs	r0, #117	; 0x75
 80015e0:	f7ff fe94 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New);
 80015e4:	197b      	adds	r3, r7, r5
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	0018      	movs	r0, r3
 80015ea:	f7ff fe8f 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New);
 80015ee:	230b      	movs	r3, #11
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	0018      	movs	r0, r3
 80015f6:	f7ff fe89 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80015fa:	2015      	movs	r0, #21
 80015fc:	f7ff fe86 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 8001600:	19bb      	adds	r3, r7, r6
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	085b      	lsrs	r3, r3, #1
 8001606:	b2db      	uxtb	r3, r3
 8001608:	0018      	movs	r0, r3
 800160a:	f7ff fe7f 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 800160e:	220a      	movs	r2, #10
 8001610:	18bb      	adds	r3, r7, r2
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	085b      	lsrs	r3, r3, #1
 8001616:	b2db      	uxtb	r3, r3
 8001618:	0018      	movs	r0, r3
 800161a:	f7ff fe77 	bl	800130c <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 800161e:	23a0      	movs	r3, #160	; 0xa0
 8001620:	05db      	lsls	r3, r3, #23
 8001622:	695a      	ldr	r2, [r3, #20]
 8001624:	23a0      	movs	r3, #160	; 0xa0
 8001626:	05db      	lsls	r3, r3, #23
 8001628:	2180      	movs	r1, #128	; 0x80
 800162a:	430a      	orrs	r2, r1
 800162c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 800162e:	23a0      	movs	r3, #160	; 0xa0
 8001630:	05db      	lsls	r3, r3, #23
 8001632:	695a      	ldr	r2, [r3, #20]
 8001634:	23a0      	movs	r3, #160	; 0xa0
 8001636:	05db      	lsls	r3, r3, #23
 8001638:	2140      	movs	r1, #64	; 0x40
 800163a:	430a      	orrs	r2, r1
 800163c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800163e:	23a0      	movs	r3, #160	; 0xa0
 8001640:	05db      	lsls	r3, r3, #23
 8001642:	695a      	ldr	r2, [r3, #20]
 8001644:	23a0      	movs	r3, #160	; 0xa0
 8001646:	05db      	lsls	r3, r3, #23
 8001648:	2140      	movs	r1, #64	; 0x40
 800164a:	438a      	bics	r2, r1
 800164c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 800164e:	23a0      	movs	r3, #160	; 0xa0
 8001650:	05db      	lsls	r3, r3, #23
 8001652:	695a      	ldr	r2, [r3, #20]
 8001654:	23a0      	movs	r3, #160	; 0xa0
 8001656:	05db      	lsls	r3, r3, #23
 8001658:	2180      	movs	r1, #128	; 0x80
 800165a:	430a      	orrs	r2, r1
 800165c:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1)+1);i++) {
 800165e:	193b      	adds	r3, r7, r4
 8001660:	2200      	movs	r2, #0
 8001662:	801a      	strh	r2, [r3, #0]
 8001664:	e012      	b.n	800168c <weoDrawRectangleFilled+0x15c>
//			for (i = 0; i < len;i++) {
				while(!(USART3->ISR & USART_ISR_TXE)){};
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <weoDrawRectangleFilled+0x1c8>)
 800166a:	69db      	ldr	r3, [r3, #28]
 800166c:	2280      	movs	r2, #128	; 0x80
 800166e:	4013      	ands	r3, r2
 8001670:	d0fa      	beq.n	8001668 <weoDrawRectangleFilled+0x138>
				USART3->TDR =MEM_Buffer[i];
 8001672:	210e      	movs	r1, #14
 8001674:	187b      	adds	r3, r7, r1
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800167a:	18d3      	adds	r3, r2, r3
 800167c:	781a      	ldrb	r2, [r3, #0]
 800167e:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <weoDrawRectangleFilled+0x1c8>)
 8001680:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1)+1);i++) {
 8001682:	187b      	adds	r3, r7, r1
 8001684:	881a      	ldrh	r2, [r3, #0]
 8001686:	187b      	adds	r3, r7, r1
 8001688:	3201      	adds	r2, #1
 800168a:	801a      	strh	r2, [r3, #0]
 800168c:	230b      	movs	r3, #11
 800168e:	18fb      	adds	r3, r7, r3
 8001690:	781a      	ldrb	r2, [r3, #0]
 8001692:	230d      	movs	r3, #13
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	3301      	adds	r3, #1
 800169c:	220a      	movs	r2, #10
 800169e:	18ba      	adds	r2, r7, r2
 80016a0:	7812      	ldrb	r2, [r2, #0]
 80016a2:	0852      	lsrs	r2, r2, #1
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	0011      	movs	r1, r2
 80016a8:	220c      	movs	r2, #12
 80016aa:	18ba      	adds	r2, r7, r2
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	0852      	lsrs	r2, r2, #1
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	1a8a      	subs	r2, r1, r2
 80016b4:	3201      	adds	r2, #1
 80016b6:	435a      	muls	r2, r3
 80016b8:	230e      	movs	r3, #14
 80016ba:	18fb      	adds	r3, r7, r3
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	dad1      	bge.n	8001666 <weoDrawRectangleFilled+0x136>
			}
			while(!(USART3->ISR & USART_ISR_TXE)){};
 80016c2:	46c0      	nop			; (mov r8, r8)
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <weoDrawRectangleFilled+0x1c8>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	4013      	ands	r3, r2
 80016cc:	d0fa      	beq.n	80016c4 <weoDrawRectangleFilled+0x194>
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 80016ce:	23a0      	movs	r3, #160	; 0xa0
 80016d0:	05db      	lsls	r3, r3, #23
 80016d2:	695a      	ldr	r2, [r3, #20]
 80016d4:	23a0      	movs	r3, #160	; 0xa0
 80016d6:	05db      	lsls	r3, r3, #23
 80016d8:	2180      	movs	r1, #128	; 0x80
 80016da:	438a      	bics	r2, r1
 80016dc:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80016de:	23a0      	movs	r3, #160	; 0xa0
 80016e0:	05db      	lsls	r3, r3, #23
 80016e2:	695a      	ldr	r2, [r3, #20]
 80016e4:	23a0      	movs	r3, #160	; 0xa0
 80016e6:	05db      	lsls	r3, r3, #23
 80016e8:	2140      	movs	r1, #64	; 0x40
 80016ea:	430a      	orrs	r2, r1
 80016ec:	615a      	str	r2, [r3, #20]
 80016ee:	e000      	b.n	80016f2 <weoDrawRectangleFilled+0x1c2>
				return;
 80016f0:	46c0      	nop			; (mov r8, r8)
		}
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b005      	add	sp, #20
 80016f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016f8:	40004800 	.word	0x40004800

080016fc <weoDrawRectangleInit>:
//========================================================================================================================
	void weoDrawRectangleInit(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y) {
 80016fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	0005      	movs	r5, r0
 8001704:	000c      	movs	r4, r1
 8001706:	0010      	movs	r0, r2
 8001708:	0019      	movs	r1, r3
 800170a:	1dfb      	adds	r3, r7, #7
 800170c:	1c2a      	adds	r2, r5, #0
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	1dbb      	adds	r3, r7, #6
 8001712:	1c22      	adds	r2, r4, #0
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	1d7b      	adds	r3, r7, #5
 8001718:	1c02      	adds	r2, r0, #0
 800171a:	701a      	strb	r2, [r3, #0]
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	1c0a      	adds	r2, r1, #0
 8001720:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 8001722:	230e      	movs	r3, #14
 8001724:	18fb      	adds	r3, r7, r3
 8001726:	2200      	movs	r2, #0
 8001728:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 800172a:	1dfb      	adds	r3, r7, #7
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b25b      	sxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	db66      	blt.n	8001802 <weoDrawRectangleInit+0x106>
 8001734:	1dbb      	adds	r3, r7, #6
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	b25b      	sxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	db61      	blt.n	8001802 <weoDrawRectangleInit+0x106>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 800173e:	1d7b      	adds	r3, r7, #5
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b25b      	sxtb	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	db5c      	blt.n	8001802 <weoDrawRectangleInit+0x106>
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b25b      	sxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	db57      	blt.n	8001802 <weoDrawRectangleInit+0x106>
				return;
			}
			start_x_New=start_x;
 8001752:	240d      	movs	r4, #13
 8001754:	193b      	adds	r3, r7, r4
 8001756:	1dfa      	adds	r2, r7, #7
 8001758:	7812      	ldrb	r2, [r2, #0]
 800175a:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 800175c:	250c      	movs	r5, #12
 800175e:	197b      	adds	r3, r7, r5
 8001760:	1d3a      	adds	r2, r7, #4
 8001762:	7812      	ldrb	r2, [r2, #0]
 8001764:	217f      	movs	r1, #127	; 0x7f
 8001766:	1a8a      	subs	r2, r1, r2
 8001768:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800176a:	260b      	movs	r6, #11
 800176c:	19bb      	adds	r3, r7, r6
 800176e:	1d7a      	adds	r2, r7, #5
 8001770:	7812      	ldrb	r2, [r2, #0]
 8001772:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8001774:	230a      	movs	r3, #10
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	1dba      	adds	r2, r7, #6
 800177a:	7812      	ldrb	r2, [r2, #0]
 800177c:	217f      	movs	r1, #127	; 0x7f
 800177e:	1a8a      	subs	r2, r1, r2
 8001780:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001782:	23a0      	movs	r3, #160	; 0xa0
 8001784:	05db      	lsls	r3, r3, #23
 8001786:	695a      	ldr	r2, [r3, #20]
 8001788:	23a0      	movs	r3, #160	; 0xa0
 800178a:	05db      	lsls	r3, r3, #23
 800178c:	2140      	movs	r1, #64	; 0x40
 800178e:	438a      	bics	r2, r1
 8001790:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001792:	23a0      	movs	r3, #160	; 0xa0
 8001794:	05db      	lsls	r3, r3, #23
 8001796:	695a      	ldr	r2, [r3, #20]
 8001798:	23a0      	movs	r3, #160	; 0xa0
 800179a:	05db      	lsls	r3, r3, #23
 800179c:	2180      	movs	r1, #128	; 0x80
 800179e:	438a      	bics	r2, r1
 80017a0:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80017a2:	2075      	movs	r0, #117	; 0x75
 80017a4:	f7ff fdb2 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New);
 80017a8:	193b      	adds	r3, r7, r4
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	0018      	movs	r0, r3
 80017ae:	f7ff fdad 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New);
 80017b2:	19bb      	adds	r3, r7, r6
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	0018      	movs	r0, r3
 80017b8:	f7ff fda8 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80017bc:	2015      	movs	r0, #21
 80017be:	f7ff fda5 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 80017c2:	197b      	adds	r3, r7, r5
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	0018      	movs	r0, r3
 80017cc:	f7ff fd9e 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 80017d0:	230a      	movs	r3, #10
 80017d2:	18fb      	adds	r3, r7, r3
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	085b      	lsrs	r3, r3, #1
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	0018      	movs	r0, r3
 80017dc:	f7ff fd96 	bl	800130c <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 80017e0:	23a0      	movs	r3, #160	; 0xa0
 80017e2:	05db      	lsls	r3, r3, #23
 80017e4:	695a      	ldr	r2, [r3, #20]
 80017e6:	23a0      	movs	r3, #160	; 0xa0
 80017e8:	05db      	lsls	r3, r3, #23
 80017ea:	2180      	movs	r1, #128	; 0x80
 80017ec:	430a      	orrs	r2, r1
 80017ee:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80017f0:	23a0      	movs	r3, #160	; 0xa0
 80017f2:	05db      	lsls	r3, r3, #23
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	23a0      	movs	r3, #160	; 0xa0
 80017f8:	05db      	lsls	r3, r3, #23
 80017fa:	2140      	movs	r1, #64	; 0x40
 80017fc:	430a      	orrs	r2, r1
 80017fe:	615a      	str	r2, [r3, #20]
 8001800:	e000      	b.n	8001804 <weoDrawRectangleInit+0x108>
				return;
 8001802:	46c0      	nop			; (mov r8, r8)
		}
 8001804:	46bd      	mov	sp, r7
 8001806:	b005      	add	sp, #20
 8001808:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800180c <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af02      	add	r7, sp, #8
 8001812:	0002      	movs	r2, r0
 8001814:	1dfb      	adds	r3, r7, #7
 8001816:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 8001818:	210c      	movs	r1, #12
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	187b      	adds	r3, r7, r1
 8001822:	1dfa      	adds	r2, r7, #7
 8001824:	7812      	ldrb	r2, [r2, #0]
 8001826:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 8001828:	187a      	adds	r2, r7, r1
 800182a:	4806      	ldr	r0, [pc, #24]	; (8001844 <I2C_SOUND_ChangePage+0x38>)
 800182c:	23fa      	movs	r3, #250	; 0xfa
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	2302      	movs	r3, #2
 8001834:	2130      	movs	r1, #48	; 0x30
 8001836:	f004 f85d 	bl	80058f4 <HAL_I2C_Master_Transmit>
	}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	46bd      	mov	sp, r7
 800183e:	b004      	add	sp, #16
 8001840:	bd80      	pop	{r7, pc}
 8001842:	46c0      	nop			; (mov r8, r8)
 8001844:	2000008c 	.word	0x2000008c

08001848 <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af02      	add	r7, sp, #8
 800184e:	0002      	movs	r2, r0
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	701a      	strb	r2, [r3, #0]
 8001854:	1dbb      	adds	r3, r7, #6
 8001856:	1c0a      	adds	r2, r1, #0
 8001858:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 800185a:	210c      	movs	r1, #12
 800185c:	187b      	adds	r3, r7, r1
 800185e:	1dfa      	adds	r2, r7, #7
 8001860:	7812      	ldrb	r2, [r2, #0]
 8001862:	701a      	strb	r2, [r3, #0]
 8001864:	187b      	adds	r3, r7, r1
 8001866:	1dba      	adds	r2, r7, #6
 8001868:	7812      	ldrb	r2, [r2, #0]
 800186a:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 800186c:	187a      	adds	r2, r7, r1
 800186e:	4806      	ldr	r0, [pc, #24]	; (8001888 <WriteReg_I2C_SOUND+0x40>)
 8001870:	23fa      	movs	r3, #250	; 0xfa
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2302      	movs	r3, #2
 8001878:	2130      	movs	r1, #48	; 0x30
 800187a:	f004 f83b 	bl	80058f4 <HAL_I2C_Master_Transmit>
	}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	46bd      	mov	sp, r7
 8001882:	b004      	add	sp, #16
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	2000008c 	.word	0x2000008c

0800188c <soundSetup>:
	void soundSetup(void) {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ffbb 	bl	800180c <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 8001896:	2101      	movs	r1, #1
 8001898:	2001      	movs	r0, #1
 800189a:	f7ff ffd5 	bl	8001848 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff ffb4 	bl	800180c <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 80018a4:	2100      	movs	r1, #0
 80018a6:	2002      	movs	r0, #2
 80018a8:	f7ff ffce 	bl	8001848 <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 80018ac:	200f      	movs	r0, #15
 80018ae:	f002 ff85 	bl	80047bc <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 80018b2:	2000      	movs	r0, #0
 80018b4:	f7ff ffaa 	bl	800180c <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 80018b8:	2103      	movs	r1, #3
 80018ba:	2004      	movs	r0, #4
 80018bc:	f7ff ffc4 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 80018c0:	2191      	movs	r1, #145	; 0x91
 80018c2:	2005      	movs	r0, #5
 80018c4:	f7ff ffc0 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 80018c8:	2104      	movs	r1, #4
 80018ca:	2006      	movs	r0, #6
 80018cc:	f7ff ffbc 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 80018d0:	2100      	movs	r1, #0
 80018d2:	2007      	movs	r0, #7
 80018d4:	f7ff ffb8 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 80018d8:	2100      	movs	r1, #0
 80018da:	2008      	movs	r0, #8
 80018dc:	f7ff ffb4 	bl	8001848 <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 80018e0:	200f      	movs	r0, #15
 80018e2:	f002 ff6b 	bl	80047bc <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 80018e6:	2184      	movs	r1, #132	; 0x84
 80018e8:	200b      	movs	r0, #11
 80018ea:	f7ff ffad 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 80018ee:	2182      	movs	r1, #130	; 0x82
 80018f0:	200c      	movs	r0, #12
 80018f2:	f7ff ffa9 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 80018f6:	2100      	movs	r1, #0
 80018f8:	200d      	movs	r0, #13
 80018fa:	f7ff ffa5 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 80018fe:	2180      	movs	r1, #128	; 0x80
 8001900:	200e      	movs	r0, #14
 8001902:	f7ff ffa1 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 8001906:	2100      	movs	r1, #0
 8001908:	201b      	movs	r0, #27
 800190a:	f7ff ff9d 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 800190e:	2100      	movs	r1, #0
 8001910:	201c      	movs	r0, #28
 8001912:	f7ff ff99 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 8001916:	2102      	movs	r1, #2
 8001918:	203c      	movs	r0, #60	; 0x3c
 800191a:	f7ff ff95 	bl	8001848 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 800191e:	2001      	movs	r0, #1
 8001920:	f7ff ff74 	bl	800180c <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 8001924:	2110      	movs	r1, #16
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff ff8e 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 800192c:	2100      	movs	r1, #0
 800192e:	200a      	movs	r0, #10
 8001930:	f7ff ff8a 	bl	8001848 <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 8001934:	2100      	movs	r1, #0
 8001936:	200c      	movs	r0, #12
 8001938:	f7ff ff86 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 800193c:	2100      	movs	r1, #0
 800193e:	2016      	movs	r0, #22
 8001940:	f7ff ff82 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 8001944:	2100      	movs	r1, #0
 8001946:	2018      	movs	r0, #24
 8001948:	f7ff ff7e 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 800194c:	2100      	movs	r1, #0
 800194e:	2019      	movs	r0, #25
 8001950:	f7ff ff7a 	bl	8001848 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 8001954:	2100      	movs	r1, #0
 8001956:	2009      	movs	r0, #9
 8001958:	f7ff ff76 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 800195c:	2100      	movs	r1, #0
 800195e:	2010      	movs	r0, #16
 8001960:	f7ff ff72 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 8001964:	2100      	movs	r1, #0
 8001966:	202e      	movs	r0, #46	; 0x2e
 8001968:	f7ff ff6e 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 800196c:	2110      	movs	r1, #16
 800196e:	2030      	movs	r0, #48	; 0x30
 8001970:	f7ff ff6a 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 8001974:	2102      	movs	r1, #2
 8001976:	202d      	movs	r0, #45	; 0x2d
 8001978:	f7ff ff66 	bl	8001848 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff ff45 	bl	800180c <I2C_SOUND_ChangePage>
		//////////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 8001982:	2190      	movs	r1, #144	; 0x90
 8001984:	203f      	movs	r0, #63	; 0x3f
 8001986:	f7ff ff5f 	bl	8001848 <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 800198a:	2100      	movs	r1, #0
 800198c:	2041      	movs	r0, #65	; 0x41
 800198e:	f7ff ff5b 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 8001992:	2104      	movs	r1, #4
 8001994:	2040      	movs	r0, #64	; 0x40
 8001996:	f7ff ff57 	bl	8001848 <WriteReg_I2C_SOUND>
	}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <answer2CPU>:
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 80019a8:	230f      	movs	r3, #15
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	22ff      	movs	r2, #255	; 0xff
 80019ae:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 80019b0:	230d      	movs	r3, #13
 80019b2:	18fb      	adds	r3, r7, r3
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		isReceiverDisabled=1;
 80019b8:	4bd7      	ldr	r3, [pc, #860]	; (8001d18 <answer2CPU+0x378>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	701a      	strb	r2, [r3, #0]

		cmd2Execute=0;
 80019be:	4bd7      	ldr	r3, [pc, #860]	; (8001d1c <answer2CPU+0x37c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
		cmd[0]&=~0x100;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	781a      	ldrb	r2, [r3, #0]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	701a      	strb	r2, [r3, #0]
		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x13)||(cmd[0] == 0x14)||(cmd[0] == 0x15)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b11      	cmp	r3, #17
 80019d2:	d00f      	beq.n	80019f4 <answer2CPU+0x54>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b12      	cmp	r3, #18
 80019da:	d00b      	beq.n	80019f4 <answer2CPU+0x54>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b13      	cmp	r3, #19
 80019e2:	d007      	beq.n	80019f4 <answer2CPU+0x54>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b14      	cmp	r3, #20
 80019ea:	d003      	beq.n	80019f4 <answer2CPU+0x54>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b15      	cmp	r3, #21
 80019f2:	d105      	bne.n	8001a00 <answer2CPU+0x60>
 80019f4:	4bca      	ldr	r3, [pc, #808]	; (8001d20 <answer2CPU+0x380>)
 80019f6:	695a      	ldr	r2, [r3, #20]
 80019f8:	4bc9      	ldr	r3, [pc, #804]	; (8001d20 <answer2CPU+0x380>)
 80019fa:	2140      	movs	r1, #64	; 0x40
 80019fc:	438a      	bics	r2, r1
 80019fe:	615a      	str	r2, [r3, #20]
		if (cmd[0] == 0x11) {
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b11      	cmp	r3, #17
 8001a06:	d105      	bne.n	8001a14 <answer2CPU+0x74>
//			GPIOC->ODR &= ~(1 << 6);
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8001a08:	4bc5      	ldr	r3, [pc, #788]	; (8001d20 <answer2CPU+0x380>)
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	4bc4      	ldr	r3, [pc, #784]	; (8001d20 <answer2CPU+0x380>)
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	438a      	bics	r2, r1
 8001a12:	615a      	str	r2, [r3, #20]
		}//reset BF
		ans[0] = cmd[0]|0x80;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2280      	movs	r2, #128	; 0x80
 8001a1a:	4252      	negs	r2, r2
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	4bc0      	ldr	r3, [pc, #768]	; (8001d24 <answer2CPU+0x384>)
 8001a24:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b0f      	cmp	r3, #15
 8001a2c:	d800      	bhi.n	8001a30 <answer2CPU+0x90>
 8001a2e:	e15e      	b.n	8001cee <answer2CPU+0x34e>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b15      	cmp	r3, #21
 8001a36:	d900      	bls.n	8001a3a <answer2CPU+0x9a>
 8001a38:	e159      	b.n	8001cee <answer2CPU+0x34e>
//		if (cmd[0] != 0x10) {
//			GPIOC->ODR &= ~(1 << 6);
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 8001a3a:	23a0      	movs	r3, #160	; 0xa0
 8001a3c:	05db      	lsls	r3, r3, #23
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	2210      	movs	r2, #16
 8001a42:	4013      	ands	r3, r2
 8001a44:	d106      	bne.n	8001a54 <answer2CPU+0xb4>
					keyboard &= 0b11111110;
 8001a46:	220f      	movs	r2, #15
 8001a48:	18bb      	adds	r3, r7, r2
 8001a4a:	18ba      	adds	r2, r7, r2
 8001a4c:	7812      	ldrb	r2, [r2, #0]
 8001a4e:	2101      	movs	r1, #1
 8001a50:	438a      	bics	r2, r1
 8001a52:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 8001a54:	23a0      	movs	r3, #160	; 0xa0
 8001a56:	05db      	lsls	r3, r3, #23
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d106      	bne.n	8001a6e <answer2CPU+0xce>
					keyboard &= 0b11111101;
 8001a60:	220f      	movs	r2, #15
 8001a62:	18bb      	adds	r3, r7, r2
 8001a64:	18ba      	adds	r2, r7, r2
 8001a66:	7812      	ldrb	r2, [r2, #0]
 8001a68:	2102      	movs	r1, #2
 8001a6a:	438a      	bics	r2, r1
 8001a6c:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 8001a6e:	23a0      	movs	r3, #160	; 0xa0
 8001a70:	05db      	lsls	r3, r3, #23
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	2201      	movs	r2, #1
 8001a76:	4013      	ands	r3, r2
 8001a78:	d106      	bne.n	8001a88 <answer2CPU+0xe8>
					keyboard &= 0b11111011;
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	18bb      	adds	r3, r7, r2
 8001a7e:	18ba      	adds	r2, r7, r2
 8001a80:	7812      	ldrb	r2, [r2, #0]
 8001a82:	2104      	movs	r1, #4
 8001a84:	438a      	bics	r2, r1
 8001a86:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 8001a88:	23a0      	movs	r3, #160	; 0xa0
 8001a8a:	05db      	lsls	r3, r3, #23
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	2380      	movs	r3, #128	; 0x80
 8001a90:	019b      	lsls	r3, r3, #6
 8001a92:	4013      	ands	r3, r2
 8001a94:	d106      	bne.n	8001aa4 <answer2CPU+0x104>
					keyboard &= 0b11110111;
 8001a96:	220f      	movs	r2, #15
 8001a98:	18bb      	adds	r3, r7, r2
 8001a9a:	18ba      	adds	r2, r7, r2
 8001a9c:	7812      	ldrb	r2, [r2, #0]
 8001a9e:	2108      	movs	r1, #8
 8001aa0:	438a      	bics	r2, r1
 8001aa2:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8001aa4:	23a0      	movs	r3, #160	; 0xa0
 8001aa6:	05db      	lsls	r3, r3, #23
 8001aa8:	691a      	ldr	r2, [r3, #16]
 8001aaa:	2380      	movs	r3, #128	; 0x80
 8001aac:	01db      	lsls	r3, r3, #7
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d106      	bne.n	8001ac0 <answer2CPU+0x120>
					keyboard &= 0b11101111;
 8001ab2:	220f      	movs	r2, #15
 8001ab4:	18bb      	adds	r3, r7, r2
 8001ab6:	18ba      	adds	r2, r7, r2
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	2110      	movs	r1, #16
 8001abc:	438a      	bics	r2, r1
 8001abe:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 8001ac0:	210f      	movs	r1, #15
 8001ac2:	187b      	adds	r3, r7, r1
 8001ac4:	187a      	adds	r2, r7, r1
 8001ac6:	7812      	ldrb	r2, [r2, #0]
 8001ac8:	43d2      	mvns	r2, r2
 8001aca:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 8001acc:	200c      	movs	r0, #12
 8001ace:	183b      	adds	r3, r7, r0
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001ad4:	183b      	adds	r3, r7, r0
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	3b02      	subs	r3, #2
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	4b91      	ldr	r3, [pc, #580]	; (8001d24 <answer2CPU+0x384>)
 8001ae0:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 8001ae2:	187b      	adds	r3, r7, r1
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	4b8e      	ldr	r3, [pc, #568]	; (8001d24 <answer2CPU+0x384>)
 8001aea:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 8001aec:	230e      	movs	r3, #14
 8001aee:	18fb      	adds	r3, r7, r3
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e011      	b.n	8001b1a <answer2CPU+0x17a>
					myCS = myCS + ans[i];
 8001af6:	200e      	movs	r0, #14
 8001af8:	183b      	adds	r3, r7, r0
 8001afa:	781a      	ldrb	r2, [r3, #0]
 8001afc:	4b89      	ldr	r3, [pc, #548]	; (8001d24 <answer2CPU+0x384>)
 8001afe:	0052      	lsls	r2, r2, #1
 8001b00:	5ad3      	ldrh	r3, [r2, r3]
 8001b02:	b2d9      	uxtb	r1, r3
 8001b04:	220d      	movs	r2, #13
 8001b06:	18bb      	adds	r3, r7, r2
 8001b08:	18ba      	adds	r2, r7, r2
 8001b0a:	7812      	ldrb	r2, [r2, #0]
 8001b0c:	188a      	adds	r2, r1, r2
 8001b0e:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001b10:	183b      	adds	r3, r7, r0
 8001b12:	781a      	ldrb	r2, [r3, #0]
 8001b14:	183b      	adds	r3, r7, r0
 8001b16:	3201      	adds	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]
 8001b1a:	200e      	movs	r0, #14
 8001b1c:	183b      	adds	r3, r7, r0
 8001b1e:	781a      	ldrb	r2, [r3, #0]
 8001b20:	230c      	movs	r3, #12
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbe4      	blt.n	8001af6 <answer2CPU+0x156>
				}
				myCS = 0 - myCS;
 8001b2c:	210d      	movs	r1, #13
 8001b2e:	187b      	adds	r3, r7, r1
 8001b30:	187a      	adds	r2, r7, r1
 8001b32:	7812      	ldrb	r2, [r2, #0]
 8001b34:	4252      	negs	r2, r2
 8001b36:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 8001b38:	187b      	adds	r3, r7, r1
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	4b79      	ldr	r3, [pc, #484]	; (8001d24 <answer2CPU+0x384>)
 8001b40:	80da      	strh	r2, [r3, #6]
				i=0;
 8001b42:	183b      	adds	r3, r7, r0
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================

				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001b48:	46c0      	nop			; (mov r8, r8)
 8001b4a:	4b77      	ldr	r3, [pc, #476]	; (8001d28 <answer2CPU+0x388>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	4013      	ands	r3, r2
 8001b52:	d0fa      	beq.n	8001b4a <answer2CPU+0x1aa>
				USART2->TDR = ans[0]|0x0100;
 8001b54:	4b73      	ldr	r3, [pc, #460]	; (8001d24 <answer2CPU+0x384>)
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	2280      	movs	r2, #128	; 0x80
 8001b5a:	0052      	lsls	r2, r2, #1
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	4b71      	ldr	r3, [pc, #452]	; (8001d28 <answer2CPU+0x388>)
 8001b62:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001b64:	230e      	movs	r3, #14
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	2201      	movs	r2, #1
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	e013      	b.n	8001b96 <answer2CPU+0x1f6>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	4b6d      	ldr	r3, [pc, #436]	; (8001d28 <answer2CPU+0x388>)
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2280      	movs	r2, #128	; 0x80
 8001b76:	4013      	ands	r3, r2
 8001b78:	d0fa      	beq.n	8001b70 <answer2CPU+0x1d0>
				    USART2->TDR = (uint8_t)ans[i];
 8001b7a:	210e      	movs	r1, #14
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	781a      	ldrb	r2, [r3, #0]
 8001b80:	4b68      	ldr	r3, [pc, #416]	; (8001d24 <answer2CPU+0x384>)
 8001b82:	0052      	lsls	r2, r2, #1
 8001b84:	5ad3      	ldrh	r3, [r2, r3]
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	4b67      	ldr	r3, [pc, #412]	; (8001d28 <answer2CPU+0x388>)
 8001b8a:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001b8c:	187b      	adds	r3, r7, r1
 8001b8e:	781a      	ldrb	r2, [r3, #0]
 8001b90:	187b      	adds	r3, r7, r1
 8001b92:	3201      	adds	r2, #1
 8001b94:	701a      	strb	r2, [r3, #0]
 8001b96:	230e      	movs	r3, #14
 8001b98:	18fa      	adds	r2, r7, r3
 8001b9a:	230c      	movs	r3, #12
 8001b9c:	18fb      	adds	r3, r7, r3
 8001b9e:	7812      	ldrb	r2, [r2, #0]
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d3e3      	bcc.n	8001b6e <answer2CPU+0x1ce>
				  }
//				HAL_Delay(1);
				USART2->CR1 |= USART_CR1_RE;
 8001ba6:	4b60      	ldr	r3, [pc, #384]	; (8001d28 <answer2CPU+0x388>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	4b5f      	ldr	r3, [pc, #380]	; (8001d28 <answer2CPU+0x388>)
 8001bac:	2104      	movs	r1, #4
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]
				isReceiverDisabled=0;
 8001bb2:	4b59      	ldr	r3, [pc, #356]	; (8001d18 <answer2CPU+0x378>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
//				BFEN=1;
//=======================================================================================================================================
				if (cmd[0] == 0x10)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b10      	cmp	r3, #16
 8001bbe:	d102      	bne.n	8001bc6 <answer2CPU+0x226>
				{
					cmd2Execute=0x10;
 8001bc0:	4b56      	ldr	r3, [pc, #344]	; (8001d1c <answer2CPU+0x37c>)
 8001bc2:	2210      	movs	r2, #16
 8001bc4:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b11      	cmp	r3, #17
 8001bcc:	d109      	bne.n	8001be2 <answer2CPU+0x242>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	789a      	ldrb	r2, [r3, #2]
 8001bd2:	4b56      	ldr	r3, [pc, #344]	; (8001d2c <answer2CPU+0x38c>)
 8001bd4:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8001bd6:	4b51      	ldr	r3, [pc, #324]	; (8001d1c <answer2CPU+0x37c>)
 8001bd8:	2211      	movs	r2, #17
 8001bda:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001bdc:	4b54      	ldr	r3, [pc, #336]	; (8001d30 <answer2CPU+0x390>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b12      	cmp	r3, #18
 8001be8:	d115      	bne.n	8001c16 <answer2CPU+0x276>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3302      	adds	r3, #2
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	001a      	movs	r2, r3
 8001bf2:	4b50      	ldr	r3, [pc, #320]	; (8001d34 <answer2CPU+0x394>)
 8001bf4:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3303      	adds	r3, #3
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	001a      	movs	r2, r3
 8001bfe:	4b4e      	ldr	r3, [pc, #312]	; (8001d38 <answer2CPU+0x398>)
 8001c00:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	791a      	ldrb	r2, [r3, #4]
 8001c06:	4b49      	ldr	r3, [pc, #292]	; (8001d2c <answer2CPU+0x38c>)
 8001c08:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 8001c0a:	4b44      	ldr	r3, [pc, #272]	; (8001d1c <answer2CPU+0x37c>)
 8001c0c:	2212      	movs	r2, #18
 8001c0e:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001c10:	4b47      	ldr	r3, [pc, #284]	; (8001d30 <answer2CPU+0x390>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b13      	cmp	r3, #19
 8001c1c:	d140      	bne.n	8001ca0 <answer2CPU+0x300>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3302      	adds	r3, #2
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	001a      	movs	r2, r3
 8001c26:	4b43      	ldr	r3, [pc, #268]	; (8001d34 <answer2CPU+0x394>)
 8001c28:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3303      	adds	r3, #3
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	001a      	movs	r2, r3
 8001c32:	4b41      	ldr	r3, [pc, #260]	; (8001d38 <answer2CPU+0x398>)
 8001c34:	601a      	str	r2, [r3, #0]
					fontInfo= cmd[4];
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	791a      	ldrb	r2, [r3, #4]
 8001c3a:	4b40      	ldr	r3, [pc, #256]	; (8001d3c <answer2CPU+0x39c>)
 8001c3c:	701a      	strb	r2, [r3, #0]
					color=fontInfo|0xF0;
 8001c3e:	4b3f      	ldr	r3, [pc, #252]	; (8001d3c <answer2CPU+0x39c>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2210      	movs	r2, #16
 8001c44:	4252      	negs	r2, r2
 8001c46:	4313      	orrs	r3, r2
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4b3d      	ldr	r3, [pc, #244]	; (8001d40 <answer2CPU+0x3a0>)
 8001c4c:	701a      	strb	r2, [r3, #0]
					strLen = cmd[1] - 0x04;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3301      	adds	r3, #1
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	3b04      	subs	r3, #4
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	4b3a      	ldr	r3, [pc, #232]	; (8001d44 <answer2CPU+0x3a4>)
 8001c5a:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 8001c5c:	230e      	movs	r3, #14
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	2200      	movs	r2, #0
 8001c62:	701a      	strb	r2, [r3, #0]
 8001c64:	e00f      	b.n	8001c86 <answer2CPU+0x2e6>
					dataASCII[i] = cmd[i+5];
 8001c66:	200e      	movs	r0, #14
 8001c68:	183b      	adds	r3, r7, r0
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	3305      	adds	r3, #5
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	18d2      	adds	r2, r2, r3
 8001c72:	183b      	adds	r3, r7, r0
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	7811      	ldrb	r1, [r2, #0]
 8001c78:	4a33      	ldr	r2, [pc, #204]	; (8001d48 <answer2CPU+0x3a8>)
 8001c7a:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 8001c7c:	183b      	adds	r3, r7, r0
 8001c7e:	781a      	ldrb	r2, [r3, #0]
 8001c80:	183b      	adds	r3, r7, r0
 8001c82:	3201      	adds	r2, #1
 8001c84:	701a      	strb	r2, [r3, #0]
 8001c86:	4b2f      	ldr	r3, [pc, #188]	; (8001d44 <answer2CPU+0x3a4>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	220e      	movs	r2, #14
 8001c8c:	18ba      	adds	r2, r7, r2
 8001c8e:	7812      	ldrb	r2, [r2, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d3e8      	bcc.n	8001c66 <answer2CPU+0x2c6>
				}
					cmd2Execute=0x13;
 8001c94:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <answer2CPU+0x37c>)
 8001c96:	2213      	movs	r2, #19
 8001c98:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001c9a:	4b25      	ldr	r3, [pc, #148]	; (8001d30 <answer2CPU+0x390>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b14      	cmp	r3, #20
 8001ca6:	d109      	bne.n	8001cbc <answer2CPU+0x31c>
//					isSoundOver = 1;
					numSound = cmd[2];
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	789a      	ldrb	r2, [r3, #2]
 8001cac:	4b27      	ldr	r3, [pc, #156]	; (8001d4c <answer2CPU+0x3ac>)
 8001cae:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8001cb0:	4b1a      	ldr	r3, [pc, #104]	; (8001d1c <answer2CPU+0x37c>)
 8001cb2:	2214      	movs	r2, #20
 8001cb4:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	; (8001d30 <answer2CPU+0x390>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b15      	cmp	r3, #21
 8001cc2:	d10d      	bne.n	8001ce0 <answer2CPU+0x340>
					volume = cmd[2];
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	789a      	ldrb	r2, [r3, #2]
 8001cc8:	4b21      	ldr	r3, [pc, #132]	; (8001d50 <answer2CPU+0x3b0>)
 8001cca:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	78da      	ldrb	r2, [r3, #3]
 8001cd0:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <answer2CPU+0x3b4>)
 8001cd2:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8001cd4:	4b11      	ldr	r3, [pc, #68]	; (8001d1c <answer2CPU+0x37c>)
 8001cd6:	2215      	movs	r2, #21
 8001cd8:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001cda:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <answer2CPU+0x390>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b16      	cmp	r3, #22
 8001ce6:	d102      	bne.n	8001cee <answer2CPU+0x34e>
//					volume = cmd[3];
//					contrast = cmd[4];
//					cmd2Execute=0x16;
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001ce8:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <answer2CPU+0x390>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d000      	beq.n	8001cf8 <answer2CPU+0x358>
 8001cf6:	e09f      	b.n	8001e38 <answer2CPU+0x498>
				myLength = 0x14; //20 bytes length answer
 8001cf8:	210c      	movs	r1, #12
 8001cfa:	187b      	adds	r3, r7, r1
 8001cfc:	2214      	movs	r2, #20
 8001cfe:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001d00:	187b      	adds	r3, r7, r1
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	3b02      	subs	r3, #2
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <answer2CPU+0x384>)
 8001d0c:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001d0e:	230e      	movs	r3, #14
 8001d10:	18fb      	adds	r3, r7, r3
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]
 8001d16:	e030      	b.n	8001d7a <answer2CPU+0x3da>
 8001d18:	2000039c 	.word	0x2000039c
 8001d1c:	200003fe 	.word	0x200003fe
 8001d20:	50000800 	.word	0x50000800
 8001d24:	200003e4 	.word	0x200003e4
 8001d28:	40004400 	.word	0x40004400
 8001d2c:	2000039d 	.word	0x2000039d
 8001d30:	20000400 	.word	0x20000400
 8001d34:	200003a4 	.word	0x200003a4
 8001d38:	200003a8 	.word	0x200003a8
 8001d3c:	20002404 	.word	0x20002404
 8001d40:	20002405 	.word	0x20002405
 8001d44:	200003a2 	.word	0x200003a2
 8001d48:	200003b0 	.word	0x200003b0
 8001d4c:	2000039e 	.word	0x2000039e
 8001d50:	2000039f 	.word	0x2000039f
 8001d54:	200003a0 	.word	0x200003a0
					ans[i + 2] = PCB_type[i];
 8001d58:	200e      	movs	r0, #14
 8001d5a:	183b      	adds	r3, r7, r0
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	4acb      	ldr	r2, [pc, #812]	; (800208c <answer2CPU+0x6ec>)
 8001d60:	5cd1      	ldrb	r1, [r2, r3]
 8001d62:	183b      	adds	r3, r7, r0
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	1c9a      	adds	r2, r3, #2
 8001d68:	b289      	uxth	r1, r1
 8001d6a:	4bc9      	ldr	r3, [pc, #804]	; (8002090 <answer2CPU+0x6f0>)
 8001d6c:	0052      	lsls	r2, r2, #1
 8001d6e:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001d70:	183b      	adds	r3, r7, r0
 8001d72:	781a      	ldrb	r2, [r3, #0]
 8001d74:	183b      	adds	r3, r7, r0
 8001d76:	3201      	adds	r2, #1
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	220e      	movs	r2, #14
 8001d7c:	18bb      	adds	r3, r7, r2
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b10      	cmp	r3, #16
 8001d82:	d9e9      	bls.n	8001d58 <answer2CPU+0x3b8>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001d84:	18bb      	adds	r3, r7, r2
 8001d86:	2200      	movs	r2, #0
 8001d88:	701a      	strb	r2, [r3, #0]
 8001d8a:	e011      	b.n	8001db0 <answer2CPU+0x410>
					myCS = myCS + ans[i];
 8001d8c:	200e      	movs	r0, #14
 8001d8e:	183b      	adds	r3, r7, r0
 8001d90:	781a      	ldrb	r2, [r3, #0]
 8001d92:	4bbf      	ldr	r3, [pc, #764]	; (8002090 <answer2CPU+0x6f0>)
 8001d94:	0052      	lsls	r2, r2, #1
 8001d96:	5ad3      	ldrh	r3, [r2, r3]
 8001d98:	b2d9      	uxtb	r1, r3
 8001d9a:	220d      	movs	r2, #13
 8001d9c:	18bb      	adds	r3, r7, r2
 8001d9e:	18ba      	adds	r2, r7, r2
 8001da0:	7812      	ldrb	r2, [r2, #0]
 8001da2:	188a      	adds	r2, r1, r2
 8001da4:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001da6:	183b      	adds	r3, r7, r0
 8001da8:	781a      	ldrb	r2, [r3, #0]
 8001daa:	183b      	adds	r3, r7, r0
 8001dac:	3201      	adds	r2, #1
 8001dae:	701a      	strb	r2, [r3, #0]
 8001db0:	230e      	movs	r3, #14
 8001db2:	18fb      	adds	r3, r7, r3
 8001db4:	781a      	ldrb	r2, [r3, #0]
 8001db6:	200c      	movs	r0, #12
 8001db8:	183b      	adds	r3, r7, r0
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	dbe4      	blt.n	8001d8c <answer2CPU+0x3ec>
				}
				myCS = 0 - myCS;
 8001dc2:	210d      	movs	r1, #13
 8001dc4:	187b      	adds	r3, r7, r1
 8001dc6:	187a      	adds	r2, r7, r1
 8001dc8:	7812      	ldrb	r2, [r2, #0]
 8001dca:	4252      	negs	r2, r2
 8001dcc:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001dce:	183b      	adds	r3, r7, r0
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	1e5a      	subs	r2, r3, #1
 8001dd4:	187b      	adds	r3, r7, r1
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b299      	uxth	r1, r3
 8001dda:	4bad      	ldr	r3, [pc, #692]	; (8002090 <answer2CPU+0x6f0>)
 8001ddc:	0052      	lsls	r2, r2, #1
 8001dde:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001de0:	46c0      	nop			; (mov r8, r8)
 8001de2:	4bac      	ldr	r3, [pc, #688]	; (8002094 <answer2CPU+0x6f4>)
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	2280      	movs	r2, #128	; 0x80
 8001de8:	4013      	ands	r3, r2
 8001dea:	d0fa      	beq.n	8001de2 <answer2CPU+0x442>
				USART2->TDR = ans[0]|0x0100;
 8001dec:	4ba8      	ldr	r3, [pc, #672]	; (8002090 <answer2CPU+0x6f0>)
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	2280      	movs	r2, #128	; 0x80
 8001df2:	0052      	lsls	r2, r2, #1
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4ba6      	ldr	r3, [pc, #664]	; (8002094 <answer2CPU+0x6f4>)
 8001dfa:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001dfc:	e014      	b.n	8001e28 <answer2CPU+0x488>
				  {
				    i++;
 8001dfe:	210e      	movs	r1, #14
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	781a      	ldrb	r2, [r3, #0]
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	3201      	adds	r2, #1
 8001e08:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001e0a:	46c0      	nop			; (mov r8, r8)
 8001e0c:	4ba1      	ldr	r3, [pc, #644]	; (8002094 <answer2CPU+0x6f4>)
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	2280      	movs	r2, #128	; 0x80
 8001e12:	4013      	ands	r3, r2
 8001e14:	d0fa      	beq.n	8001e0c <answer2CPU+0x46c>
				    USART2->TDR = (uint8_t)ans[i];
 8001e16:	230e      	movs	r3, #14
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	781a      	ldrb	r2, [r3, #0]
 8001e1c:	4b9c      	ldr	r3, [pc, #624]	; (8002090 <answer2CPU+0x6f0>)
 8001e1e:	0052      	lsls	r2, r2, #1
 8001e20:	5ad3      	ldrh	r3, [r2, r3]
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	4b9b      	ldr	r3, [pc, #620]	; (8002094 <answer2CPU+0x6f4>)
 8001e26:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001e28:	230e      	movs	r3, #14
 8001e2a:	18fb      	adds	r3, r7, r3
 8001e2c:	781a      	ldrb	r2, [r3, #0]
 8001e2e:	4b98      	ldr	r3, [pc, #608]	; (8002090 <answer2CPU+0x6f0>)
 8001e30:	0052      	lsls	r2, r2, #1
 8001e32:	5ad3      	ldrh	r3, [r2, r3]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1e2      	bne.n	8001dfe <answer2CPU+0x45e>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d000      	beq.n	8001e42 <answer2CPU+0x4a2>
 8001e40:	e07f      	b.n	8001f42 <answer2CPU+0x5a2>
				myLength = 0x0B; //19 bytes length answer
 8001e42:	210c      	movs	r1, #12
 8001e44:	187b      	adds	r3, r7, r1
 8001e46:	220b      	movs	r2, #11
 8001e48:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	3b02      	subs	r3, #2
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	4b8e      	ldr	r3, [pc, #568]	; (8002090 <answer2CPU+0x6f0>)
 8001e56:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001e58:	230e      	movs	r3, #14
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]
 8001e60:	e010      	b.n	8001e84 <answer2CPU+0x4e4>
					ans[i + 2] = PCB_rev[i];
 8001e62:	200e      	movs	r0, #14
 8001e64:	183b      	adds	r3, r7, r0
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	4a8b      	ldr	r2, [pc, #556]	; (8002098 <answer2CPU+0x6f8>)
 8001e6a:	5cd1      	ldrb	r1, [r2, r3]
 8001e6c:	183b      	adds	r3, r7, r0
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	1c9a      	adds	r2, r3, #2
 8001e72:	b289      	uxth	r1, r1
 8001e74:	4b86      	ldr	r3, [pc, #536]	; (8002090 <answer2CPU+0x6f0>)
 8001e76:	0052      	lsls	r2, r2, #1
 8001e78:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001e7a:	183b      	adds	r3, r7, r0
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	183b      	adds	r3, r7, r0
 8001e80:	3201      	adds	r2, #1
 8001e82:	701a      	strb	r2, [r3, #0]
 8001e84:	220e      	movs	r2, #14
 8001e86:	18bb      	adds	r3, r7, r2
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b10      	cmp	r3, #16
 8001e8c:	d9e9      	bls.n	8001e62 <answer2CPU+0x4c2>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001e8e:	18bb      	adds	r3, r7, r2
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
 8001e94:	e011      	b.n	8001eba <answer2CPU+0x51a>
					myCS = myCS + ans[i];
 8001e96:	200e      	movs	r0, #14
 8001e98:	183b      	adds	r3, r7, r0
 8001e9a:	781a      	ldrb	r2, [r3, #0]
 8001e9c:	4b7c      	ldr	r3, [pc, #496]	; (8002090 <answer2CPU+0x6f0>)
 8001e9e:	0052      	lsls	r2, r2, #1
 8001ea0:	5ad3      	ldrh	r3, [r2, r3]
 8001ea2:	b2d9      	uxtb	r1, r3
 8001ea4:	220d      	movs	r2, #13
 8001ea6:	18bb      	adds	r3, r7, r2
 8001ea8:	18ba      	adds	r2, r7, r2
 8001eaa:	7812      	ldrb	r2, [r2, #0]
 8001eac:	188a      	adds	r2, r1, r2
 8001eae:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001eb0:	183b      	adds	r3, r7, r0
 8001eb2:	781a      	ldrb	r2, [r3, #0]
 8001eb4:	183b      	adds	r3, r7, r0
 8001eb6:	3201      	adds	r2, #1
 8001eb8:	701a      	strb	r2, [r3, #0]
 8001eba:	230e      	movs	r3, #14
 8001ebc:	18fb      	adds	r3, r7, r3
 8001ebe:	781a      	ldrb	r2, [r3, #0]
 8001ec0:	200c      	movs	r0, #12
 8001ec2:	183b      	adds	r3, r7, r0
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	dbe4      	blt.n	8001e96 <answer2CPU+0x4f6>
				}
				myCS = 0 - myCS;
 8001ecc:	210d      	movs	r1, #13
 8001ece:	187b      	adds	r3, r7, r1
 8001ed0:	187a      	adds	r2, r7, r1
 8001ed2:	7812      	ldrb	r2, [r2, #0]
 8001ed4:	4252      	negs	r2, r2
 8001ed6:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001ed8:	183b      	adds	r3, r7, r0
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	1e5a      	subs	r2, r3, #1
 8001ede:	187b      	adds	r3, r7, r1
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	b299      	uxth	r1, r3
 8001ee4:	4b6a      	ldr	r3, [pc, #424]	; (8002090 <answer2CPU+0x6f0>)
 8001ee6:	0052      	lsls	r2, r2, #1
 8001ee8:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	4b69      	ldr	r3, [pc, #420]	; (8002094 <answer2CPU+0x6f4>)
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2280      	movs	r2, #128	; 0x80
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d0fa      	beq.n	8001eec <answer2CPU+0x54c>
				USART2->TDR = ans[0]|0x0100;
 8001ef6:	4b66      	ldr	r3, [pc, #408]	; (8002090 <answer2CPU+0x6f0>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	2280      	movs	r2, #128	; 0x80
 8001efc:	0052      	lsls	r2, r2, #1
 8001efe:	4313      	orrs	r3, r2
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	4b64      	ldr	r3, [pc, #400]	; (8002094 <answer2CPU+0x6f4>)
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001f06:	e014      	b.n	8001f32 <answer2CPU+0x592>
					  {
					    i++;
 8001f08:	210e      	movs	r1, #14
 8001f0a:	187b      	adds	r3, r7, r1
 8001f0c:	781a      	ldrb	r2, [r3, #0]
 8001f0e:	187b      	adds	r3, r7, r1
 8001f10:	3201      	adds	r2, #1
 8001f12:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001f14:	46c0      	nop			; (mov r8, r8)
 8001f16:	4b5f      	ldr	r3, [pc, #380]	; (8002094 <answer2CPU+0x6f4>)
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	2280      	movs	r2, #128	; 0x80
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d0fa      	beq.n	8001f16 <answer2CPU+0x576>
					    USART2->TDR = (uint8_t)ans[i];
 8001f20:	230e      	movs	r3, #14
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	781a      	ldrb	r2, [r3, #0]
 8001f26:	4b5a      	ldr	r3, [pc, #360]	; (8002090 <answer2CPU+0x6f0>)
 8001f28:	0052      	lsls	r2, r2, #1
 8001f2a:	5ad3      	ldrh	r3, [r2, r3]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4b59      	ldr	r3, [pc, #356]	; (8002094 <answer2CPU+0x6f4>)
 8001f30:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001f32:	230e      	movs	r3, #14
 8001f34:	18fb      	adds	r3, r7, r3
 8001f36:	781a      	ldrb	r2, [r3, #0]
 8001f38:	4b55      	ldr	r3, [pc, #340]	; (8002090 <answer2CPU+0x6f0>)
 8001f3a:	0052      	lsls	r2, r2, #1
 8001f3c:	5ad3      	ldrh	r3, [r2, r3]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1e2      	bne.n	8001f08 <answer2CPU+0x568>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d000      	beq.n	8001f4c <answer2CPU+0x5ac>
 8001f4a:	e07f      	b.n	800204c <answer2CPU+0x6ac>
				myLength = 0x13; //19 bytes length answer
 8001f4c:	210c      	movs	r1, #12
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	2213      	movs	r2, #19
 8001f52:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001f54:	187b      	adds	r3, r7, r1
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	3b02      	subs	r3, #2
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	4b4c      	ldr	r3, [pc, #304]	; (8002090 <answer2CPU+0x6f0>)
 8001f60:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001f62:	230e      	movs	r3, #14
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
 8001f6a:	e010      	b.n	8001f8e <answer2CPU+0x5ee>
					ans[i + 2] = EmitterSN[i];
 8001f6c:	200e      	movs	r0, #14
 8001f6e:	183b      	adds	r3, r7, r0
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	4a4a      	ldr	r2, [pc, #296]	; (800209c <answer2CPU+0x6fc>)
 8001f74:	5cd1      	ldrb	r1, [r2, r3]
 8001f76:	183b      	adds	r3, r7, r0
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	1c9a      	adds	r2, r3, #2
 8001f7c:	b289      	uxth	r1, r1
 8001f7e:	4b44      	ldr	r3, [pc, #272]	; (8002090 <answer2CPU+0x6f0>)
 8001f80:	0052      	lsls	r2, r2, #1
 8001f82:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001f84:	183b      	adds	r3, r7, r0
 8001f86:	781a      	ldrb	r2, [r3, #0]
 8001f88:	183b      	adds	r3, r7, r0
 8001f8a:	3201      	adds	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	220e      	movs	r2, #14
 8001f90:	18bb      	adds	r3, r7, r2
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b10      	cmp	r3, #16
 8001f96:	d9e9      	bls.n	8001f6c <answer2CPU+0x5cc>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001f98:	18bb      	adds	r3, r7, r2
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]
 8001f9e:	e011      	b.n	8001fc4 <answer2CPU+0x624>
					myCS = myCS + ans[i];
 8001fa0:	200e      	movs	r0, #14
 8001fa2:	183b      	adds	r3, r7, r0
 8001fa4:	781a      	ldrb	r2, [r3, #0]
 8001fa6:	4b3a      	ldr	r3, [pc, #232]	; (8002090 <answer2CPU+0x6f0>)
 8001fa8:	0052      	lsls	r2, r2, #1
 8001faa:	5ad3      	ldrh	r3, [r2, r3]
 8001fac:	b2d9      	uxtb	r1, r3
 8001fae:	220d      	movs	r2, #13
 8001fb0:	18bb      	adds	r3, r7, r2
 8001fb2:	18ba      	adds	r2, r7, r2
 8001fb4:	7812      	ldrb	r2, [r2, #0]
 8001fb6:	188a      	adds	r2, r1, r2
 8001fb8:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001fba:	183b      	adds	r3, r7, r0
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	183b      	adds	r3, r7, r0
 8001fc0:	3201      	adds	r2, #1
 8001fc2:	701a      	strb	r2, [r3, #0]
 8001fc4:	230e      	movs	r3, #14
 8001fc6:	18fb      	adds	r3, r7, r3
 8001fc8:	781a      	ldrb	r2, [r3, #0]
 8001fca:	200c      	movs	r0, #12
 8001fcc:	183b      	adds	r3, r7, r0
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	dbe4      	blt.n	8001fa0 <answer2CPU+0x600>
				}
				myCS = 0 - myCS;
 8001fd6:	210d      	movs	r1, #13
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	187a      	adds	r2, r7, r1
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	4252      	negs	r2, r2
 8001fe0:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001fe2:	183b      	adds	r3, r7, r0
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	1e5a      	subs	r2, r3, #1
 8001fe8:	187b      	adds	r3, r7, r1
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	b299      	uxth	r1, r3
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <answer2CPU+0x6f0>)
 8001ff0:	0052      	lsls	r2, r2, #1
 8001ff2:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001ff4:	46c0      	nop			; (mov r8, r8)
 8001ff6:	4b27      	ldr	r3, [pc, #156]	; (8002094 <answer2CPU+0x6f4>)
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	2280      	movs	r2, #128	; 0x80
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d0fa      	beq.n	8001ff6 <answer2CPU+0x656>
				USART2->TDR = ans[0]|0x0100;
 8002000:	4b23      	ldr	r3, [pc, #140]	; (8002090 <answer2CPU+0x6f0>)
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	2280      	movs	r2, #128	; 0x80
 8002006:	0052      	lsls	r2, r2, #1
 8002008:	4313      	orrs	r3, r2
 800200a:	b29a      	uxth	r2, r3
 800200c:	4b21      	ldr	r3, [pc, #132]	; (8002094 <answer2CPU+0x6f4>)
 800200e:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8002010:	e014      	b.n	800203c <answer2CPU+0x69c>
				  {
				    i++;
 8002012:	210e      	movs	r1, #14
 8002014:	187b      	adds	r3, r7, r1
 8002016:	781a      	ldrb	r2, [r3, #0]
 8002018:	187b      	adds	r3, r7, r1
 800201a:	3201      	adds	r2, #1
 800201c:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	4b1c      	ldr	r3, [pc, #112]	; (8002094 <answer2CPU+0x6f4>)
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	2280      	movs	r2, #128	; 0x80
 8002026:	4013      	ands	r3, r2
 8002028:	d0fa      	beq.n	8002020 <answer2CPU+0x680>
				    	USART2->TDR = (uint8_t)ans[i];
 800202a:	230e      	movs	r3, #14
 800202c:	18fb      	adds	r3, r7, r3
 800202e:	781a      	ldrb	r2, [r3, #0]
 8002030:	4b17      	ldr	r3, [pc, #92]	; (8002090 <answer2CPU+0x6f0>)
 8002032:	0052      	lsls	r2, r2, #1
 8002034:	5ad3      	ldrh	r3, [r2, r3]
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b16      	ldr	r3, [pc, #88]	; (8002094 <answer2CPU+0x6f4>)
 800203a:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 800203c:	230e      	movs	r3, #14
 800203e:	18fb      	adds	r3, r7, r3
 8002040:	781a      	ldrb	r2, [r3, #0]
 8002042:	4b13      	ldr	r3, [pc, #76]	; (8002090 <answer2CPU+0x6f0>)
 8002044:	0052      	lsls	r2, r2, #1
 8002046:	5ad3      	ldrh	r3, [r2, r3]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1e2      	bne.n	8002012 <answer2CPU+0x672>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b03      	cmp	r3, #3
 8002052:	d000      	beq.n	8002056 <answer2CPU+0x6b6>
 8002054:	e07c      	b.n	8002150 <answer2CPU+0x7b0>
				myLength = 0x04; //4 bytes length answer
 8002056:	210c      	movs	r1, #12
 8002058:	187b      	adds	r3, r7, r1
 800205a:	2204      	movs	r2, #4
 800205c:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 800205e:	187b      	adds	r3, r7, r1
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	b29b      	uxth	r3, r3
 8002064:	3b02      	subs	r3, #2
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b09      	ldr	r3, [pc, #36]	; (8002090 <answer2CPU+0x6f0>)
 800206a:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <answer2CPU+0x700>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b29a      	uxth	r2, r3
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <answer2CPU+0x6f0>)
 8002074:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8002076:	230d      	movs	r3, #13
 8002078:	18fb      	adds	r3, r7, r3
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b04      	ldr	r3, [pc, #16]	; (8002090 <answer2CPU+0x6f0>)
 8002080:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8002082:	230e      	movs	r3, #14
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	2200      	movs	r2, #0
 8002088:	701a      	strb	r2, [r3, #0]
 800208a:	e01d      	b.n	80020c8 <answer2CPU+0x728>
 800208c:	20000000 	.word	0x20000000
 8002090:	200003e4 	.word	0x200003e4
 8002094:	40004400 	.word	0x40004400
 8002098:	20000014 	.word	0x20000014
 800209c:	20000020 	.word	0x20000020
 80020a0:	2000001c 	.word	0x2000001c
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 80020a4:	200e      	movs	r0, #14
 80020a6:	183b      	adds	r3, r7, r0
 80020a8:	781a      	ldrb	r2, [r3, #0]
 80020aa:	4b6d      	ldr	r3, [pc, #436]	; (8002260 <answer2CPU+0x8c0>)
 80020ac:	0052      	lsls	r2, r2, #1
 80020ae:	5ad3      	ldrh	r3, [r2, r3]
 80020b0:	b2d9      	uxtb	r1, r3
 80020b2:	220d      	movs	r2, #13
 80020b4:	18bb      	adds	r3, r7, r2
 80020b6:	18ba      	adds	r2, r7, r2
 80020b8:	7812      	ldrb	r2, [r2, #0]
 80020ba:	188a      	adds	r2, r1, r2
 80020bc:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80020be:	183b      	adds	r3, r7, r0
 80020c0:	781a      	ldrb	r2, [r3, #0]
 80020c2:	183b      	adds	r3, r7, r0
 80020c4:	3201      	adds	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
 80020c8:	230e      	movs	r3, #14
 80020ca:	18fb      	adds	r3, r7, r3
 80020cc:	781a      	ldrb	r2, [r3, #0]
 80020ce:	200c      	movs	r0, #12
 80020d0:	183b      	adds	r3, r7, r0
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	3b01      	subs	r3, #1
 80020d6:	429a      	cmp	r2, r3
 80020d8:	dbe4      	blt.n	80020a4 <answer2CPU+0x704>
				}
				myCS = 0 - myCS;
 80020da:	210d      	movs	r1, #13
 80020dc:	187b      	adds	r3, r7, r1
 80020de:	187a      	adds	r2, r7, r1
 80020e0:	7812      	ldrb	r2, [r2, #0]
 80020e2:	4252      	negs	r2, r2
 80020e4:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 80020e6:	183b      	adds	r3, r7, r0
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	1e5a      	subs	r2, r3, #1
 80020ec:	187b      	adds	r3, r7, r1
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	b299      	uxth	r1, r3
 80020f2:	4b5b      	ldr	r3, [pc, #364]	; (8002260 <answer2CPU+0x8c0>)
 80020f4:	0052      	lsls	r2, r2, #1
 80020f6:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80020f8:	46c0      	nop			; (mov r8, r8)
 80020fa:	4b5a      	ldr	r3, [pc, #360]	; (8002264 <answer2CPU+0x8c4>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	2280      	movs	r2, #128	; 0x80
 8002100:	4013      	ands	r3, r2
 8002102:	d0fa      	beq.n	80020fa <answer2CPU+0x75a>
					USART2->TDR = ans[0]|0x0100;
 8002104:	4b56      	ldr	r3, [pc, #344]	; (8002260 <answer2CPU+0x8c0>)
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	2280      	movs	r2, #128	; 0x80
 800210a:	0052      	lsls	r2, r2, #1
 800210c:	4313      	orrs	r3, r2
 800210e:	b29a      	uxth	r2, r3
 8002110:	4b54      	ldr	r3, [pc, #336]	; (8002264 <answer2CPU+0x8c4>)
 8002112:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8002114:	e014      	b.n	8002140 <answer2CPU+0x7a0>
						{
						  i++;
 8002116:	210e      	movs	r1, #14
 8002118:	187b      	adds	r3, r7, r1
 800211a:	781a      	ldrb	r2, [r3, #0]
 800211c:	187b      	adds	r3, r7, r1
 800211e:	3201      	adds	r2, #1
 8002120:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	4b4f      	ldr	r3, [pc, #316]	; (8002264 <answer2CPU+0x8c4>)
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	2280      	movs	r2, #128	; 0x80
 800212a:	4013      	ands	r3, r2
 800212c:	d0fa      	beq.n	8002124 <answer2CPU+0x784>
						     USART2->TDR = (uint8_t)ans[i];
 800212e:	230e      	movs	r3, #14
 8002130:	18fb      	adds	r3, r7, r3
 8002132:	781a      	ldrb	r2, [r3, #0]
 8002134:	4b4a      	ldr	r3, [pc, #296]	; (8002260 <answer2CPU+0x8c0>)
 8002136:	0052      	lsls	r2, r2, #1
 8002138:	5ad3      	ldrh	r3, [r2, r3]
 800213a:	b2da      	uxtb	r2, r3
 800213c:	4b49      	ldr	r3, [pc, #292]	; (8002264 <answer2CPU+0x8c4>)
 800213e:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8002140:	230e      	movs	r3, #14
 8002142:	18fb      	adds	r3, r7, r3
 8002144:	781a      	ldrb	r2, [r3, #0]
 8002146:	4b46      	ldr	r3, [pc, #280]	; (8002260 <answer2CPU+0x8c0>)
 8002148:	0052      	lsls	r2, r2, #1
 800214a:	5ad3      	ldrh	r3, [r2, r3]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d1e2      	bne.n	8002116 <answer2CPU+0x776>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b04      	cmp	r3, #4
 8002156:	d000      	beq.n	800215a <answer2CPU+0x7ba>
 8002158:	e076      	b.n	8002248 <answer2CPU+0x8a8>
				myLength = 0x04; //4 bytes length answer
 800215a:	210c      	movs	r1, #12
 800215c:	187b      	adds	r3, r7, r1
 800215e:	2204      	movs	r2, #4
 8002160:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8002162:	187b      	adds	r3, r7, r1
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	b29b      	uxth	r3, r3
 8002168:	3b02      	subs	r3, #2
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b3c      	ldr	r3, [pc, #240]	; (8002260 <answer2CPU+0x8c0>)
 800216e:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3302      	adds	r3, #2
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	001a      	movs	r2, r3
 8002178:	4b3b      	ldr	r3, [pc, #236]	; (8002268 <answer2CPU+0x8c8>)
 800217a:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 800217c:	4b3b      	ldr	r3, [pc, #236]	; (800226c <answer2CPU+0x8cc>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	b29a      	uxth	r2, r3
 8002182:	4b37      	ldr	r3, [pc, #220]	; (8002260 <answer2CPU+0x8c0>)
 8002184:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8002186:	230d      	movs	r3, #13
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	b29a      	uxth	r2, r3
 800218e:	4b34      	ldr	r3, [pc, #208]	; (8002260 <answer2CPU+0x8c0>)
 8002190:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8002192:	230e      	movs	r3, #14
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	2200      	movs	r2, #0
 8002198:	701a      	strb	r2, [r3, #0]
 800219a:	e011      	b.n	80021c0 <answer2CPU+0x820>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 800219c:	200e      	movs	r0, #14
 800219e:	183b      	adds	r3, r7, r0
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	4b2f      	ldr	r3, [pc, #188]	; (8002260 <answer2CPU+0x8c0>)
 80021a4:	0052      	lsls	r2, r2, #1
 80021a6:	5ad3      	ldrh	r3, [r2, r3]
 80021a8:	b2d9      	uxtb	r1, r3
 80021aa:	220d      	movs	r2, #13
 80021ac:	18bb      	adds	r3, r7, r2
 80021ae:	18ba      	adds	r2, r7, r2
 80021b0:	7812      	ldrb	r2, [r2, #0]
 80021b2:	188a      	adds	r2, r1, r2
 80021b4:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80021b6:	183b      	adds	r3, r7, r0
 80021b8:	781a      	ldrb	r2, [r3, #0]
 80021ba:	183b      	adds	r3, r7, r0
 80021bc:	3201      	adds	r2, #1
 80021be:	701a      	strb	r2, [r3, #0]
 80021c0:	230e      	movs	r3, #14
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	781a      	ldrb	r2, [r3, #0]
 80021c6:	200c      	movs	r0, #12
 80021c8:	183b      	adds	r3, r7, r0
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	429a      	cmp	r2, r3
 80021d0:	dbe4      	blt.n	800219c <answer2CPU+0x7fc>
				}
				myCS = 0 - myCS;
 80021d2:	210d      	movs	r1, #13
 80021d4:	187b      	adds	r3, r7, r1
 80021d6:	187a      	adds	r2, r7, r1
 80021d8:	7812      	ldrb	r2, [r2, #0]
 80021da:	4252      	negs	r2, r2
 80021dc:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 80021de:	183b      	adds	r3, r7, r0
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	1e5a      	subs	r2, r3, #1
 80021e4:	187b      	adds	r3, r7, r1
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b299      	uxth	r1, r3
 80021ea:	4b1d      	ldr	r3, [pc, #116]	; (8002260 <answer2CPU+0x8c0>)
 80021ec:	0052      	lsls	r2, r2, #1
 80021ee:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <answer2CPU+0x8c4>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	2280      	movs	r2, #128	; 0x80
 80021f8:	4013      	ands	r3, r2
 80021fa:	d0fa      	beq.n	80021f2 <answer2CPU+0x852>
				USART2->TDR = ans[0]|0x0100;
 80021fc:	4b18      	ldr	r3, [pc, #96]	; (8002260 <answer2CPU+0x8c0>)
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	2280      	movs	r2, #128	; 0x80
 8002202:	0052      	lsls	r2, r2, #1
 8002204:	4313      	orrs	r3, r2
 8002206:	b29a      	uxth	r2, r3
 8002208:	4b16      	ldr	r3, [pc, #88]	; (8002264 <answer2CPU+0x8c4>)
 800220a:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 800220c:	e014      	b.n	8002238 <answer2CPU+0x898>
				{
				  i++;
 800220e:	210e      	movs	r1, #14
 8002210:	187b      	adds	r3, r7, r1
 8002212:	781a      	ldrb	r2, [r3, #0]
 8002214:	187b      	adds	r3, r7, r1
 8002216:	3201      	adds	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	4b11      	ldr	r3, [pc, #68]	; (8002264 <answer2CPU+0x8c4>)
 800221e:	69db      	ldr	r3, [r3, #28]
 8002220:	2280      	movs	r2, #128	; 0x80
 8002222:	4013      	ands	r3, r2
 8002224:	d0fa      	beq.n	800221c <answer2CPU+0x87c>
				  USART2->TDR = (uint8_t)ans[i];
 8002226:	230e      	movs	r3, #14
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	781a      	ldrb	r2, [r3, #0]
 800222c:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <answer2CPU+0x8c0>)
 800222e:	0052      	lsls	r2, r2, #1
 8002230:	5ad3      	ldrh	r3, [r2, r3]
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <answer2CPU+0x8c4>)
 8002236:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8002238:	230e      	movs	r3, #14
 800223a:	18fb      	adds	r3, r7, r3
 800223c:	781a      	ldrb	r2, [r3, #0]
 800223e:	4b08      	ldr	r3, [pc, #32]	; (8002260 <answer2CPU+0x8c0>)
 8002240:	0052      	lsls	r2, r2, #1
 8002242:	5ad3      	ldrh	r3, [r2, r3]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e2      	bne.n	800220e <answer2CPU+0x86e>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8002248:	4b06      	ldr	r3, [pc, #24]	; (8002264 <answer2CPU+0x8c4>)
 800224a:	6a1a      	ldr	r2, [r3, #32]
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <answer2CPU+0x8c4>)
 800224e:	2108      	movs	r1, #8
 8002250:	430a      	orrs	r2, r1
 8002252:	621a      	str	r2, [r3, #32]
}
 8002254:	46c0      	nop			; (mov r8, r8)
 8002256:	0018      	movs	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	b004      	add	sp, #16
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	200003e4 	.word	0x200003e4
 8002264:	40004400 	.word	0x40004400
 8002268:	200003ac 	.word	0x200003ac
 800226c:	200003a1 	.word	0x200003a1

08002270 <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 8002276:	2001      	movs	r0, #1
 8002278:	f002 faa0 	bl	80047bc <HAL_Delay>
		GPIOB->ODR &= ~(1 << 9); //reset cs
 800227c:	4b28      	ldr	r3, [pc, #160]	; (8002320 <MEM_Reset+0xb0>)
 800227e:	695a      	ldr	r2, [r3, #20]
 8002280:	4b27      	ldr	r3, [pc, #156]	; (8002320 <MEM_Reset+0xb0>)
 8002282:	4928      	ldr	r1, [pc, #160]	; (8002324 <MEM_Reset+0xb4>)
 8002284:	400a      	ands	r2, r1
 8002286:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 8002288:	1dfb      	adds	r3, r7, #7
 800228a:	2266      	movs	r2, #102	; 0x66
 800228c:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 800228e:	1df9      	adds	r1, r7, #7
 8002290:	4825      	ldr	r0, [pc, #148]	; (8002328 <MEM_Reset+0xb8>)
 8002292:	2305      	movs	r3, #5
 8002294:	2201      	movs	r2, #1
 8002296:	f006 fb63 	bl	8008960 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 800229a:	4b21      	ldr	r3, [pc, #132]	; (8002320 <MEM_Reset+0xb0>)
 800229c:	695a      	ldr	r2, [r3, #20]
 800229e:	4b20      	ldr	r3, [pc, #128]	; (8002320 <MEM_Reset+0xb0>)
 80022a0:	2180      	movs	r1, #128	; 0x80
 80022a2:	0089      	lsls	r1, r1, #2
 80022a4:	430a      	orrs	r2, r1
 80022a6:	615a      	str	r2, [r3, #20]
		asm("NOP");
 80022a8:	46c0      	nop			; (mov r8, r8)
		__NOP();
 80022aa:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 80022ac:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 80022ae:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 80022b0:	46c0      	nop			; (mov r8, r8)
		__NOP();
 80022b2:	46c0      	nop			; (mov r8, r8)
		GPIOB->ODR &= ~(1 << 9);			//reset cs
 80022b4:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <MEM_Reset+0xb0>)
 80022b6:	695a      	ldr	r2, [r3, #20]
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <MEM_Reset+0xb0>)
 80022ba:	491a      	ldr	r1, [pc, #104]	; (8002324 <MEM_Reset+0xb4>)
 80022bc:	400a      	ands	r2, r1
 80022be:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 80022c0:	1dfb      	adds	r3, r7, #7
 80022c2:	2299      	movs	r2, #153	; 0x99
 80022c4:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 80022c6:	1df9      	adds	r1, r7, #7
 80022c8:	4817      	ldr	r0, [pc, #92]	; (8002328 <MEM_Reset+0xb8>)
 80022ca:	2305      	movs	r3, #5
 80022cc:	2201      	movs	r2, #1
 80022ce:	f006 fb47 	bl	8008960 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 80022d2:	4b13      	ldr	r3, [pc, #76]	; (8002320 <MEM_Reset+0xb0>)
 80022d4:	695a      	ldr	r2, [r3, #20]
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <MEM_Reset+0xb0>)
 80022d8:	2180      	movs	r1, #128	; 0x80
 80022da:	0089      	lsls	r1, r1, #2
 80022dc:	430a      	orrs	r2, r1
 80022de:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 80022e0:	2001      	movs	r0, #1
 80022e2:	f002 fa6b 	bl	80047bc <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 80022e6:	1dfb      	adds	r3, r7, #7
 80022e8:	22b7      	movs	r2, #183	; 0xb7
 80022ea:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 << 9); //reset cs
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <MEM_Reset+0xb0>)
 80022ee:	695a      	ldr	r2, [r3, #20]
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <MEM_Reset+0xb0>)
 80022f2:	490c      	ldr	r1, [pc, #48]	; (8002324 <MEM_Reset+0xb4>)
 80022f4:	400a      	ands	r2, r1
 80022f6:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 80022f8:	1df9      	adds	r1, r7, #7
 80022fa:	480b      	ldr	r0, [pc, #44]	; (8002328 <MEM_Reset+0xb8>)
 80022fc:	2305      	movs	r3, #5
 80022fe:	2201      	movs	r2, #1
 8002300:	f006 fb2e 	bl	8008960 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <MEM_Reset+0xb0>)
 8002306:	695a      	ldr	r2, [r3, #20]
 8002308:	4b05      	ldr	r3, [pc, #20]	; (8002320 <MEM_Reset+0xb0>)
 800230a:	2180      	movs	r1, #128	; 0x80
 800230c:	0089      	lsls	r1, r1, #2
 800230e:	430a      	orrs	r2, r1
 8002310:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8002312:	2001      	movs	r0, #1
 8002314:	f002 fa52 	bl	80047bc <HAL_Delay>
	}
 8002318:	46c0      	nop			; (mov r8, r8)
 800231a:	46bd      	mov	sp, r7
 800231c:	b002      	add	sp, #8
 800231e:	bd80      	pop	{r7, pc}
 8002320:	50000400 	.word	0x50000400
 8002324:	fffffdff 	.word	0xfffffdff
 8002328:	20000178 	.word	0x20000178

0800232c <weoShowFullScreenDMA>:
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
	}
//==========================================================================================================================

	uint8_t weoShowFullScreenDMA(uint8_t picNum) {
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
 8002332:	0002      	movs	r2, r0
 8002334:	1dfb      	adds	r3, r7, #7
 8002336:	701a      	strb	r2, [r3, #0]
//		uint8_t MEM_Buffer[8192];
//		uint8_t DUMMY_Buffer[8192], firstImAddrArray[4];
		uint8_t addrArray[4];
		uint16_t i;
		uint32_t addrInfo,addr;
		GPIOC->ODR &= ~(1 << 6);
 8002338:	4b31      	ldr	r3, [pc, #196]	; (8002400 <weoShowFullScreenDMA+0xd4>)
 800233a:	695a      	ldr	r2, [r3, #20]
 800233c:	4b30      	ldr	r3, [pc, #192]	; (8002400 <weoShowFullScreenDMA+0xd4>)
 800233e:	2140      	movs	r1, #64	; 0x40
 8002340:	438a      	bics	r2, r1
 8002342:	615a      	str	r2, [r3, #20]

		weoDrawRectangleInit(0x00, 0x00, 0x7F, 0x7F); //   
 8002344:	237f      	movs	r3, #127	; 0x7f
 8002346:	227f      	movs	r2, #127	; 0x7f
 8002348:	2100      	movs	r1, #0
 800234a:	2000      	movs	r0, #0
 800234c:	f7ff f9d6 	bl	80016fc <weoDrawRectangleInit>

		imLen=8192;
 8002350:	4b2c      	ldr	r3, [pc, #176]	; (8002404 <weoShowFullScreenDMA+0xd8>)
 8002352:	2280      	movs	r2, #128	; 0x80
 8002354:	0192      	lsls	r2, r2, #6
 8002356:	801a      	strh	r2, [r3, #0]
		dma_spi_cnt=imLen;
 8002358:	4b2a      	ldr	r3, [pc, #168]	; (8002404 <weoShowFullScreenDMA+0xd8>)
 800235a:	881a      	ldrh	r2, [r3, #0]
 800235c:	4b2a      	ldr	r3, [pc, #168]	; (8002408 <weoShowFullScreenDMA+0xdc>)
 800235e:	801a      	strh	r2, [r3, #0]
		memCMD = 0x13; //read command with 4-byte address
 8002360:	2013      	movs	r0, #19
 8002362:	183b      	adds	r3, r7, r0
 8002364:	2213      	movs	r2, #19
 8002366:	701a      	strb	r2, [r3, #0]

		addr=((picNum)*0x2000);
 8002368:	1dfb      	adds	r3, r7, #7
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	035b      	lsls	r3, r3, #13
 800236e:	617b      	str	r3, [r7, #20]

		addrArray[0]=addr & 0xFF;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	b2da      	uxtb	r2, r3
 8002374:	240c      	movs	r4, #12
 8002376:	193b      	adds	r3, r7, r4
 8002378:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	0a1b      	lsrs	r3, r3, #8
 800237e:	b2da      	uxtb	r2, r3
 8002380:	193b      	adds	r3, r7, r4
 8002382:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	0c1b      	lsrs	r3, r3, #16
 8002388:	b2da      	uxtb	r2, r3
 800238a:	193b      	adds	r3, r7, r4
 800238c:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	0e1b      	lsrs	r3, r3, #24
 8002392:	b2da      	uxtb	r2, r3
 8002394:	193b      	adds	r3, r7, r4
 8002396:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002398:	4b1c      	ldr	r3, [pc, #112]	; (800240c <weoShowFullScreenDMA+0xe0>)
 800239a:	695a      	ldr	r2, [r3, #20]
 800239c:	4b1b      	ldr	r3, [pc, #108]	; (800240c <weoShowFullScreenDMA+0xe0>)
 800239e:	491c      	ldr	r1, [pc, #112]	; (8002410 <weoShowFullScreenDMA+0xe4>)
 80023a0:	400a      	ands	r2, r1
 80023a2:	615a      	str	r2, [r3, #20]

		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 80023a4:	1839      	adds	r1, r7, r0
 80023a6:	481b      	ldr	r0, [pc, #108]	; (8002414 <weoShowFullScreenDMA+0xe8>)
 80023a8:	2332      	movs	r3, #50	; 0x32
 80023aa:	2201      	movs	r2, #1
 80023ac:	f006 fad8 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 80023b0:	193b      	adds	r3, r7, r4
 80023b2:	1cd9      	adds	r1, r3, #3
 80023b4:	4817      	ldr	r0, [pc, #92]	; (8002414 <weoShowFullScreenDMA+0xe8>)
 80023b6:	2332      	movs	r3, #50	; 0x32
 80023b8:	2201      	movs	r2, #1
 80023ba:	f006 fad1 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 80023be:	193b      	adds	r3, r7, r4
 80023c0:	1c99      	adds	r1, r3, #2
 80023c2:	4814      	ldr	r0, [pc, #80]	; (8002414 <weoShowFullScreenDMA+0xe8>)
 80023c4:	2332      	movs	r3, #50	; 0x32
 80023c6:	2201      	movs	r2, #1
 80023c8:	f006 faca 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80023cc:	193b      	adds	r3, r7, r4
 80023ce:	1c59      	adds	r1, r3, #1
 80023d0:	4810      	ldr	r0, [pc, #64]	; (8002414 <weoShowFullScreenDMA+0xe8>)
 80023d2:	2332      	movs	r3, #50	; 0x32
 80023d4:	2201      	movs	r2, #1
 80023d6:	f006 fac3 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80023da:	1939      	adds	r1, r7, r4
 80023dc:	480d      	ldr	r0, [pc, #52]	; (8002414 <weoShowFullScreenDMA+0xe8>)
 80023de:	2332      	movs	r3, #50	; 0x32
 80023e0:	2201      	movs	r2, #1
 80023e2:	f006 fabd 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,imLen);
 80023e6:	4b07      	ldr	r3, [pc, #28]	; (8002404 <weoShowFullScreenDMA+0xd8>)
 80023e8:	881a      	ldrh	r2, [r3, #0]
 80023ea:	490b      	ldr	r1, [pc, #44]	; (8002418 <weoShowFullScreenDMA+0xec>)
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <weoShowFullScreenDMA+0xe8>)
 80023ee:	0018      	movs	r0, r3
 80023f0:	f006 ff2c 	bl	800924c <HAL_SPI_Receive_DMA>
	}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	0018      	movs	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b007      	add	sp, #28
 80023fc:	bd90      	pop	{r4, r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	50000800 	.word	0x50000800
 8002404:	20000402 	.word	0x20000402
 8002408:	20000030 	.word	0x20000030
 800240c:	50000400 	.word	0x50000400
 8002410:	fffffdff 	.word	0xfffffdff
 8002414:	20000178 	.word	0x20000178
 8002418:	20000404 	.word	0x20000404

0800241c <weoShowSmallImageDMA>:
		weoDrawRectangleFilled(imX, imY, imX+width-1, imY+height-decY, 0xFF,MEM_Buffer);	//    0xFF - 
		cmd2Execute=0;
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
	}
	uint8_t weoShowSmallImageDMA(uint8_t picNum, uint8_t imX, uint8_t imY) {
 800241c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800241e:	b089      	sub	sp, #36	; 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	0004      	movs	r4, r0
 8002424:	0008      	movs	r0, r1
 8002426:	0011      	movs	r1, r2
 8002428:	1dfb      	adds	r3, r7, #7
 800242a:	1c22      	adds	r2, r4, #0
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	1dbb      	adds	r3, r7, #6
 8002430:	1c02      	adds	r2, r0, #0
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	1d7b      	adds	r3, r7, #5
 8002436:	1c0a      	adds	r2, r1, #0
 8002438:	701a      	strb	r2, [r3, #0]
//		uint8_t MEM_Buffer[8192];
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H, decY;
		uint8_t imInfo[2],addrArray[4];
		uint16_t i;
		uint32_t addr,addrData;
		addr=0x00000000;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
		memCMD = 0x13; //read command with 4-byte address
 800243e:	2013      	movs	r0, #19
 8002440:	183b      	adds	r3, r7, r0
 8002442:	2213      	movs	r2, #19
 8002444:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x200000;;// the right path is to multiply picNum * image repeat period!
 8002446:	1dfb      	adds	r3, r7, #7
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	3301      	adds	r3, #1
 800244c:	33ff      	adds	r3, #255	; 0xff
 800244e:	035b      	lsls	r3, r3, #13
 8002450:	61fb      	str	r3, [r7, #28]

		addrArray[0]=addr & 0xFF;
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	b2da      	uxtb	r2, r3
 8002456:	240c      	movs	r4, #12
 8002458:	193b      	adds	r3, r7, r4
 800245a:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	0a1b      	lsrs	r3, r3, #8
 8002460:	b2da      	uxtb	r2, r3
 8002462:	193b      	adds	r3, r7, r4
 8002464:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	0c1b      	lsrs	r3, r3, #16
 800246a:	b2da      	uxtb	r2, r3
 800246c:	193b      	adds	r3, r7, r4
 800246e:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	0e1b      	lsrs	r3, r3, #24
 8002474:	b2da      	uxtb	r2, r3
 8002476:	193b      	adds	r3, r7, r4
 8002478:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 800247a:	4b66      	ldr	r3, [pc, #408]	; (8002614 <weoShowSmallImageDMA+0x1f8>)
 800247c:	695a      	ldr	r2, [r3, #20]
 800247e:	4b65      	ldr	r3, [pc, #404]	; (8002614 <weoShowSmallImageDMA+0x1f8>)
 8002480:	4965      	ldr	r1, [pc, #404]	; (8002618 <weoShowSmallImageDMA+0x1fc>)
 8002482:	400a      	ands	r2, r1
 8002484:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8002486:	1839      	adds	r1, r7, r0
 8002488:	4864      	ldr	r0, [pc, #400]	; (800261c <weoShowSmallImageDMA+0x200>)
 800248a:	2332      	movs	r3, #50	; 0x32
 800248c:	2201      	movs	r2, #1
 800248e:	f006 fa67 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8002492:	193b      	adds	r3, r7, r4
 8002494:	1cd9      	adds	r1, r3, #3
 8002496:	4861      	ldr	r0, [pc, #388]	; (800261c <weoShowSmallImageDMA+0x200>)
 8002498:	2332      	movs	r3, #50	; 0x32
 800249a:	2201      	movs	r2, #1
 800249c:	f006 fa60 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 80024a0:	193b      	adds	r3, r7, r4
 80024a2:	1c99      	adds	r1, r3, #2
 80024a4:	485d      	ldr	r0, [pc, #372]	; (800261c <weoShowSmallImageDMA+0x200>)
 80024a6:	2332      	movs	r3, #50	; 0x32
 80024a8:	2201      	movs	r2, #1
 80024aa:	f006 fa59 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80024ae:	193b      	adds	r3, r7, r4
 80024b0:	1c59      	adds	r1, r3, #1
 80024b2:	485a      	ldr	r0, [pc, #360]	; (800261c <weoShowSmallImageDMA+0x200>)
 80024b4:	2332      	movs	r3, #50	; 0x32
 80024b6:	2201      	movs	r2, #1
 80024b8:	f006 fa52 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80024bc:	1939      	adds	r1, r7, r4
 80024be:	4857      	ldr	r0, [pc, #348]	; (800261c <weoShowSmallImageDMA+0x200>)
 80024c0:	2332      	movs	r3, #50	; 0x32
 80024c2:	2201      	movs	r2, #1
 80024c4:	f006 fa4c 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 80024c8:	4b55      	ldr	r3, [pc, #340]	; (8002620 <weoShowSmallImageDMA+0x204>)
 80024ca:	2410      	movs	r4, #16
 80024cc:	1939      	adds	r1, r7, r4
 80024ce:	4853      	ldr	r0, [pc, #332]	; (800261c <weoShowSmallImageDMA+0x200>)
 80024d0:	2202      	movs	r2, #2
 80024d2:	f006 fb9d 	bl	8008c10 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9; // set cs
 80024d6:	4b4f      	ldr	r3, [pc, #316]	; (8002614 <weoShowSmallImageDMA+0x1f8>)
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	4b4e      	ldr	r3, [pc, #312]	; (8002614 <weoShowSmallImageDMA+0x1f8>)
 80024dc:	2180      	movs	r1, #128	; 0x80
 80024de:	0089      	lsls	r1, r1, #2
 80024e0:	430a      	orrs	r2, r1
 80024e2:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 80024e4:	231b      	movs	r3, #27
 80024e6:	18fb      	adds	r3, r7, r3
 80024e8:	193a      	adds	r2, r7, r4
 80024ea:	7812      	ldrb	r2, [r2, #0]
 80024ec:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 80024ee:	231a      	movs	r3, #26
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	193a      	adds	r2, r7, r4
 80024f4:	7852      	ldrb	r2, [r2, #1]
 80024f6:	701a      	strb	r2, [r3, #0]

		decY=0x01;
 80024f8:	2119      	movs	r1, #25
 80024fa:	187b      	adds	r3, r7, r1
 80024fc:	2201      	movs	r2, #1
 80024fe:	701a      	strb	r2, [r3, #0]
		if(imY % 2 !=0){
 8002500:	1d7b      	adds	r3, r7, #5
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2201      	movs	r2, #1
 8002506:	4013      	ands	r3, r2
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <weoShowSmallImageDMA+0xf8>
			decY=0x02;
 800250e:	187b      	adds	r3, r7, r1
 8002510:	2202      	movs	r2, #2
 8002512:	701a      	strb	r2, [r3, #0]
		}
		decY=0x01;
 8002514:	2119      	movs	r1, #25
 8002516:	187b      	adds	r3, r7, r1
 8002518:	2201      	movs	r2, #1
 800251a:	701a      	strb	r2, [r3, #0]

		weoDrawRectangleInit(imX, imY, imX + width - 1, imY + height - decY);
 800251c:	1dba      	adds	r2, r7, #6
 800251e:	251b      	movs	r5, #27
 8002520:	197b      	adds	r3, r7, r5
 8002522:	7812      	ldrb	r2, [r2, #0]
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	18d3      	adds	r3, r2, r3
 8002528:	b2db      	uxtb	r3, r3
 800252a:	3b01      	subs	r3, #1
 800252c:	b2dc      	uxtb	r4, r3
 800252e:	1d7a      	adds	r2, r7, #5
 8002530:	261a      	movs	r6, #26
 8002532:	19bb      	adds	r3, r7, r6
 8002534:	7812      	ldrb	r2, [r2, #0]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	18d3      	adds	r3, r2, r3
 800253a:	b2da      	uxtb	r2, r3
 800253c:	187b      	adds	r3, r7, r1
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	b2da      	uxtb	r2, r3
 8002544:	1d7b      	adds	r3, r7, #5
 8002546:	7819      	ldrb	r1, [r3, #0]
 8002548:	1dbb      	adds	r3, r7, #6
 800254a:	7818      	ldrb	r0, [r3, #0]
 800254c:	0013      	movs	r3, r2
 800254e:	0022      	movs	r2, r4
 8002550:	f7ff f8d4 	bl	80016fc <weoDrawRectangleInit>

//		weoDrawRectangleInit(0, 0, 0x7F, 0x7F);

		addrData=addr+0x02;
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	3302      	adds	r3, #2
 8002558:	617b      	str	r3, [r7, #20]
		imLen=width*height/2 + 0;
 800255a:	197b      	adds	r3, r7, r5
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	19ba      	adds	r2, r7, r6
 8002560:	7812      	ldrb	r2, [r2, #0]
 8002562:	4353      	muls	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	da00      	bge.n	800256a <weoShowSmallImageDMA+0x14e>
 8002568:	3301      	adds	r3, #1
 800256a:	105b      	asrs	r3, r3, #1
 800256c:	b29a      	uxth	r2, r3
 800256e:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <weoShowSmallImageDMA+0x208>)
 8002570:	801a      	strh	r2, [r3, #0]

//		imLen = 8192;

		addrArray[0]=addrData & 0xFF;
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	b2da      	uxtb	r2, r3
 8002576:	240c      	movs	r4, #12
 8002578:	193b      	adds	r3, r7, r4
 800257a:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addrData >> 8) & 0xFF;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	0a1b      	lsrs	r3, r3, #8
 8002580:	b2da      	uxtb	r2, r3
 8002582:	193b      	adds	r3, r7, r4
 8002584:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addrData >> 16) & 0xFF;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	0c1b      	lsrs	r3, r3, #16
 800258a:	b2da      	uxtb	r2, r3
 800258c:	193b      	adds	r3, r7, r4
 800258e:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addrData >> 24) & 0xFF;
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	0e1b      	lsrs	r3, r3, #24
 8002594:	b2da      	uxtb	r2, r3
 8002596:	193b      	adds	r3, r7, r4
 8002598:	70da      	strb	r2, [r3, #3]

		USART2->ICR|=USART_ICR_ORECF;
 800259a:	4b23      	ldr	r3, [pc, #140]	; (8002628 <weoShowSmallImageDMA+0x20c>)
 800259c:	6a1a      	ldr	r2, [r3, #32]
 800259e:	4b22      	ldr	r3, [pc, #136]	; (8002628 <weoShowSmallImageDMA+0x20c>)
 80025a0:	2108      	movs	r1, #8
 80025a2:	430a      	orrs	r2, r1
 80025a4:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 80025a6:	2013      	movs	r0, #19
 80025a8:	183b      	adds	r3, r7, r0
 80025aa:	2213      	movs	r2, #19
 80025ac:	701a      	strb	r2, [r3, #0]

		GPIOB->ODR &= ~(1 <<9);	//reset MEM_CS
 80025ae:	4b19      	ldr	r3, [pc, #100]	; (8002614 <weoShowSmallImageDMA+0x1f8>)
 80025b0:	695a      	ldr	r2, [r3, #20]
 80025b2:	4b18      	ldr	r3, [pc, #96]	; (8002614 <weoShowSmallImageDMA+0x1f8>)
 80025b4:	4918      	ldr	r1, [pc, #96]	; (8002618 <weoShowSmallImageDMA+0x1fc>)
 80025b6:	400a      	ands	r2, r1
 80025b8:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 80025ba:	1839      	adds	r1, r7, r0
 80025bc:	4817      	ldr	r0, [pc, #92]	; (800261c <weoShowSmallImageDMA+0x200>)
 80025be:	2332      	movs	r3, #50	; 0x32
 80025c0:	2201      	movs	r2, #1
 80025c2:	f006 f9cd 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 80025c6:	193b      	adds	r3, r7, r4
 80025c8:	1cd9      	adds	r1, r3, #3
 80025ca:	4814      	ldr	r0, [pc, #80]	; (800261c <weoShowSmallImageDMA+0x200>)
 80025cc:	2332      	movs	r3, #50	; 0x32
 80025ce:	2201      	movs	r2, #1
 80025d0:	f006 f9c6 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 80025d4:	193b      	adds	r3, r7, r4
 80025d6:	1c99      	adds	r1, r3, #2
 80025d8:	4810      	ldr	r0, [pc, #64]	; (800261c <weoShowSmallImageDMA+0x200>)
 80025da:	2332      	movs	r3, #50	; 0x32
 80025dc:	2201      	movs	r2, #1
 80025de:	f006 f9bf 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80025e2:	193b      	adds	r3, r7, r4
 80025e4:	1c59      	adds	r1, r3, #1
 80025e6:	480d      	ldr	r0, [pc, #52]	; (800261c <weoShowSmallImageDMA+0x200>)
 80025e8:	2332      	movs	r3, #50	; 0x32
 80025ea:	2201      	movs	r2, #1
 80025ec:	f006 f9b8 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80025f0:	1939      	adds	r1, r7, r4
 80025f2:	480a      	ldr	r0, [pc, #40]	; (800261c <weoShowSmallImageDMA+0x200>)
 80025f4:	2332      	movs	r3, #50	; 0x32
 80025f6:	2201      	movs	r2, #1
 80025f8:	f006 f9b2 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) MEM_Buffer ,imLen);
 80025fc:	4b09      	ldr	r3, [pc, #36]	; (8002624 <weoShowSmallImageDMA+0x208>)
 80025fe:	881a      	ldrh	r2, [r3, #0]
 8002600:	490a      	ldr	r1, [pc, #40]	; (800262c <weoShowSmallImageDMA+0x210>)
 8002602:	4b06      	ldr	r3, [pc, #24]	; (800261c <weoShowSmallImageDMA+0x200>)
 8002604:	0018      	movs	r0, r3
 8002606:	f006 fe21 	bl	800924c <HAL_SPI_Receive_DMA>
//		GPIOA->ODR |= 1 << 7;	// set dc
//		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,imLen);
//		HAL_USART_Transmit(&husart3, MEM_Buffer,imLen, 5000);
//		GPIOA->ODR |= 1 << 6;	//set cs
//		GPIOC->ODR |= 1 << 6;	//set BF
	}
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	0018      	movs	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	b009      	add	sp, #36	; 0x24
 8002612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002614:	50000400 	.word	0x50000400
 8002618:	fffffdff 	.word	0xfffffdff
 800261c:	20000178 	.word	0x20000178
 8002620:	00001388 	.word	0x00001388
 8002624:	20000402 	.word	0x20000402
 8002628:	40004400 	.word	0x40004400
 800262c:	20000404 	.word	0x20000404

08002630 <soundPlay>:
	///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		uint8_t soundPlay(uint8_t soundNum) {
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b08d      	sub	sp, #52	; 0x34
 8002634:	af00      	add	r7, sp, #0
 8002636:	0002      	movs	r2, r0
 8002638:	1dfb      	adds	r3, r7, #7
 800263a:	701a      	strb	r2, [r3, #0]
			uint8_t memCMD = 0x13; //read command with 4-byte address
 800263c:	202b      	movs	r0, #43	; 0x2b
 800263e:	183b      	adds	r3, r7, r0
 8002640:	2213      	movs	r2, #19
 8002642:	701a      	strb	r2, [r3, #0]
			uint32_t i;
//			GPIOC->ODR |= 1 << 6;	//set BF //just 4 test
//			setVolume(0x10, 0x30, 10);	// it was setVolume(0x10, 0x30, 0x00);
//			soundNum = 13;
//			soundNum = 4;
			address = 4194304 + (soundNum * 9);
 8002644:	1dfb      	adds	r3, r7, #7
 8002646:	781a      	ldrb	r2, [r3, #0]
 8002648:	0013      	movs	r3, r2
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	189b      	adds	r3, r3, r2
 800264e:	2280      	movs	r2, #128	; 0x80
 8002650:	03d2      	lsls	r2, r2, #15
 8002652:	4694      	mov	ip, r2
 8002654:	4463      	add	r3, ip
 8002656:	60fb      	str	r3, [r7, #12]
//			address = 0 + (soundNum * 9);

			curBuf = 0;
 8002658:	4bb2      	ldr	r3, [pc, #712]	; (8002924 <soundPlay+0x2f4>)
 800265a:	2200      	movs	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
			uint32_t lenOfsound = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	62fb      	str	r3, [r7, #44]	; 0x2c
			isSoundOver = 0;
 8002662:	4bb1      	ldr	r3, [pc, #708]	; (8002928 <soundPlay+0x2f8>)
 8002664:	2200      	movs	r2, #0
 8002666:	701a      	strb	r2, [r3, #0]
			addrSound = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	613b      	str	r3, [r7, #16]

			if(isSoundOver == 1)
 800266c:	4bae      	ldr	r3, [pc, #696]	; (8002928 <soundPlay+0x2f8>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d100      	bne.n	8002676 <soundPlay+0x46>
 8002674:	e230      	b.n	8002ad8 <soundPlay+0x4a8>
//				 cmd2Execute=0;
//				 GPIOC->ODR |= 1 << 6;	//set BF
				 return;
			}

			if (curBuf == 0)
 8002676:	4bab      	ldr	r3, [pc, #684]	; (8002924 <soundPlay+0x2f4>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d000      	beq.n	8002680 <soundPlay+0x50>
 800267e:	e0b3      	b.n	80027e8 <soundPlay+0x1b8>
			{
				addrINFO[0] = address & 0xFF;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	241c      	movs	r4, #28
 8002686:	193b      	adds	r3, r7, r4
 8002688:	701a      	strb	r2, [r3, #0]
				addrINFO[1] = (address >> 8) & 0xFF;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	0a1b      	lsrs	r3, r3, #8
 800268e:	b2da      	uxtb	r2, r3
 8002690:	193b      	adds	r3, r7, r4
 8002692:	705a      	strb	r2, [r3, #1]
				addrINFO[2] = (address >> 16) & 0xFF;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	0c1b      	lsrs	r3, r3, #16
 8002698:	b2da      	uxtb	r2, r3
 800269a:	193b      	adds	r3, r7, r4
 800269c:	709a      	strb	r2, [r3, #2]
				addrINFO[3] = (address >> 24) & 0xFF;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	0e1b      	lsrs	r3, r3, #24
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	193b      	adds	r3, r7, r4
 80026a6:	70da      	strb	r2, [r3, #3]

				GPIOB->ODR &= ~(1 << 9); //reset cs
 80026a8:	4ba0      	ldr	r3, [pc, #640]	; (800292c <soundPlay+0x2fc>)
 80026aa:	695a      	ldr	r2, [r3, #20]
 80026ac:	4b9f      	ldr	r3, [pc, #636]	; (800292c <soundPlay+0x2fc>)
 80026ae:	49a0      	ldr	r1, [pc, #640]	; (8002930 <soundPlay+0x300>)
 80026b0:	400a      	ands	r2, r1
 80026b2:	615a      	str	r2, [r3, #20]
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 80026b4:	1839      	adds	r1, r7, r0
 80026b6:	489f      	ldr	r0, [pc, #636]	; (8002934 <soundPlay+0x304>)
 80026b8:	2332      	movs	r3, #50	; 0x32
 80026ba:	2201      	movs	r2, #1
 80026bc:	f006 f950 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[3], 1, 50); //send address
 80026c0:	193b      	adds	r3, r7, r4
 80026c2:	1cd9      	adds	r1, r3, #3
 80026c4:	489b      	ldr	r0, [pc, #620]	; (8002934 <soundPlay+0x304>)
 80026c6:	2332      	movs	r3, #50	; 0x32
 80026c8:	2201      	movs	r2, #1
 80026ca:	f006 f949 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[2], 1, 50); //send address
 80026ce:	193b      	adds	r3, r7, r4
 80026d0:	1c99      	adds	r1, r3, #2
 80026d2:	4898      	ldr	r0, [pc, #608]	; (8002934 <soundPlay+0x304>)
 80026d4:	2332      	movs	r3, #50	; 0x32
 80026d6:	2201      	movs	r2, #1
 80026d8:	f006 f942 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[1], 1, 50); //send address
 80026dc:	193b      	adds	r3, r7, r4
 80026de:	1c59      	adds	r1, r3, #1
 80026e0:	4894      	ldr	r0, [pc, #592]	; (8002934 <soundPlay+0x304>)
 80026e2:	2332      	movs	r3, #50	; 0x32
 80026e4:	2201      	movs	r2, #1
 80026e6:	f006 f93b 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[0], 1, 50); //send address
 80026ea:	1939      	adds	r1, r7, r4
 80026ec:	4891      	ldr	r0, [pc, #580]	; (8002934 <soundPlay+0x304>)
 80026ee:	2332      	movs	r3, #50	; 0x32
 80026f0:	2201      	movs	r2, #1
 80026f2:	f006 f935 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Receive(&hspi2, (uint8_t*) & soundInfo, 9, 5000);//9 bytes of soundInfo
 80026f6:	4b90      	ldr	r3, [pc, #576]	; (8002938 <soundPlay+0x308>)
 80026f8:	2420      	movs	r4, #32
 80026fa:	1939      	adds	r1, r7, r4
 80026fc:	488d      	ldr	r0, [pc, #564]	; (8002934 <soundPlay+0x304>)
 80026fe:	2209      	movs	r2, #9
 8002700:	f006 fa86 	bl	8008c10 <HAL_SPI_Receive>
				GPIOB->ODR |= 1 << 9; // set cs
 8002704:	4b89      	ldr	r3, [pc, #548]	; (800292c <soundPlay+0x2fc>)
 8002706:	695a      	ldr	r2, [r3, #20]
 8002708:	4b88      	ldr	r3, [pc, #544]	; (800292c <soundPlay+0x2fc>)
 800270a:	2180      	movs	r1, #128	; 0x80
 800270c:	0089      	lsls	r1, r1, #2
 800270e:	430a      	orrs	r2, r1
 8002710:	615a      	str	r2, [r3, #20]

				addr[0] = soundInfo[4];
 8002712:	0021      	movs	r1, r4
 8002714:	187b      	adds	r3, r7, r1
 8002716:	791a      	ldrb	r2, [r3, #4]
 8002718:	2018      	movs	r0, #24
 800271a:	183b      	adds	r3, r7, r0
 800271c:	701a      	strb	r2, [r3, #0]
				addr[1] = soundInfo[3];
 800271e:	187b      	adds	r3, r7, r1
 8002720:	78da      	ldrb	r2, [r3, #3]
 8002722:	183b      	adds	r3, r7, r0
 8002724:	705a      	strb	r2, [r3, #1]
				addr[2] = soundInfo[2];
 8002726:	187b      	adds	r3, r7, r1
 8002728:	789a      	ldrb	r2, [r3, #2]
 800272a:	183b      	adds	r3, r7, r0
 800272c:	709a      	strb	r2, [r3, #2]
				addr[3] = soundInfo[1];
 800272e:	187b      	adds	r3, r7, r1
 8002730:	785a      	ldrb	r2, [r3, #1]
 8002732:	183b      	adds	r3, r7, r0
 8002734:	70da      	strb	r2, [r3, #3]

//				address = 0;
	//			address = 0x29f170;

				address *= 4;		// just 4 test    !!!! IT'S TEMPORARY!!!!!! FIND THE REASON!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	60fb      	str	r3, [r7, #12]

				address |= addr[3];
 800273c:	183b      	adds	r3, r7, r0
 800273e:	78db      	ldrb	r3, [r3, #3]
 8002740:	001a      	movs	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4313      	orrs	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
				address <<= 8;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	021b      	lsls	r3, r3, #8
 800274c:	60fb      	str	r3, [r7, #12]
				address |= addr[2];
 800274e:	183b      	adds	r3, r7, r0
 8002750:	789b      	ldrb	r3, [r3, #2]
 8002752:	001a      	movs	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
				address <<= 8;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	021b      	lsls	r3, r3, #8
 800275e:	60fb      	str	r3, [r7, #12]
				address |= addr[1];
 8002760:	183b      	adds	r3, r7, r0
 8002762:	785b      	ldrb	r3, [r3, #1]
 8002764:	001a      	movs	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	4313      	orrs	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]
				address <<= 8;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	021b      	lsls	r3, r3, #8
 8002770:	60fb      	str	r3, [r7, #12]
				address |= addr[0];
 8002772:	183b      	adds	r3, r7, r0
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	001a      	movs	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4313      	orrs	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
	//									address <<= 8;
	//									address |= addr[1];
	//									address <<= 8;
	//									address |= addr[0];

				length[0] = soundInfo[8];	//Commented 4 test
 800277e:	187b      	adds	r3, r7, r1
 8002780:	7a1a      	ldrb	r2, [r3, #8]
 8002782:	2014      	movs	r0, #20
 8002784:	183b      	adds	r3, r7, r0
 8002786:	701a      	strb	r2, [r3, #0]
				length[1] = soundInfo[7];	//Commented 4 test
 8002788:	187b      	adds	r3, r7, r1
 800278a:	79da      	ldrb	r2, [r3, #7]
 800278c:	183b      	adds	r3, r7, r0
 800278e:	705a      	strb	r2, [r3, #1]
				length[2] = soundInfo[6];	//Commented 4 test
 8002790:	187b      	adds	r3, r7, r1
 8002792:	799a      	ldrb	r2, [r3, #6]
 8002794:	183b      	adds	r3, r7, r0
 8002796:	709a      	strb	r2, [r3, #2]
				length[3] = soundInfo[5];	//Commented 4 test
 8002798:	187b      	adds	r3, r7, r1
 800279a:	795a      	ldrb	r2, [r3, #5]
 800279c:	0001      	movs	r1, r0
 800279e:	187b      	adds	r3, r7, r1
 80027a0:	70da      	strb	r2, [r3, #3]

				lenOfsound |= length[3];
 80027a2:	187b      	adds	r3, r7, r1
 80027a4:	78db      	ldrb	r3, [r3, #3]
 80027a6:	001a      	movs	r2, r3
 80027a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027aa:	4313      	orrs	r3, r2
 80027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound <<= 8;
 80027ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound |= length[2];
 80027b4:	187b      	adds	r3, r7, r1
 80027b6:	789b      	ldrb	r3, [r3, #2]
 80027b8:	001a      	movs	r2, r3
 80027ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027bc:	4313      	orrs	r3, r2
 80027be:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound <<= 8;
 80027c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound |= length[1];
 80027c6:	187b      	adds	r3, r7, r1
 80027c8:	785b      	ldrb	r3, [r3, #1]
 80027ca:	001a      	movs	r2, r3
 80027cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ce:	4313      	orrs	r3, r2
 80027d0:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound <<= 8;
 80027d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d4:	021b      	lsls	r3, r3, #8
 80027d6:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound |= length[0];
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	001a      	movs	r2, r3
 80027de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e0:	4313      	orrs	r3, r2
 80027e2:	62fb      	str	r3, [r7, #44]	; 0x2c
				speakerPowerUp();
 80027e4:	f000 fa33 	bl	8002c4e <speakerPowerUp>
			}

			if(lenOfsound % bufLen == 0)
 80027e8:	4b54      	ldr	r3, [pc, #336]	; (800293c <soundPlay+0x30c>)
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	001a      	movs	r2, r3
 80027ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027f0:	0011      	movs	r1, r2
 80027f2:	0018      	movs	r0, r3
 80027f4:	f7fd fd0c 	bl	8000210 <__aeabi_uidivmod>
 80027f8:	1e0b      	subs	r3, r1, #0
 80027fa:	d116      	bne.n	800282a <soundPlay+0x1fa>
			{
				bufCount = lenOfsound / bufLen;			//	 N of buffers is determined
 80027fc:	4b4f      	ldr	r3, [pc, #316]	; (800293c <soundPlay+0x30c>)
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	0019      	movs	r1, r3
 8002802:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002804:	f7fd fc7e 	bl	8000104 <__udivsi3>
 8002808:	0003      	movs	r3, r0
 800280a:	001a      	movs	r2, r3
 800280c:	4b4c      	ldr	r3, [pc, #304]	; (8002940 <soundPlay+0x310>)
 800280e:	601a      	str	r2, [r3, #0]
				bufLast = bufCount - 1;						//	number of last buffer is determined
 8002810:	4b4b      	ldr	r3, [pc, #300]	; (8002940 <soundPlay+0x310>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	1e5a      	subs	r2, r3, #1
 8002816:	4b4b      	ldr	r3, [pc, #300]	; (8002944 <soundPlay+0x314>)
 8002818:	601a      	str	r2, [r3, #0]
				lastSoundBufferSize = (bufLen >> 1);
 800281a:	4b48      	ldr	r3, [pc, #288]	; (800293c <soundPlay+0x30c>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	085b      	lsrs	r3, r3, #1
 8002820:	b29b      	uxth	r3, r3
 8002822:	001a      	movs	r2, r3
 8002824:	4b48      	ldr	r3, [pc, #288]	; (8002948 <soundPlay+0x318>)
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	e019      	b.n	800285e <soundPlay+0x22e>
			}
			else
			{
				bufCount = (lenOfsound / bufLen) + 1;	//	 N of buffers is determined
 800282a:	4b44      	ldr	r3, [pc, #272]	; (800293c <soundPlay+0x30c>)
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	0019      	movs	r1, r3
 8002830:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002832:	f7fd fc67 	bl	8000104 <__udivsi3>
 8002836:	0003      	movs	r3, r0
 8002838:	1c5a      	adds	r2, r3, #1
 800283a:	4b41      	ldr	r3, [pc, #260]	; (8002940 <soundPlay+0x310>)
 800283c:	601a      	str	r2, [r3, #0]
				bufLast = bufCount - 1;					//	number of last buffer is determined
 800283e:	4b40      	ldr	r3, [pc, #256]	; (8002940 <soundPlay+0x310>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	1e5a      	subs	r2, r3, #1
 8002844:	4b3f      	ldr	r3, [pc, #252]	; (8002944 <soundPlay+0x314>)
 8002846:	601a      	str	r2, [r3, #0]
				lastSoundBufferSize = (lenOfsound - ((bufCount - 1) *  bufLen)) >> 1;
 8002848:	4b3d      	ldr	r3, [pc, #244]	; (8002940 <soundPlay+0x310>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	3b01      	subs	r3, #1
 800284e:	4a3b      	ldr	r2, [pc, #236]	; (800293c <soundPlay+0x30c>)
 8002850:	8812      	ldrh	r2, [r2, #0]
 8002852:	4353      	muls	r3, r2
 8002854:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	085a      	lsrs	r2, r3, #1
 800285a:	4b3b      	ldr	r3, [pc, #236]	; (8002948 <soundPlay+0x318>)
 800285c:	601a      	str	r2, [r3, #0]
			}
				lenOfData = bufLen >> 1;
 800285e:	4b37      	ldr	r3, [pc, #220]	; (800293c <soundPlay+0x30c>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	085b      	lsrs	r3, r3, #1
 8002864:	b29b      	uxth	r3, r3
 8002866:	001a      	movs	r2, r3
 8002868:	4b38      	ldr	r3, [pc, #224]	; (800294c <soundPlay+0x31c>)
 800286a:	601a      	str	r2, [r3, #0]
	//////////////////////////////////////////////////////////////////////////////////////// IF before is correct, after is correct //////////
				GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 800286c:	4b2f      	ldr	r3, [pc, #188]	; (800292c <soundPlay+0x2fc>)
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	4b2e      	ldr	r3, [pc, #184]	; (800292c <soundPlay+0x2fc>)
 8002872:	492f      	ldr	r1, [pc, #188]	; (8002930 <soundPlay+0x300>)
 8002874:	400a      	ands	r2, r1
 8002876:	615a      	str	r2, [r3, #20]
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8002878:	232b      	movs	r3, #43	; 0x2b
 800287a:	18f9      	adds	r1, r7, r3
 800287c:	482d      	ldr	r0, [pc, #180]	; (8002934 <soundPlay+0x304>)
 800287e:	2332      	movs	r3, #50	; 0x32
 8002880:	2201      	movs	r2, #1
 8002882:	f006 f86d 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 8002886:	2418      	movs	r4, #24
 8002888:	193b      	adds	r3, r7, r4
 800288a:	1cd9      	adds	r1, r3, #3
 800288c:	4829      	ldr	r0, [pc, #164]	; (8002934 <soundPlay+0x304>)
 800288e:	2332      	movs	r3, #50	; 0x32
 8002890:	2201      	movs	r2, #1
 8002892:	f006 f865 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 8002896:	193b      	adds	r3, r7, r4
 8002898:	1c99      	adds	r1, r3, #2
 800289a:	4826      	ldr	r0, [pc, #152]	; (8002934 <soundPlay+0x304>)
 800289c:	2332      	movs	r3, #50	; 0x32
 800289e:	2201      	movs	r2, #1
 80028a0:	f006 f85e 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 80028a4:	193b      	adds	r3, r7, r4
 80028a6:	1c59      	adds	r1, r3, #1
 80028a8:	4822      	ldr	r0, [pc, #136]	; (8002934 <soundPlay+0x304>)
 80028aa:	2332      	movs	r3, #50	; 0x32
 80028ac:	2201      	movs	r2, #1
 80028ae:	f006 f857 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 80028b2:	1939      	adds	r1, r7, r4
 80028b4:	481f      	ldr	r0, [pc, #124]	; (8002934 <soundPlay+0x304>)
 80028b6:	2332      	movs	r3, #50	; 0x32
 80028b8:	2201      	movs	r2, #1
 80028ba:	f006 f851 	bl	8008960 <HAL_SPI_Transmit>
				HAL_SPI_Receive(&hspi2, (uint8_t*)  & soundBuf[0], bufLen, 5000);
 80028be:	4b1f      	ldr	r3, [pc, #124]	; (800293c <soundPlay+0x30c>)
 80028c0:	881a      	ldrh	r2, [r3, #0]
 80028c2:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <soundPlay+0x308>)
 80028c4:	4922      	ldr	r1, [pc, #136]	; (8002950 <soundPlay+0x320>)
 80028c6:	481b      	ldr	r0, [pc, #108]	; (8002934 <soundPlay+0x304>)
 80028c8:	f006 f9a2 	bl	8008c10 <HAL_SPI_Receive>
//				HAL_SPI_Receive_DMA(&hspi2, (uint8_t*)  & soundBuf[0], bufLen);

				GPIOB->ODR |= 1 << 9;	//set FLASH CS
 80028cc:	4b17      	ldr	r3, [pc, #92]	; (800292c <soundPlay+0x2fc>)
 80028ce:	695a      	ldr	r2, [r3, #20]
 80028d0:	4b16      	ldr	r3, [pc, #88]	; (800292c <soundPlay+0x2fc>)
 80028d2:	2180      	movs	r1, #128	; 0x80
 80028d4:	0089      	lsls	r1, r1, #2
 80028d6:	430a      	orrs	r2, r1
 80028d8:	615a      	str	r2, [r3, #20]



	//			addrSound = 9;	// 4 test only!
				addrSound = address;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	613b      	str	r3, [r7, #16]



				HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], (lenOfData));
 80028de:	4b1b      	ldr	r3, [pc, #108]	; (800294c <soundPlay+0x31c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	491a      	ldr	r1, [pc, #104]	; (8002950 <soundPlay+0x320>)
 80028e6:	4b1b      	ldr	r3, [pc, #108]	; (8002954 <soundPlay+0x324>)
 80028e8:	0018      	movs	r0, r3
 80028ea:	f004 fa8d 	bl	8006e08 <HAL_I2S_Transmit_DMA>
				half_of_buf = 1;
 80028ee:	4b1a      	ldr	r3, [pc, #104]	; (8002958 <soundPlay+0x328>)
 80028f0:	2201      	movs	r2, #1
 80028f2:	701a      	strb	r2, [r3, #0]
	//==================================================1st time play buffer =========================================================
	//			GPIOC->ODR |= 1 << 6;	//set BF
	//			GPIOC->ODR &= ~(1 << 6);	//set BF  
//				while(curBuf < bufCount)
				while(curBuf <= bufLast)
 80028f4:	e0e5      	b.n	8002ac2 <soundPlay+0x492>
				{
//					if(curBuf == (bufCount - 2))
					if(curBuf == bufLast)
 80028f6:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <soundPlay+0x2f4>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4b12      	ldr	r3, [pc, #72]	; (8002944 <soundPlay+0x314>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d103      	bne.n	800290a <soundPlay+0x2da>
					{
						lenOfData = lastSoundBufferSize;
 8002902:	4b11      	ldr	r3, [pc, #68]	; (8002948 <soundPlay+0x318>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	4b11      	ldr	r3, [pc, #68]	; (800294c <soundPlay+0x31c>)
 8002908:	601a      	str	r2, [r3, #0]
//						isSoundOver = 1;		//just 4 test
//						HAL_I2S_DMAStop(&hi2s1);
//					}
	//							GPIOC->ODR |= 1 << 6;	//set BF
	//							GPIOC->ODR &= ~(1 << 6);	//set BF  
					if(isSoundOver == 1)
 800290a:	4b07      	ldr	r3, [pc, #28]	; (8002928 <soundPlay+0x2f8>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d126      	bne.n	8002960 <soundPlay+0x330>
//
//									__disable_irq();
//									/* might not be necessary */
//
//									 hi2s1.hdmarx->XferCpltCallback = NULL;
									 HAL_I2S_DMAStop(&hi2s1);
 8002912:	4b10      	ldr	r3, [pc, #64]	; (8002954 <soundPlay+0x324>)
 8002914:	0018      	movs	r0, r3
 8002916:	f004 fb23 	bl	8006f60 <HAL_I2S_DMAStop>
//									 __enable_irq();
									/* might not be necessary */
									 cmd2Execute=0;
 800291a:	4b10      	ldr	r3, [pc, #64]	; (800295c <soundPlay+0x32c>)
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]
//									 GPIOC->ODR |= 1 << 6;	//set BF
									 return;
 8002920:	e0db      	b.n	8002ada <soundPlay+0x4aa>
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	20002408 	.word	0x20002408
 8002928:	20002820 	.word	0x20002820
 800292c:	50000400 	.word	0x50000400
 8002930:	fffffdff 	.word	0xfffffdff
 8002934:	20000178 	.word	0x20000178
 8002938:	00001388 	.word	0x00001388
 800293c:	20000032 	.word	0x20000032
 8002940:	2000240c 	.word	0x2000240c
 8002944:	2000281c 	.word	0x2000281c
 8002948:	20002814 	.word	0x20002814
 800294c:	20002810 	.word	0x20002810
 8002950:	20002410 	.word	0x20002410
 8002954:	200000e0 	.word	0x200000e0
 8002958:	20002818 	.word	0x20002818
 800295c:	200003fe 	.word	0x200003fe
								}

					if(half_of_buf == 2)
 8002960:	4b60      	ldr	r3, [pc, #384]	; (8002ae4 <soundPlay+0x4b4>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b02      	cmp	r3, #2
 8002966:	d152      	bne.n	8002a0e <soundPlay+0x3de>
					{
//						GPIOC->ODR |= 1 << 6;	//set BF
	//					GPIOC->ODR &= ~(1 << 6);	//set BF  
						addrSound = (addrSound + (lenOfData));
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4b5f      	ldr	r3, [pc, #380]	; (8002ae8 <soundPlay+0x4b8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	18d3      	adds	r3, r2, r3
 8002970:	613b      	str	r3, [r7, #16]

						addr[0] = addrSound & 0xFF;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	b2da      	uxtb	r2, r3
 8002976:	2418      	movs	r4, #24
 8002978:	193b      	adds	r3, r7, r4
 800297a:	701a      	strb	r2, [r3, #0]
						addr[1] = (addrSound >> 8) & 0xFF;
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	b2da      	uxtb	r2, r3
 8002982:	193b      	adds	r3, r7, r4
 8002984:	705a      	strb	r2, [r3, #1]
						addr[2] = (addrSound >> 16) & 0xFF;
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	0c1b      	lsrs	r3, r3, #16
 800298a:	b2da      	uxtb	r2, r3
 800298c:	193b      	adds	r3, r7, r4
 800298e:	709a      	strb	r2, [r3, #2]
						addr[3] = (addrSound >> 24) & 0xFF;
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	0e1b      	lsrs	r3, r3, #24
 8002994:	b2da      	uxtb	r2, r3
 8002996:	193b      	adds	r3, r7, r4
 8002998:	70da      	strb	r2, [r3, #3]

						GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 800299a:	4b54      	ldr	r3, [pc, #336]	; (8002aec <soundPlay+0x4bc>)
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	4b53      	ldr	r3, [pc, #332]	; (8002aec <soundPlay+0x4bc>)
 80029a0:	4953      	ldr	r1, [pc, #332]	; (8002af0 <soundPlay+0x4c0>)
 80029a2:	400a      	ands	r2, r1
 80029a4:	615a      	str	r2, [r3, #20]
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 80029a6:	232b      	movs	r3, #43	; 0x2b
 80029a8:	18f9      	adds	r1, r7, r3
 80029aa:	4852      	ldr	r0, [pc, #328]	; (8002af4 <soundPlay+0x4c4>)
 80029ac:	2332      	movs	r3, #50	; 0x32
 80029ae:	2201      	movs	r2, #1
 80029b0:	f005 ffd6 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 80029b4:	193b      	adds	r3, r7, r4
 80029b6:	1cd9      	adds	r1, r3, #3
 80029b8:	484e      	ldr	r0, [pc, #312]	; (8002af4 <soundPlay+0x4c4>)
 80029ba:	2332      	movs	r3, #50	; 0x32
 80029bc:	2201      	movs	r2, #1
 80029be:	f005 ffcf 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 80029c2:	193b      	adds	r3, r7, r4
 80029c4:	1c99      	adds	r1, r3, #2
 80029c6:	484b      	ldr	r0, [pc, #300]	; (8002af4 <soundPlay+0x4c4>)
 80029c8:	2332      	movs	r3, #50	; 0x32
 80029ca:	2201      	movs	r2, #1
 80029cc:	f005 ffc8 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 80029d0:	193b      	adds	r3, r7, r4
 80029d2:	1c59      	adds	r1, r3, #1
 80029d4:	4847      	ldr	r0, [pc, #284]	; (8002af4 <soundPlay+0x4c4>)
 80029d6:	2332      	movs	r3, #50	; 0x32
 80029d8:	2201      	movs	r2, #1
 80029da:	f005 ffc1 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 80029de:	1939      	adds	r1, r7, r4
 80029e0:	4844      	ldr	r0, [pc, #272]	; (8002af4 <soundPlay+0x4c4>)
 80029e2:	2332      	movs	r3, #50	; 0x32
 80029e4:	2201      	movs	r2, #1
 80029e6:	f005 ffbb 	bl	8008960 <HAL_SPI_Transmit>
//						HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[0], (bufLen >> 1), 5000);
						HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[0], lenOfData, 5000);
 80029ea:	4b3f      	ldr	r3, [pc, #252]	; (8002ae8 <soundPlay+0x4b8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	4b41      	ldr	r3, [pc, #260]	; (8002af8 <soundPlay+0x4c8>)
 80029f2:	4942      	ldr	r1, [pc, #264]	; (8002afc <soundPlay+0x4cc>)
 80029f4:	483f      	ldr	r0, [pc, #252]	; (8002af4 <soundPlay+0x4c4>)
 80029f6:	f006 f90b 	bl	8008c10 <HAL_SPI_Receive>
//						HAL_SPI_Receive_DMA(&hspi2, (uint8_t*)  & soundBuf[0], (bufLen >> 1));
						GPIOB->ODR |= 1 << 9;	//set FLASH CS
 80029fa:	4b3c      	ldr	r3, [pc, #240]	; (8002aec <soundPlay+0x4bc>)
 80029fc:	695a      	ldr	r2, [r3, #20]
 80029fe:	4b3b      	ldr	r3, [pc, #236]	; (8002aec <soundPlay+0x4bc>)
 8002a00:	2180      	movs	r1, #128	; 0x80
 8002a02:	0089      	lsls	r1, r1, #2
 8002a04:	430a      	orrs	r2, r1
 8002a06:	615a      	str	r2, [r3, #20]
						half_of_buf = 1;
 8002a08:	4b36      	ldr	r3, [pc, #216]	; (8002ae4 <soundPlay+0x4b4>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	701a      	strb	r2, [r3, #0]
					}
					if(half_of_buf == 0)
 8002a0e:	4b35      	ldr	r3, [pc, #212]	; (8002ae4 <soundPlay+0x4b4>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d155      	bne.n	8002ac2 <soundPlay+0x492>
					{
	//					GPIOC->ODR |= 1 << 6;	//set BF
//						GPIOC->ODR &= ~(1 << 6);	//set BF  
						addrSound = (addrSound + (lenOfData));
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4b33      	ldr	r3, [pc, #204]	; (8002ae8 <soundPlay+0x4b8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	18d3      	adds	r3, r2, r3
 8002a1e:	613b      	str	r3, [r7, #16]

						addr[0] = addrSound & 0xFF;
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	2418      	movs	r4, #24
 8002a26:	193b      	adds	r3, r7, r4
 8002a28:	701a      	strb	r2, [r3, #0]
						addr[1] = (addrSound >> 8) & 0xFF;
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	0a1b      	lsrs	r3, r3, #8
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	193b      	adds	r3, r7, r4
 8002a32:	705a      	strb	r2, [r3, #1]
						addr[2] = (addrSound >> 16) & 0xFF;
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	0c1b      	lsrs	r3, r3, #16
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	193b      	adds	r3, r7, r4
 8002a3c:	709a      	strb	r2, [r3, #2]
						addr[3] = (addrSound >> 24) & 0xFF;
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	0e1b      	lsrs	r3, r3, #24
 8002a42:	b2da      	uxtb	r2, r3
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	70da      	strb	r2, [r3, #3]

						GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 8002a48:	4b28      	ldr	r3, [pc, #160]	; (8002aec <soundPlay+0x4bc>)
 8002a4a:	695a      	ldr	r2, [r3, #20]
 8002a4c:	4b27      	ldr	r3, [pc, #156]	; (8002aec <soundPlay+0x4bc>)
 8002a4e:	4928      	ldr	r1, [pc, #160]	; (8002af0 <soundPlay+0x4c0>)
 8002a50:	400a      	ands	r2, r1
 8002a52:	615a      	str	r2, [r3, #20]
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8002a54:	232b      	movs	r3, #43	; 0x2b
 8002a56:	18f9      	adds	r1, r7, r3
 8002a58:	4826      	ldr	r0, [pc, #152]	; (8002af4 <soundPlay+0x4c4>)
 8002a5a:	2332      	movs	r3, #50	; 0x32
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f005 ff7f 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 8002a62:	193b      	adds	r3, r7, r4
 8002a64:	1cd9      	adds	r1, r3, #3
 8002a66:	4823      	ldr	r0, [pc, #140]	; (8002af4 <soundPlay+0x4c4>)
 8002a68:	2332      	movs	r3, #50	; 0x32
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f005 ff78 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 8002a70:	193b      	adds	r3, r7, r4
 8002a72:	1c99      	adds	r1, r3, #2
 8002a74:	481f      	ldr	r0, [pc, #124]	; (8002af4 <soundPlay+0x4c4>)
 8002a76:	2332      	movs	r3, #50	; 0x32
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f005 ff71 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 8002a7e:	193b      	adds	r3, r7, r4
 8002a80:	1c59      	adds	r1, r3, #1
 8002a82:	481c      	ldr	r0, [pc, #112]	; (8002af4 <soundPlay+0x4c4>)
 8002a84:	2332      	movs	r3, #50	; 0x32
 8002a86:	2201      	movs	r2, #1
 8002a88:	f005 ff6a 	bl	8008960 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 8002a8c:	1939      	adds	r1, r7, r4
 8002a8e:	4819      	ldr	r0, [pc, #100]	; (8002af4 <soundPlay+0x4c4>)
 8002a90:	2332      	movs	r3, #50	; 0x32
 8002a92:	2201      	movs	r2, #1
 8002a94:	f005 ff64 	bl	8008960 <HAL_SPI_Transmit>
//						HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[bufLen >> 1], (bufLen >> 1), 5000);
						HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[lenOfData], lenOfData, 5000);
 8002a98:	4b13      	ldr	r3, [pc, #76]	; (8002ae8 <soundPlay+0x4b8>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b17      	ldr	r3, [pc, #92]	; (8002afc <soundPlay+0x4cc>)
 8002a9e:	18d1      	adds	r1, r2, r3
 8002aa0:	4b11      	ldr	r3, [pc, #68]	; (8002ae8 <soundPlay+0x4b8>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	4b14      	ldr	r3, [pc, #80]	; (8002af8 <soundPlay+0x4c8>)
 8002aa8:	4812      	ldr	r0, [pc, #72]	; (8002af4 <soundPlay+0x4c4>)
 8002aaa:	f006 f8b1 	bl	8008c10 <HAL_SPI_Receive>
//						HAL_SPI_Receive_DMA(&hspi2, (uint8_t*)  & soundBuf[0], (bufLen >> 1));
						GPIOB->ODR |= 1 << 9;	//set FLASH CS
 8002aae:	4b0f      	ldr	r3, [pc, #60]	; (8002aec <soundPlay+0x4bc>)
 8002ab0:	695a      	ldr	r2, [r3, #20]
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <soundPlay+0x4bc>)
 8002ab4:	2180      	movs	r1, #128	; 0x80
 8002ab6:	0089      	lsls	r1, r1, #2
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	615a      	str	r2, [r3, #20]
						half_of_buf = 1;
 8002abc:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <soundPlay+0x4b4>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	701a      	strb	r2, [r3, #0]
				while(curBuf <= bufLast)
 8002ac2:	4b0f      	ldr	r3, [pc, #60]	; (8002b00 <soundPlay+0x4d0>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	4b0f      	ldr	r3, [pc, #60]	; (8002b04 <soundPlay+0x4d4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d800      	bhi.n	8002ad0 <soundPlay+0x4a0>
 8002ace:	e712      	b.n	80028f6 <soundPlay+0x2c6>
					}
				}
				cmd2Execute=0;
 8002ad0:	4b0d      	ldr	r3, [pc, #52]	; (8002b08 <soundPlay+0x4d8>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	701a      	strb	r2, [r3, #0]
//				GPIOC->ODR |= 1 << 6;	//set BF
				return;
 8002ad6:	e000      	b.n	8002ada <soundPlay+0x4aa>
				 return;
 8002ad8:	46c0      	nop			; (mov r8, r8)
			}
 8002ada:	0018      	movs	r0, r3
 8002adc:	46bd      	mov	sp, r7
 8002ade:	b00d      	add	sp, #52	; 0x34
 8002ae0:	bd90      	pop	{r4, r7, pc}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	20002818 	.word	0x20002818
 8002ae8:	20002810 	.word	0x20002810
 8002aec:	50000400 	.word	0x50000400
 8002af0:	fffffdff 	.word	0xfffffdff
 8002af4:	20000178 	.word	0x20000178
 8002af8:	00001388 	.word	0x00001388
 8002afc:	20002410 	.word	0x20002410
 8002b00:	20002408 	.word	0x20002408
 8002b04:	2000281c 	.word	0x2000281c
 8002b08:	200003fe 	.word	0x200003fe

08002b0c <sound_half_transfer_callback>:
		///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		void sound_half_transfer_callback()
		{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
			half_of_buf = 2;
 8002b10:	4b02      	ldr	r3, [pc, #8]	; (8002b1c <sound_half_transfer_callback+0x10>)
 8002b12:	2202      	movs	r2, #2
 8002b14:	701a      	strb	r2, [r3, #0]
		}
 8002b16:	46c0      	nop			; (mov r8, r8)
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20002818 	.word	0x20002818

08002b20 <sound_full_transfer_callback>:
		///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		void sound_full_transfer_callback()
		{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0

			if(curBuf < (bufLast - 1))
 8002b24:	4b16      	ldr	r3, [pc, #88]	; (8002b80 <sound_full_transfer_callback+0x60>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	1e5a      	subs	r2, r3, #1
 8002b2a:	4b16      	ldr	r3, [pc, #88]	; (8002b84 <sound_full_transfer_callback+0x64>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d910      	bls.n	8002b54 <sound_full_transfer_callback+0x34>
			{
//				HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], (bufLen >> 1));
				HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], lenOfData);
 8002b32:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <sound_full_transfer_callback+0x68>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	4914      	ldr	r1, [pc, #80]	; (8002b8c <sound_full_transfer_callback+0x6c>)
 8002b3a:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <sound_full_transfer_callback+0x70>)
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f004 f963 	bl	8006e08 <HAL_I2S_Transmit_DMA>
				half_of_buf = 0;
 8002b42:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <sound_full_transfer_callback+0x74>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	701a      	strb	r2, [r3, #0]
				curBuf += 1;
 8002b48:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <sound_full_transfer_callback+0x64>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	1c5a      	adds	r2, r3, #1
 8002b4e:	4b0d      	ldr	r3, [pc, #52]	; (8002b84 <sound_full_transfer_callback+0x64>)
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	e013      	b.n	8002b7c <sound_full_transfer_callback+0x5c>
			}
			else
			{
				HAL_I2S_DMAStop(&hi2s1);
 8002b54:	4b0e      	ldr	r3, [pc, #56]	; (8002b90 <sound_full_transfer_callback+0x70>)
 8002b56:	0018      	movs	r0, r3
 8002b58:	f004 fa02 	bl	8006f60 <HAL_I2S_DMAStop>
				isSoundOver = 1;
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <sound_full_transfer_callback+0x78>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	701a      	strb	r2, [r3, #0]
				cmd2Execute=0;
 8002b62:	4b0e      	ldr	r3, [pc, #56]	; (8002b9c <sound_full_transfer_callback+0x7c>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	701a      	strb	r2, [r3, #0]
				half_of_buf = 3;
 8002b68:	4b0a      	ldr	r3, [pc, #40]	; (8002b94 <sound_full_transfer_callback+0x74>)
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	701a      	strb	r2, [r3, #0]
//				speakerMute();
//				HAL_Delay(1);
				GPIOC->ODR |= 1 << 6;	//set BF
 8002b6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ba0 <sound_full_transfer_callback+0x80>)
 8002b70:	695a      	ldr	r2, [r3, #20]
 8002b72:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <sound_full_transfer_callback+0x80>)
 8002b74:	2140      	movs	r1, #64	; 0x40
 8002b76:	430a      	orrs	r2, r1
 8002b78:	615a      	str	r2, [r3, #20]
				return;
 8002b7a:	46c0      	nop			; (mov r8, r8)
			}

		}
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	2000281c 	.word	0x2000281c
 8002b84:	20002408 	.word	0x20002408
 8002b88:	20002810 	.word	0x20002810
 8002b8c:	20002410 	.word	0x20002410
 8002b90:	200000e0 	.word	0x200000e0
 8002b94:	20002818 	.word	0x20002818
 8002b98:	20002820 	.word	0x20002820
 8002b9c:	200003fe 	.word	0x200003fe
 8002ba0:	50000800 	.word	0x50000800

08002ba4 <setVolume>:
		//=============================================================================================
			void setVolume(uint8_t AMP, uint8_t DAC_Gain, uint8_t volume)
			{
 8002ba4:	b590      	push	{r4, r7, lr}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	0004      	movs	r4, r0
 8002bac:	0008      	movs	r0, r1
 8002bae:	0011      	movs	r1, r2
 8002bb0:	1dfb      	adds	r3, r7, #7
 8002bb2:	1c22      	adds	r2, r4, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	1dbb      	adds	r3, r7, #6
 8002bb8:	1c02      	adds	r2, r0, #0
 8002bba:	701a      	strb	r2, [r3, #0]
 8002bbc:	1d7b      	adds	r3, r7, #5
 8002bbe:	1c0a      	adds	r2, r1, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
				uint8_t volumeResult = 0;
 8002bc2:	210f      	movs	r1, #15
 8002bc4:	187b      	adds	r3, r7, r1
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
				volumeResult = 116 - (volume * 10);
 8002bca:	1d7b      	adds	r3, r7, #5
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	1c1a      	adds	r2, r3, #0
 8002bd0:	0152      	lsls	r2, r2, #5
 8002bd2:	1ad2      	subs	r2, r2, r3
 8002bd4:	0092      	lsls	r2, r2, #2
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	18db      	adds	r3, r3, r3
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	000c      	movs	r4, r1
 8002bde:	187b      	adds	r3, r7, r1
 8002be0:	3274      	adds	r2, #116	; 0x74
 8002be2:	701a      	strb	r2, [r3, #0]
				AMP = 16*5;
 8002be4:	1dfb      	adds	r3, r7, #7
 8002be6:	2250      	movs	r2, #80	; 0x50
 8002be8:	701a      	strb	r2, [r3, #0]
				DAC_Gain = 48;
 8002bea:	1dbb      	adds	r3, r7, #6
 8002bec:	2230      	movs	r2, #48	; 0x30
 8002bee:	701a      	strb	r2, [r3, #0]
				I2C_SOUND_ChangePage(0x00);
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	f7fe fe0b 	bl	800180c <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x41, DAC_Gain);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 8002bf6:	1dbb      	adds	r3, r7, #6
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	0019      	movs	r1, r3
 8002bfc:	2041      	movs	r0, #65	; 0x41
 8002bfe:	f7fe fe23 	bl	8001848 <WriteReg_I2C_SOUND>
					I2C_SOUND_ChangePage(0x01);
 8002c02:	2001      	movs	r0, #1
 8002c04:	f7fe fe02 	bl	800180c <I2C_SOUND_ChangePage>
					WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 8002c08:	2100      	movs	r1, #0
 8002c0a:	2010      	movs	r0, #16
 8002c0c:	f7fe fe1c 	bl	8001848 <WriteReg_I2C_SOUND>
					WriteReg_I2C_SOUND(0x2E, volumeResult);	//SPK attn. Gain =0dB (P1, R46, 0d - 116 d, 255d)
 8002c10:	193b      	adds	r3, r7, r4
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	0019      	movs	r1, r3
 8002c16:	202e      	movs	r0, #46	; 0x2e
 8002c18:	f7fe fe16 	bl	8001848 <WriteReg_I2C_SOUND>
					WriteReg_I2C_SOUND(0x30, AMP);	//SPK driver Gain=6.0dB (P1, R48, 16d - 80d)
 8002c1c:	1dfb      	adds	r3, r7, #7
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	0019      	movs	r1, r3
 8002c22:	2030      	movs	r0, #48	; 0x30
 8002c24:	f7fe fe10 	bl	8001848 <WriteReg_I2C_SOUND>
//					WriteReg_I2C_SOUND(0x30, volume);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001
					HAL_Delay(3);
 8002c28:	2003      	movs	r0, #3
 8002c2a:	f001 fdc7 	bl	80047bc <HAL_Delay>
			}
 8002c2e:	46c0      	nop			; (mov r8, r8)
 8002c30:	46bd      	mov	sp, r7
 8002c32:	b005      	add	sp, #20
 8002c34:	bd90      	pop	{r4, r7, pc}

08002c36 <speakerMute>:
			//=============================================================================================
			void speakerMute(void)
			{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	af00      	add	r7, sp, #0
				I2C_SOUND_ChangePage(0x01);
 8002c3a:	2001      	movs	r0, #1
 8002c3c:	f7fe fde6 	bl	800180c <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x2D, 0);
 8002c40:	2100      	movs	r1, #0
 8002c42:	202d      	movs	r0, #45	; 0x2d
 8002c44:	f7fe fe00 	bl	8001848 <WriteReg_I2C_SOUND>
			}
 8002c48:	46c0      	nop			; (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <speakerPowerUp>:
			//=============================================================================================
			void speakerPowerUp(void)
			{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	af00      	add	r7, sp, #0
				I2C_SOUND_ChangePage(0x01);
 8002c52:	2001      	movs	r0, #1
 8002c54:	f7fe fdda 	bl	800180c <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x2D, 2);
 8002c58:	2102      	movs	r1, #2
 8002c5a:	202d      	movs	r0, #45	; 0x2d
 8002c5c:	f7fe fdf4 	bl	8001848 <WriteReg_I2C_SOUND>
			}
 8002c60:	46c0      	nop			; (mov r8, r8)
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
	...

08002c68 <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOB->ODR |= 1 << 9;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	4a29      	ldr	r2, [pc, #164]	; (8002d18 <MEM_GetID+0xb0>)
 8002c72:	7812      	ldrb	r2, [r2, #0]
 8002c74:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 8002c76:	1dfb      	adds	r3, r7, #7
 8002c78:	229e      	movs	r2, #158	; 0x9e
 8002c7a:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 <<9);	//reset cs
 8002c7c:	4b27      	ldr	r3, [pc, #156]	; (8002d1c <MEM_GetID+0xb4>)
 8002c7e:	695a      	ldr	r2, [r3, #20]
 8002c80:	4b26      	ldr	r3, [pc, #152]	; (8002d1c <MEM_GetID+0xb4>)
 8002c82:	4927      	ldr	r1, [pc, #156]	; (8002d20 <MEM_GetID+0xb8>)
 8002c84:	400a      	ands	r2, r1
 8002c86:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 8002c88:	1df9      	adds	r1, r7, #7
 8002c8a:	4826      	ldr	r0, [pc, #152]	; (8002d24 <MEM_GetID+0xbc>)
 8002c8c:	2332      	movs	r3, #50	; 0x32
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f005 fe66 	bl	8008960 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002c94:	23fa      	movs	r3, #250	; 0xfa
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	1d39      	adds	r1, r7, #4
 8002c9a:	4822      	ldr	r0, [pc, #136]	; (8002d24 <MEM_GetID+0xbc>)
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f005 ffb7 	bl	8008c10 <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	001a      	movs	r2, r3
 8002ca8:	4b1f      	ldr	r3, [pc, #124]	; (8002d28 <MEM_GetID+0xc0>)
 8002caa:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 8002cac:	4b1e      	ldr	r3, [pc, #120]	; (8002d28 <MEM_GetID+0xc0>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	021a      	lsls	r2, r3, #8
 8002cb2:	4b1d      	ldr	r3, [pc, #116]	; (8002d28 <MEM_GetID+0xc0>)
 8002cb4:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002cb6:	23fa      	movs	r3, #250	; 0xfa
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	1d39      	adds	r1, r7, #4
 8002cbc:	4819      	ldr	r0, [pc, #100]	; (8002d24 <MEM_GetID+0xbc>)
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f005 ffa6 	bl	8008c10 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002cc4:	1d3b      	adds	r3, r7, #4
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	001a      	movs	r2, r3
 8002cca:	4b17      	ldr	r3, [pc, #92]	; (8002d28 <MEM_GetID+0xc0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	18d2      	adds	r2, r2, r3
 8002cd0:	4b15      	ldr	r3, [pc, #84]	; (8002d28 <MEM_GetID+0xc0>)
 8002cd2:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8002cd4:	4b14      	ldr	r3, [pc, #80]	; (8002d28 <MEM_GetID+0xc0>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	021a      	lsls	r2, r3, #8
 8002cda:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <MEM_GetID+0xc0>)
 8002cdc:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002cde:	23fa      	movs	r3, #250	; 0xfa
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	1d39      	adds	r1, r7, #4
 8002ce4:	480f      	ldr	r0, [pc, #60]	; (8002d24 <MEM_GetID+0xbc>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f005 ff92 	bl	8008c10 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002cec:	1d3b      	adds	r3, r7, #4
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	001a      	movs	r2, r3
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	; (8002d28 <MEM_GetID+0xc0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	18d2      	adds	r2, r2, r3
 8002cf8:	4b0b      	ldr	r3, [pc, #44]	; (8002d28 <MEM_GetID+0xc0>)
 8002cfa:	601a      	str	r2, [r3, #0]
		GPIOB->ODR |= 1 << 9;                    			// set cs
 8002cfc:	4b07      	ldr	r3, [pc, #28]	; (8002d1c <MEM_GetID+0xb4>)
 8002cfe:	695a      	ldr	r2, [r3, #20]
 8002d00:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <MEM_GetID+0xb4>)
 8002d02:	2180      	movs	r1, #128	; 0x80
 8002d04:	0089      	lsls	r1, r1, #2
 8002d06:	430a      	orrs	r2, r1
 8002d08:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 8002d0a:	4b07      	ldr	r3, [pc, #28]	; (8002d28 <MEM_GetID+0xc0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
	}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b002      	add	sp, #8
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	0800c998 	.word	0x0800c998
 8002d1c:	50000400 	.word	0x50000400
 8002d20:	fffffdff 	.word	0xfffffdff
 8002d24:	20000178 	.word	0x20000178
 8002d28:	200003c4 	.word	0x200003c4

08002d2c <cmdExecute>:
	uint16_t Scount(void){
		LIS3DHreadData();

	}
//====================================================================================================================
	void cmdExecute(uint8_t cmd2Execute){
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af02      	add	r7, sp, #8
 8002d32:	0002      	movs	r2, r0
 8002d34:	1dfb      	adds	r3, r7, #7
 8002d36:	701a      	strb	r2, [r3, #0]
		if(cmd2Execute==0x10){return;}	// protection against short peaks while cmd 10h
 8002d38:	1dfb      	adds	r3, r7, #7
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	2b10      	cmp	r3, #16
 8002d3e:	d100      	bne.n	8002d42 <cmdExecute+0x16>
 8002d40:	e0d3      	b.n	8002eea <cmdExecute+0x1be>
//		if(soundReady==0){return;}
//		if(cmd[0]==00){return;}
		if (bf4me!=0x00){return;}	// protection against false BF resets
 8002d42:	4b6e      	ldr	r3, [pc, #440]	; (8002efc <cmdExecute+0x1d0>)
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d000      	beq.n	8002d4c <cmdExecute+0x20>
 8002d4a:	e0d0      	b.n	8002eee <cmdExecute+0x1c2>
		if (cmd2Execute == 0x00){return;}	// protection against false BF resets
 8002d4c:	1dfb      	adds	r3, r7, #7
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d100      	bne.n	8002d56 <cmdExecute+0x2a>
 8002d54:	e0cd      	b.n	8002ef2 <cmdExecute+0x1c6>
		USART2->ICR|=USART_ICR_ORECF;
 8002d56:	4b6a      	ldr	r3, [pc, #424]	; (8002f00 <cmdExecute+0x1d4>)
 8002d58:	6a1a      	ldr	r2, [r3, #32]
 8002d5a:	4b69      	ldr	r3, [pc, #420]	; (8002f00 <cmdExecute+0x1d4>)
 8002d5c:	2108      	movs	r1, #8
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	621a      	str	r2, [r3, #32]
		if(cmd2Execute==0x02){}
		if(cmd2Execute==0x03){}
		if(cmd2Execute==0x04){}
		if(cmd2Execute==0x10){}

		if(cmd2Execute==0x11)
 8002d62:	1dfb      	adds	r3, r7, #7
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b11      	cmp	r3, #17
 8002d68:	d117      	bne.n	8002d9a <cmdExecute+0x6e>
		{
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8002d6a:	4b66      	ldr	r3, [pc, #408]	; (8002f04 <cmdExecute+0x1d8>)
 8002d6c:	695a      	ldr	r2, [r3, #20]
 8002d6e:	4b65      	ldr	r3, [pc, #404]	; (8002f04 <cmdExecute+0x1d8>)
 8002d70:	2140      	movs	r1, #64	; 0x40
 8002d72:	438a      	bics	r2, r1
 8002d74:	615a      	str	r2, [r3, #20]
			bf4me=0x11;	//set BF flag 4 me
 8002d76:	4b61      	ldr	r3, [pc, #388]	; (8002efc <cmdExecute+0x1d0>)
 8002d78:	2211      	movs	r2, #17
 8002d7a:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x11;
 8002d7c:	4b62      	ldr	r3, [pc, #392]	; (8002f08 <cmdExecute+0x1dc>)
 8002d7e:	2211      	movs	r2, #17
 8002d80:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowFullScreen(picNum);
			weoShowFullScreenDMA(picNum);
 8002d82:	4b62      	ldr	r3, [pc, #392]	; (8002f0c <cmdExecute+0x1e0>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	0018      	movs	r0, r3
 8002d88:	f7ff fad0 	bl	800232c <weoShowFullScreenDMA>
			USART2->ICR|=USART_ICR_ORECF;
 8002d8c:	4b5c      	ldr	r3, [pc, #368]	; (8002f00 <cmdExecute+0x1d4>)
 8002d8e:	6a1a      	ldr	r2, [r3, #32]
 8002d90:	4b5b      	ldr	r3, [pc, #364]	; (8002f00 <cmdExecute+0x1d4>)
 8002d92:	2108      	movs	r1, #8
 8002d94:	430a      	orrs	r2, r1
 8002d96:	621a      	str	r2, [r3, #32]
			return;
 8002d98:	e0ac      	b.n	8002ef4 <cmdExecute+0x1c8>
		}

		if(cmd2Execute==0x12)
 8002d9a:	1dfb      	adds	r3, r7, #7
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b12      	cmp	r3, #18
 8002da0:	d117      	bne.n	8002dd2 <cmdExecute+0xa6>
		{
			bf4me=0x12;	//set BF flag 4 me
 8002da2:	4b56      	ldr	r3, [pc, #344]	; (8002efc <cmdExecute+0x1d0>)
 8002da4:	2212      	movs	r2, #18
 8002da6:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x12;
 8002da8:	4b57      	ldr	r3, [pc, #348]	; (8002f08 <cmdExecute+0x1dc>)
 8002daa:	2212      	movs	r2, #18
 8002dac:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
			weoShowSmallImageDMA(picNum,imX,imY);
 8002dae:	4b57      	ldr	r3, [pc, #348]	; (8002f0c <cmdExecute+0x1e0>)
 8002db0:	7818      	ldrb	r0, [r3, #0]
 8002db2:	4b57      	ldr	r3, [pc, #348]	; (8002f10 <cmdExecute+0x1e4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	b2d9      	uxtb	r1, r3
 8002db8:	4b56      	ldr	r3, [pc, #344]	; (8002f14 <cmdExecute+0x1e8>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	001a      	movs	r2, r3
 8002dc0:	f7ff fb2c 	bl	800241c <weoShowSmallImageDMA>
//			weoShowSmallImage(picNum,imX,imY);
			USART2->ICR|=USART_ICR_ORECF;
 8002dc4:	4b4e      	ldr	r3, [pc, #312]	; (8002f00 <cmdExecute+0x1d4>)
 8002dc6:	6a1a      	ldr	r2, [r3, #32]
 8002dc8:	4b4d      	ldr	r3, [pc, #308]	; (8002f00 <cmdExecute+0x1d4>)
 8002dca:	2108      	movs	r1, #8
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	621a      	str	r2, [r3, #32]
			return;
 8002dd0:	e090      	b.n	8002ef4 <cmdExecute+0x1c8>
		}

		if(cmd2Execute==0x13)
 8002dd2:	1dfb      	adds	r3, r7, #7
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b13      	cmp	r3, #19
 8002dd8:	d115      	bne.n	8002e06 <cmdExecute+0xda>
		{
			bf4me=0x13;	//set BF flag 4 me
 8002dda:	4b48      	ldr	r3, [pc, #288]	; (8002efc <cmdExecute+0x1d0>)
 8002ddc:	2213      	movs	r2, #19
 8002dde:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x13;
 8002de0:	4b49      	ldr	r3, [pc, #292]	; (8002f08 <cmdExecute+0x1dc>)
 8002de2:	2213      	movs	r2, #19
 8002de4:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY,strLen,fontInfo,dataASCII);
 8002de6:	4b4a      	ldr	r3, [pc, #296]	; (8002f10 <cmdExecute+0x1e4>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	b2d8      	uxtb	r0, r3
 8002dec:	4b49      	ldr	r3, [pc, #292]	; (8002f14 <cmdExecute+0x1e8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	b2d9      	uxtb	r1, r3
 8002df2:	4b49      	ldr	r3, [pc, #292]	; (8002f18 <cmdExecute+0x1ec>)
 8002df4:	781a      	ldrb	r2, [r3, #0]
 8002df6:	4b49      	ldr	r3, [pc, #292]	; (8002f1c <cmdExecute+0x1f0>)
 8002df8:	781c      	ldrb	r4, [r3, #0]
 8002dfa:	4b49      	ldr	r3, [pc, #292]	; (8002f20 <cmdExecute+0x1f4>)
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	0023      	movs	r3, r4
 8002e00:	f000 f896 	bl	8002f30 <printASCIIarray>
			return;
 8002e04:	e076      	b.n	8002ef4 <cmdExecute+0x1c8>
		}

		if(cmd2Execute==0x14)
 8002e06:	1dfb      	adds	r3, r7, #7
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b14      	cmp	r3, #20
 8002e0c:	d113      	bne.n	8002e36 <cmdExecute+0x10a>
		{
//			if(soundReady!=1){return;}
			bf4me=0x14;	//set BF flag 4 me
 8002e0e:	4b3b      	ldr	r3, [pc, #236]	; (8002efc <cmdExecute+0x1d0>)
 8002e10:	2214      	movs	r2, #20
 8002e12:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x14;
 8002e14:	4b3c      	ldr	r3, [pc, #240]	; (8002f08 <cmdExecute+0x1dc>)
 8002e16:	2214      	movs	r2, #20
 8002e18:	701a      	strb	r2, [r3, #0]
			soundPlay(numSound);
 8002e1a:	4b42      	ldr	r3, [pc, #264]	; (8002f24 <cmdExecute+0x1f8>)
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f7ff fc06 	bl	8002630 <soundPlay>
			speakerMute();
 8002e24:	f7ff ff07 	bl	8002c36 <speakerMute>
//			GPIOC->ODR |= 1 << 6;	//set BF
			USART2->ICR|=USART_ICR_ORECF;
 8002e28:	4b35      	ldr	r3, [pc, #212]	; (8002f00 <cmdExecute+0x1d4>)
 8002e2a:	6a1a      	ldr	r2, [r3, #32]
 8002e2c:	4b34      	ldr	r3, [pc, #208]	; (8002f00 <cmdExecute+0x1d4>)
 8002e2e:	2108      	movs	r1, #8
 8002e30:	430a      	orrs	r2, r1
 8002e32:	621a      	str	r2, [r3, #32]
			return;
 8002e34:	e05e      	b.n	8002ef4 <cmdExecute+0x1c8>
		}

		if(cmd2Execute==0x15)
 8002e36:	1dfb      	adds	r3, r7, #7
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b15      	cmp	r3, #21
 8002e3c:	d147      	bne.n	8002ece <cmdExecute+0x1a2>
		{
			bf4me=0x15;	//set BF flag 4 me
 8002e3e:	4b2f      	ldr	r3, [pc, #188]	; (8002efc <cmdExecute+0x1d0>)
 8002e40:	2215      	movs	r2, #21
 8002e42:	701a      	strb	r2, [r3, #0]
			if(volume==0x00)
 8002e44:	4b38      	ldr	r3, [pc, #224]	; (8002f28 <cmdExecute+0x1fc>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d101      	bne.n	8002e50 <cmdExecute+0x124>
			{
				speakerMute();
 8002e4c:	f7ff fef3 	bl	8002c36 <speakerMute>
			}
			setVolume(0, 0, volume);
 8002e50:	4b35      	ldr	r3, [pc, #212]	; (8002f28 <cmdExecute+0x1fc>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	001a      	movs	r2, r3
 8002e56:	2100      	movs	r1, #0
 8002e58:	2000      	movs	r0, #0
 8002e5a:	f7ff fea3 	bl	8002ba4 <setVolume>
			if(contrast==0x00)
 8002e5e:	4b33      	ldr	r3, [pc, #204]	; (8002f2c <cmdExecute+0x200>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d102      	bne.n	8002e6c <cmdExecute+0x140>
			{
				weoClear();
 8002e66:	f7fe faff 	bl	8001468 <weoClear>
 8002e6a:	e029      	b.n	8002ec0 <cmdExecute+0x194>
			}
			else{
				GPIOA->ODR &= ~(1 << 6);	//reset cs
 8002e6c:	23a0      	movs	r3, #160	; 0xa0
 8002e6e:	05db      	lsls	r3, r3, #23
 8002e70:	695a      	ldr	r2, [r3, #20]
 8002e72:	23a0      	movs	r3, #160	; 0xa0
 8002e74:	05db      	lsls	r3, r3, #23
 8002e76:	2140      	movs	r1, #64	; 0x40
 8002e78:	438a      	bics	r2, r1
 8002e7a:	615a      	str	r2, [r3, #20]
				GPIOA->ODR &= ~(1 << 7);	// reset dc
 8002e7c:	23a0      	movs	r3, #160	; 0xa0
 8002e7e:	05db      	lsls	r3, r3, #23
 8002e80:	695a      	ldr	r2, [r3, #20]
 8002e82:	23a0      	movs	r3, #160	; 0xa0
 8002e84:	05db      	lsls	r3, r3, #23
 8002e86:	2180      	movs	r1, #128	; 0x80
 8002e88:	438a      	bics	r2, r1
 8002e8a:	615a      	str	r2, [r3, #20]
				USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8002e8c:	2081      	movs	r0, #129	; 0x81
 8002e8e:	f7fe fa3d 	bl	800130c <USART_AS_SPI_sendCMD>
				USART_AS_SPI_sendCMD(contrast*0x10);
 8002e92:	4b26      	ldr	r3, [pc, #152]	; (8002f2c <cmdExecute+0x200>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f7fe fa36 	bl	800130c <USART_AS_SPI_sendCMD>
				GPIOA->ODR |= 1 << 7;	//set dc
 8002ea0:	23a0      	movs	r3, #160	; 0xa0
 8002ea2:	05db      	lsls	r3, r3, #23
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	23a0      	movs	r3, #160	; 0xa0
 8002ea8:	05db      	lsls	r3, r3, #23
 8002eaa:	2180      	movs	r1, #128	; 0x80
 8002eac:	430a      	orrs	r2, r1
 8002eae:	615a      	str	r2, [r3, #20]
				GPIOA->ODR |= 1 << 6;	//set cs
 8002eb0:	23a0      	movs	r3, #160	; 0xa0
 8002eb2:	05db      	lsls	r3, r3, #23
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	23a0      	movs	r3, #160	; 0xa0
 8002eb8:	05db      	lsls	r3, r3, #23
 8002eba:	2140      	movs	r1, #64	; 0x40
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	615a      	str	r2, [r3, #20]
			}
			GPIOC->ODR |= 1 << 6;	//set BF
 8002ec0:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <cmdExecute+0x1d8>)
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <cmdExecute+0x1d8>)
 8002ec6:	2140      	movs	r1, #64	; 0x40
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	615a      	str	r2, [r3, #20]
			return;
 8002ecc:	e012      	b.n	8002ef4 <cmdExecute+0x1c8>
		}

		if(cmd2Execute==0x16)
 8002ece:	1dfb      	adds	r3, r7, #7
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b16      	cmp	r3, #22
 8002ed4:	d102      	bne.n	8002edc <cmdExecute+0x1b0>
		{
			bf4me=0x16;	//set BF flag 4 me
 8002ed6:	4b09      	ldr	r3, [pc, #36]	; (8002efc <cmdExecute+0x1d0>)
 8002ed8:	2216      	movs	r2, #22
 8002eda:	701a      	strb	r2, [r3, #0]
//		if(cmd2Execute=0x00){
//
//				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 8002edc:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <cmdExecute+0x1d4>)
 8002ede:	6a1a      	ldr	r2, [r3, #32]
 8002ee0:	4b07      	ldr	r3, [pc, #28]	; (8002f00 <cmdExecute+0x1d4>)
 8002ee2:	2108      	movs	r1, #8
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	621a      	str	r2, [r3, #32]
 8002ee8:	e004      	b.n	8002ef4 <cmdExecute+0x1c8>
		if(cmd2Execute==0x10){return;}	// protection against short peaks while cmd 10h
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	e002      	b.n	8002ef4 <cmdExecute+0x1c8>
		if (bf4me!=0x00){return;}	// protection against false BF resets
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	e000      	b.n	8002ef4 <cmdExecute+0x1c8>
		if (cmd2Execute == 0x00){return;}	// protection against false BF resets
 8002ef2:	46c0      	nop			; (mov r8, r8)
	}
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b003      	add	sp, #12
 8002ef8:	bd90      	pop	{r4, r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	20000400 	.word	0x20000400
 8002f00:	40004400 	.word	0x40004400
 8002f04:	50000800 	.word	0x50000800
 8002f08:	200003ff 	.word	0x200003ff
 8002f0c:	2000039d 	.word	0x2000039d
 8002f10:	200003a4 	.word	0x200003a4
 8002f14:	200003a8 	.word	0x200003a8
 8002f18:	200003a2 	.word	0x200003a2
 8002f1c:	20002404 	.word	0x20002404
 8002f20:	200003b0 	.word	0x200003b0
 8002f24:	2000039e 	.word	0x2000039e
 8002f28:	2000039f 	.word	0x2000039f
 8002f2c:	200003a0 	.word	0x200003a0

08002f30 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t fontInfo,uint8_t dataASCII[]){
 8002f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f32:	46c6      	mov	lr, r8
 8002f34:	b500      	push	{lr}
 8002f36:	b0a6      	sub	sp, #152	; 0x98
 8002f38:	af02      	add	r7, sp, #8
 8002f3a:	0016      	movs	r6, r2
 8002f3c:	469c      	mov	ip, r3
 8002f3e:	235f      	movs	r3, #95	; 0x5f
 8002f40:	18fa      	adds	r2, r7, r3
 8002f42:	1c03      	adds	r3, r0, #0
 8002f44:	7013      	strb	r3, [r2, #0]
 8002f46:	235e      	movs	r3, #94	; 0x5e
 8002f48:	18fa      	adds	r2, r7, r3
 8002f4a:	1c0b      	adds	r3, r1, #0
 8002f4c:	7013      	strb	r3, [r2, #0]
 8002f4e:	225d      	movs	r2, #93	; 0x5d
 8002f50:	18ba      	adds	r2, r7, r2
 8002f52:	1c33      	adds	r3, r6, #0
 8002f54:	7013      	strb	r3, [r2, #0]
 8002f56:	265c      	movs	r6, #92	; 0x5c
 8002f58:	19ba      	adds	r2, r7, r6
 8002f5a:	4663      	mov	r3, ip
 8002f5c:	7013      	strb	r3, [r2, #0]
			uint8_t X_increment,ASCII_height,X_width,ASCII_X,decY,fontCur,contrast,contrastH,contrastL;
			uint16_t i,j,k, symLen;
			ASCII_X=imX;
 8002f5e:	2333      	movs	r3, #51	; 0x33
 8002f60:	2158      	movs	r1, #88	; 0x58
 8002f62:	185a      	adds	r2, r3, r1
 8002f64:	19d2      	adds	r2, r2, r7
 8002f66:	205f      	movs	r0, #95	; 0x5f
 8002f68:	183b      	adds	r3, r7, r0
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	7013      	strb	r3, [r2, #0]

			contrastL = (fontInfo & 0xF0)>>4;
 8002f6e:	202d      	movs	r0, #45	; 0x2d
 8002f70:	1842      	adds	r2, r0, r1
 8002f72:	19d2      	adds	r2, r2, r7
 8002f74:	19bb      	adds	r3, r7, r6
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	7013      	strb	r3, [r2, #0]
			contrastH = (contrastL)<<4;
 8002f7c:	262c      	movs	r6, #44	; 0x2c
 8002f7e:	1872      	adds	r2, r6, r1
 8002f80:	19d2      	adds	r2, r2, r7
 8002f82:	1843      	adds	r3, r0, r1
 8002f84:	19db      	adds	r3, r3, r7
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	7013      	strb	r3, [r2, #0]
			contrast = contrastH|contrastL;
 8002f8c:	232b      	movs	r3, #43	; 0x2b
 8002f8e:	000a      	movs	r2, r1
 8002f90:	1859      	adds	r1, r3, r1
 8002f92:	19c9      	adds	r1, r1, r7
 8002f94:	0013      	movs	r3, r2
 8002f96:	18f2      	adds	r2, r6, r3
 8002f98:	19d2      	adds	r2, r2, r7
 8002f9a:	001e      	movs	r6, r3
 8002f9c:	18c0      	adds	r0, r0, r3
 8002f9e:	19c3      	adds	r3, r0, r7
 8002fa0:	7812      	ldrb	r2, [r2, #0]
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	700b      	strb	r3, [r1, #0]


			decY=0x01;
 8002fa8:	2134      	movs	r1, #52	; 0x34
 8002faa:	0030      	movs	r0, r6
 8002fac:	180a      	adds	r2, r1, r0
 8002fae:	19d2      	adds	r2, r2, r7
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	7013      	strb	r3, [r2, #0]
			if(imY % 2 !=0){
 8002fb4:	235e      	movs	r3, #94	; 0x5e
 8002fb6:	18fb      	adds	r3, r7, r3
 8002fb8:	781a      	ldrb	r2, [r3, #0]
 8002fba:	2301      	movs	r3, #1
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <printASCIIarray+0x9c>
				decY=0x02;
 8002fc4:	180b      	adds	r3, r1, r0
 8002fc6:	19da      	adds	r2, r3, r7
 8002fc8:	2302      	movs	r3, #2
 8002fca:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x00)==0){
				fontCur=0;
 8002fcc:	2135      	movs	r1, #53	; 0x35
 8002fce:	2058      	movs	r0, #88	; 0x58
 8002fd0:	180b      	adds	r3, r1, r0
 8002fd2:	19da      	adds	r2, r3, r7
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x01)==1){
 8002fd8:	235c      	movs	r3, #92	; 0x5c
 8002fda:	18fb      	adds	r3, r7, r3
 8002fdc:	781a      	ldrb	r2, [r3, #0]
 8002fde:	2301      	movs	r3, #1
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d003      	beq.n	8002fec <printASCIIarray+0xbc>
				fontCur=1;
 8002fe4:	180b      	adds	r3, r1, r0
 8002fe6:	19da      	adds	r2, r3, r7
 8002fe8:	2301      	movs	r3, #1
 8002fea:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x02)==2){
 8002fec:	235c      	movs	r3, #92	; 0x5c
 8002fee:	18fb      	adds	r3, r7, r3
 8002ff0:	781a      	ldrb	r2, [r3, #0]
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	d005      	beq.n	8003004 <printASCIIarray+0xd4>
				fontCur=2;
 8002ff8:	2335      	movs	r3, #53	; 0x35
 8002ffa:	2258      	movs	r2, #88	; 0x58
 8002ffc:	189b      	adds	r3, r3, r2
 8002ffe:	19da      	adds	r2, r3, r7
 8003000:	2302      	movs	r3, #2
 8003002:	7013      	strb	r3, [r2, #0]
			}

			if(fontCur==0){
 8003004:	2335      	movs	r3, #53	; 0x35
 8003006:	2258      	movs	r2, #88	; 0x58
 8003008:	189b      	adds	r3, r3, r2
 800300a:	19db      	adds	r3, r3, r7
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d000      	beq.n	8003014 <printASCIIarray+0xe4>
 8003012:	e12e      	b.n	8003272 <printASCIIarray+0x342>
 8003014:	466b      	mov	r3, sp
 8003016:	4698      	mov	r8, r3
				symLen=49;
 8003018:	2128      	movs	r1, #40	; 0x28
 800301a:	0010      	movs	r0, r2
 800301c:	188b      	adds	r3, r1, r2
 800301e:	19da      	adds	r2, r3, r7
 8003020:	2331      	movs	r3, #49	; 0x31
 8003022:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 8003024:	180b      	adds	r3, r1, r0
 8003026:	19db      	adds	r3, r3, r7
 8003028:	881a      	ldrh	r2, [r3, #0]
 800302a:	0013      	movs	r3, r2
 800302c:	3b01      	subs	r3, #1
 800302e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003030:	62ba      	str	r2, [r7, #40]	; 0x28
 8003032:	2300      	movs	r3, #0
 8003034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003038:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800303a:	0003      	movs	r3, r0
 800303c:	0f5b      	lsrs	r3, r3, #29
 800303e:	000e      	movs	r6, r1
 8003040:	00f5      	lsls	r5, r6, #3
 8003042:	431d      	orrs	r5, r3
 8003044:	0003      	movs	r3, r0
 8003046:	00dc      	lsls	r4, r3, #3
 8003048:	623a      	str	r2, [r7, #32]
 800304a:	2300      	movs	r3, #0
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
 800304e:	6a38      	ldr	r0, [r7, #32]
 8003050:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003052:	0003      	movs	r3, r0
 8003054:	0f5b      	lsrs	r3, r3, #29
 8003056:	000c      	movs	r4, r1
 8003058:	00e4      	lsls	r4, r4, #3
 800305a:	657c      	str	r4, [r7, #84]	; 0x54
 800305c:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 800305e:	431c      	orrs	r4, r3
 8003060:	657c      	str	r4, [r7, #84]	; 0x54
 8003062:	0003      	movs	r3, r0
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	653b      	str	r3, [r7, #80]	; 0x50
 8003068:	0013      	movs	r3, r2
 800306a:	3307      	adds	r3, #7
 800306c:	08db      	lsrs	r3, r3, #3
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	466a      	mov	r2, sp
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	469d      	mov	sp, r3
 8003076:	ab02      	add	r3, sp, #8
 8003078:	3300      	adds	r3, #0
 800307a:	67bb      	str	r3, [r7, #120]	; 0x78
				X_increment=0x07;
 800307c:	231f      	movs	r3, #31
 800307e:	2158      	movs	r1, #88	; 0x58
 8003080:	185b      	adds	r3, r3, r1
 8003082:	19da      	adds	r2, r3, r7
 8003084:	2307      	movs	r3, #7
 8003086:	7013      	strb	r3, [r2, #0]
				ASCII_height=0x0E;
 8003088:	231e      	movs	r3, #30
 800308a:	185b      	adds	r3, r3, r1
 800308c:	19da      	adds	r2, r3, r7
 800308e:	230e      	movs	r3, #14
 8003090:	7013      	strb	r3, [r2, #0]
				for(i=0;i<strLen;i++){
 8003092:	2336      	movs	r3, #54	; 0x36
 8003094:	185b      	adds	r3, r3, r1
 8003096:	19da      	adds	r2, r3, r7
 8003098:	2300      	movs	r3, #0
 800309a:	8013      	strh	r3, [r2, #0]
 800309c:	e0bc      	b.n	8003218 <printASCIIarray+0x2e8>
					for(j=0;j<symLen;j++){
 800309e:	2330      	movs	r3, #48	; 0x30
 80030a0:	2258      	movs	r2, #88	; 0x58
 80030a2:	189b      	adds	r3, r3, r2
 80030a4:	19da      	adds	r2, r3, r7
 80030a6:	2300      	movs	r3, #0
 80030a8:	8013      	strh	r3, [r2, #0]
 80030aa:	e025      	b.n	80030f8 <printASCIIarray+0x1c8>
						weoBuffer[j]=F1[dataASCII[i]][j];
 80030ac:	2336      	movs	r3, #54	; 0x36
 80030ae:	2158      	movs	r1, #88	; 0x58
 80030b0:	185b      	adds	r3, r3, r1
 80030b2:	19db      	adds	r3, r3, r7
 80030b4:	881a      	ldrh	r2, [r3, #0]
 80030b6:	23a8      	movs	r3, #168	; 0xa8
 80030b8:	18fb      	adds	r3, r7, r3
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	001d      	movs	r5, r3
 80030c2:	2230      	movs	r2, #48	; 0x30
 80030c4:	1853      	adds	r3, r2, r1
 80030c6:	19db      	adds	r3, r3, r7
 80030c8:	8818      	ldrh	r0, [r3, #0]
 80030ca:	0016      	movs	r6, r2
 80030cc:	1853      	adds	r3, r2, r1
 80030ce:	19db      	adds	r3, r3, r7
 80030d0:	881c      	ldrh	r4, [r3, #0]
 80030d2:	49e2      	ldr	r1, [pc, #904]	; (800345c <printASCIIarray+0x52c>)
 80030d4:	002a      	movs	r2, r5
 80030d6:	00d2      	lsls	r2, r2, #3
 80030d8:	1b52      	subs	r2, r2, r5
 80030da:	00d3      	lsls	r3, r2, #3
 80030dc:	1a9b      	subs	r3, r3, r2
 80030de:	18cb      	adds	r3, r1, r3
 80030e0:	5c1b      	ldrb	r3, [r3, r0]
 80030e2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80030e4:	5513      	strb	r3, [r2, r4]
					for(j=0;j<symLen;j++){
 80030e6:	0032      	movs	r2, r6
 80030e8:	2158      	movs	r1, #88	; 0x58
 80030ea:	1853      	adds	r3, r2, r1
 80030ec:	19db      	adds	r3, r3, r7
 80030ee:	881b      	ldrh	r3, [r3, #0]
 80030f0:	1852      	adds	r2, r2, r1
 80030f2:	19d2      	adds	r2, r2, r7
 80030f4:	3301      	adds	r3, #1
 80030f6:	8013      	strh	r3, [r2, #0]
 80030f8:	2330      	movs	r3, #48	; 0x30
 80030fa:	2158      	movs	r1, #88	; 0x58
 80030fc:	185b      	adds	r3, r3, r1
 80030fe:	19da      	adds	r2, r3, r7
 8003100:	2328      	movs	r3, #40	; 0x28
 8003102:	185b      	adds	r3, r3, r1
 8003104:	19db      	adds	r3, r3, r7
 8003106:	8812      	ldrh	r2, [r2, #0]
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d3ce      	bcc.n	80030ac <printASCIIarray+0x17c>
							}
					if(dataASCII[i] != 1)
 800310e:	2336      	movs	r3, #54	; 0x36
 8003110:	185b      	adds	r3, r3, r1
 8003112:	19db      	adds	r3, r3, r7
 8003114:	881a      	ldrh	r2, [r3, #0]
 8003116:	23a8      	movs	r3, #168	; 0xa8
 8003118:	18fb      	adds	r3, r7, r3
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	189b      	adds	r3, r3, r2
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d062      	beq.n	80031ea <printASCIIarray+0x2ba>
					{
						for (k=0;k<symLen;k++){
 8003124:	232e      	movs	r3, #46	; 0x2e
 8003126:	185b      	adds	r3, r3, r1
 8003128:	19da      	adds	r2, r3, r7
 800312a:	2300      	movs	r3, #0
 800312c:	8013      	strh	r3, [r2, #0]
 800312e:	e018      	b.n	8003162 <printASCIIarray+0x232>
							weoBuffer[k]=weoBuffer[k] & contrast;
 8003130:	202e      	movs	r0, #46	; 0x2e
 8003132:	2458      	movs	r4, #88	; 0x58
 8003134:	1903      	adds	r3, r0, r4
 8003136:	19db      	adds	r3, r3, r7
 8003138:	881a      	ldrh	r2, [r3, #0]
 800313a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800313c:	5c9a      	ldrb	r2, [r3, r2]
 800313e:	1903      	adds	r3, r0, r4
 8003140:	19db      	adds	r3, r3, r7
 8003142:	8819      	ldrh	r1, [r3, #0]
 8003144:	232b      	movs	r3, #43	; 0x2b
 8003146:	191b      	adds	r3, r3, r4
 8003148:	19db      	adds	r3, r3, r7
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	4013      	ands	r3, r2
 800314e:	b2db      	uxtb	r3, r3
 8003150:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003152:	5453      	strb	r3, [r2, r1]
						for (k=0;k<symLen;k++){
 8003154:	1903      	adds	r3, r0, r4
 8003156:	19db      	adds	r3, r3, r7
 8003158:	881b      	ldrh	r3, [r3, #0]
 800315a:	1902      	adds	r2, r0, r4
 800315c:	19d2      	adds	r2, r2, r7
 800315e:	3301      	adds	r3, #1
 8003160:	8013      	strh	r3, [r2, #0]
 8003162:	232e      	movs	r3, #46	; 0x2e
 8003164:	2558      	movs	r5, #88	; 0x58
 8003166:	195b      	adds	r3, r3, r5
 8003168:	19da      	adds	r2, r3, r7
 800316a:	2328      	movs	r3, #40	; 0x28
 800316c:	195b      	adds	r3, r3, r5
 800316e:	19db      	adds	r3, r3, r7
 8003170:	8812      	ldrh	r2, [r2, #0]
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d3db      	bcc.n	8003130 <printASCIIarray+0x200>
						}
							weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 8003178:	2033      	movs	r0, #51	; 0x33
 800317a:	1943      	adds	r3, r0, r5
 800317c:	19da      	adds	r2, r3, r7
 800317e:	231f      	movs	r3, #31
 8003180:	001e      	movs	r6, r3
 8003182:	195b      	adds	r3, r3, r5
 8003184:	19db      	adds	r3, r3, r7
 8003186:	7812      	ldrb	r2, [r2, #0]
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	18d3      	adds	r3, r2, r3
 800318c:	b2db      	uxtb	r3, r3
 800318e:	3b01      	subs	r3, #1
 8003190:	b2dc      	uxtb	r4, r3
 8003192:	215e      	movs	r1, #94	; 0x5e
 8003194:	187a      	adds	r2, r7, r1
 8003196:	211e      	movs	r1, #30
 8003198:	194b      	adds	r3, r1, r5
 800319a:	19db      	adds	r3, r3, r7
 800319c:	7812      	ldrb	r2, [r2, #0]
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	18d3      	adds	r3, r2, r3
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	2134      	movs	r1, #52	; 0x34
 80031a6:	194b      	adds	r3, r1, r5
 80031a8:	19db      	adds	r3, r3, r7
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	215e      	movs	r1, #94	; 0x5e
 80031b2:	187b      	adds	r3, r7, r1
 80031b4:	7819      	ldrb	r1, [r3, #0]
 80031b6:	0005      	movs	r5, r0
 80031b8:	2358      	movs	r3, #88	; 0x58
 80031ba:	18c3      	adds	r3, r0, r3
 80031bc:	19db      	adds	r3, r3, r7
 80031be:	7818      	ldrb	r0, [r3, #0]
 80031c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031c2:	9301      	str	r3, [sp, #4]
 80031c4:	23ff      	movs	r3, #255	; 0xff
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	0013      	movs	r3, r2
 80031ca:	0022      	movs	r2, r4
 80031cc:	f7fe f9b0 	bl	8001530 <weoDrawRectangleFilled>
							ASCII_X += X_increment;
 80031d0:	2058      	movs	r0, #88	; 0x58
 80031d2:	182b      	adds	r3, r5, r0
 80031d4:	19d9      	adds	r1, r3, r7
 80031d6:	182b      	adds	r3, r5, r0
 80031d8:	19da      	adds	r2, r3, r7
 80031da:	0033      	movs	r3, r6
 80031dc:	181b      	adds	r3, r3, r0
 80031de:	19db      	adds	r3, r3, r7
 80031e0:	7812      	ldrb	r2, [r2, #0]
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	18d3      	adds	r3, r2, r3
 80031e6:	700b      	strb	r3, [r1, #0]
 80031e8:	e00d      	b.n	8003206 <printASCIIarray+0x2d6>
					}
					else
					{
						ASCII_X += X_increment;
 80031ea:	2333      	movs	r3, #51	; 0x33
 80031ec:	2258      	movs	r2, #88	; 0x58
 80031ee:	1899      	adds	r1, r3, r2
 80031f0:	19c9      	adds	r1, r1, r7
 80031f2:	0010      	movs	r0, r2
 80031f4:	189b      	adds	r3, r3, r2
 80031f6:	19da      	adds	r2, r3, r7
 80031f8:	231f      	movs	r3, #31
 80031fa:	181b      	adds	r3, r3, r0
 80031fc:	19db      	adds	r3, r3, r7
 80031fe:	7812      	ldrb	r2, [r2, #0]
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	18d3      	adds	r3, r2, r3
 8003204:	700b      	strb	r3, [r1, #0]
				for(i=0;i<strLen;i++){
 8003206:	2236      	movs	r2, #54	; 0x36
 8003208:	2158      	movs	r1, #88	; 0x58
 800320a:	1853      	adds	r3, r2, r1
 800320c:	19db      	adds	r3, r3, r7
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	1852      	adds	r2, r2, r1
 8003212:	19d2      	adds	r2, r2, r7
 8003214:	3301      	adds	r3, #1
 8003216:	8013      	strh	r3, [r2, #0]
 8003218:	235d      	movs	r3, #93	; 0x5d
 800321a:	18fb      	adds	r3, r7, r3
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	b29a      	uxth	r2, r3
 8003220:	2136      	movs	r1, #54	; 0x36
 8003222:	2058      	movs	r0, #88	; 0x58
 8003224:	180b      	adds	r3, r1, r0
 8003226:	19db      	adds	r3, r3, r7
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	4293      	cmp	r3, r2
 800322c:	d200      	bcs.n	8003230 <printASCIIarray+0x300>
 800322e:	e736      	b.n	800309e <printASCIIarray+0x16e>
					}
				}
				for(i=0;i<symLen;i++)
 8003230:	180b      	adds	r3, r1, r0
 8003232:	19da      	adds	r2, r3, r7
 8003234:	2300      	movs	r3, #0
 8003236:	8013      	strh	r3, [r2, #0]
 8003238:	e00f      	b.n	800325a <printASCIIarray+0x32a>
					{
						weoBuffer[j]=0x00;
 800323a:	2330      	movs	r3, #48	; 0x30
 800323c:	2058      	movs	r0, #88	; 0x58
 800323e:	181b      	adds	r3, r3, r0
 8003240:	19db      	adds	r3, r3, r7
 8003242:	8819      	ldrh	r1, [r3, #0]
 8003244:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003246:	2300      	movs	r3, #0
 8003248:	5453      	strb	r3, [r2, r1]
				for(i=0;i<symLen;i++)
 800324a:	2236      	movs	r2, #54	; 0x36
 800324c:	1813      	adds	r3, r2, r0
 800324e:	19db      	adds	r3, r3, r7
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	1812      	adds	r2, r2, r0
 8003254:	19d2      	adds	r2, r2, r7
 8003256:	3301      	adds	r3, #1
 8003258:	8013      	strh	r3, [r2, #0]
 800325a:	2336      	movs	r3, #54	; 0x36
 800325c:	2158      	movs	r1, #88	; 0x58
 800325e:	185b      	adds	r3, r3, r1
 8003260:	19da      	adds	r2, r3, r7
 8003262:	2328      	movs	r3, #40	; 0x28
 8003264:	185b      	adds	r3, r3, r1
 8003266:	19db      	adds	r3, r3, r7
 8003268:	8812      	ldrh	r2, [r2, #0]
 800326a:	881b      	ldrh	r3, [r3, #0]
 800326c:	429a      	cmp	r2, r3
 800326e:	d3e4      	bcc.n	800323a <printASCIIarray+0x30a>
 8003270:	46c5      	mov	sp, r8
					}

			}
			if(fontCur==1){
 8003272:	2335      	movs	r3, #53	; 0x35
 8003274:	2658      	movs	r6, #88	; 0x58
 8003276:	199b      	adds	r3, r3, r6
 8003278:	19db      	adds	r3, r3, r7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d000      	beq.n	8003282 <printASCIIarray+0x352>
 8003280:	e134      	b.n	80034ec <printASCIIarray+0x5bc>
 8003282:	466b      	mov	r3, sp
 8003284:	001d      	movs	r5, r3
				symLen=99;
 8003286:	2128      	movs	r1, #40	; 0x28
 8003288:	198b      	adds	r3, r1, r6
 800328a:	19da      	adds	r2, r3, r7
 800328c:	2363      	movs	r3, #99	; 0x63
 800328e:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 8003290:	198b      	adds	r3, r1, r6
 8003292:	19db      	adds	r3, r3, r7
 8003294:	881a      	ldrh	r2, [r3, #0]
 8003296:	0013      	movs	r3, r2
 8003298:	3b01      	subs	r3, #1
 800329a:	673b      	str	r3, [r7, #112]	; 0x70
 800329c:	61ba      	str	r2, [r7, #24]
 800329e:	2300      	movs	r3, #0
 80032a0:	61fb      	str	r3, [r7, #28]
 80032a2:	69b8      	ldr	r0, [r7, #24]
 80032a4:	69f9      	ldr	r1, [r7, #28]
 80032a6:	0003      	movs	r3, r0
 80032a8:	0f5b      	lsrs	r3, r3, #29
 80032aa:	000c      	movs	r4, r1
 80032ac:	00e4      	lsls	r4, r4, #3
 80032ae:	64fc      	str	r4, [r7, #76]	; 0x4c
 80032b0:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 80032b2:	431c      	orrs	r4, r3
 80032b4:	64fc      	str	r4, [r7, #76]	; 0x4c
 80032b6:	0003      	movs	r3, r0
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80032bc:	613a      	str	r2, [r7, #16]
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
 80032c2:	6938      	ldr	r0, [r7, #16]
 80032c4:	6979      	ldr	r1, [r7, #20]
 80032c6:	0003      	movs	r3, r0
 80032c8:	0f5b      	lsrs	r3, r3, #29
 80032ca:	000c      	movs	r4, r1
 80032cc:	00e4      	lsls	r4, r4, #3
 80032ce:	647c      	str	r4, [r7, #68]	; 0x44
 80032d0:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 80032d2:	431c      	orrs	r4, r3
 80032d4:	647c      	str	r4, [r7, #68]	; 0x44
 80032d6:	0003      	movs	r3, r0
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	643b      	str	r3, [r7, #64]	; 0x40
 80032dc:	0013      	movs	r3, r2
 80032de:	3307      	adds	r3, #7
 80032e0:	08db      	lsrs	r3, r3, #3
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	466a      	mov	r2, sp
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	469d      	mov	sp, r3
 80032ea:	ab02      	add	r3, sp, #8
 80032ec:	3300      	adds	r3, #0
 80032ee:	66fb      	str	r3, [r7, #108]	; 0x6c
				X_increment=0x07;
 80032f0:	231f      	movs	r3, #31
 80032f2:	199b      	adds	r3, r3, r6
 80032f4:	19db      	adds	r3, r3, r7
 80032f6:	2207      	movs	r2, #7
 80032f8:	701a      	strb	r2, [r3, #0]
				ASCII_height=0x12;
 80032fa:	231e      	movs	r3, #30
 80032fc:	199b      	adds	r3, r3, r6
 80032fe:	19db      	adds	r3, r3, r7
 8003300:	2212      	movs	r2, #18
 8003302:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003304:	2336      	movs	r3, #54	; 0x36
 8003306:	199b      	adds	r3, r3, r6
 8003308:	19db      	adds	r3, r3, r7
 800330a:	2200      	movs	r2, #0
 800330c:	801a      	strh	r2, [r3, #0]
 800330e:	e0c0      	b.n	8003492 <printASCIIarray+0x562>
					for(j=0;j<symLen;j++){
 8003310:	2330      	movs	r3, #48	; 0x30
 8003312:	2258      	movs	r2, #88	; 0x58
 8003314:	189b      	adds	r3, r3, r2
 8003316:	19db      	adds	r3, r3, r7
 8003318:	2200      	movs	r2, #0
 800331a:	801a      	strh	r2, [r3, #0]
 800331c:	e023      	b.n	8003366 <printASCIIarray+0x436>
						weoBuffer[j]=F2[dataASCII[i]][j];
 800331e:	2336      	movs	r3, #54	; 0x36
 8003320:	2158      	movs	r1, #88	; 0x58
 8003322:	185b      	adds	r3, r3, r1
 8003324:	19db      	adds	r3, r3, r7
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	22a8      	movs	r2, #168	; 0xa8
 800332a:	18ba      	adds	r2, r7, r2
 800332c:	6812      	ldr	r2, [r2, #0]
 800332e:	18d3      	adds	r3, r2, r3
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	001a      	movs	r2, r3
 8003334:	2630      	movs	r6, #48	; 0x30
 8003336:	1873      	adds	r3, r6, r1
 8003338:	19db      	adds	r3, r3, r7
 800333a:	8818      	ldrh	r0, [r3, #0]
 800333c:	1873      	adds	r3, r6, r1
 800333e:	19db      	adds	r3, r3, r7
 8003340:	8819      	ldrh	r1, [r3, #0]
 8003342:	4c47      	ldr	r4, [pc, #284]	; (8003460 <printASCIIarray+0x530>)
 8003344:	0013      	movs	r3, r2
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	189b      	adds	r3, r3, r2
 800334a:	015a      	lsls	r2, r3, #5
 800334c:	189b      	adds	r3, r3, r2
 800334e:	18e3      	adds	r3, r4, r3
 8003350:	5c1a      	ldrb	r2, [r3, r0]
 8003352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003354:	545a      	strb	r2, [r3, r1]
					for(j=0;j<symLen;j++){
 8003356:	2158      	movs	r1, #88	; 0x58
 8003358:	1873      	adds	r3, r6, r1
 800335a:	19db      	adds	r3, r3, r7
 800335c:	881a      	ldrh	r2, [r3, #0]
 800335e:	1873      	adds	r3, r6, r1
 8003360:	19db      	adds	r3, r3, r7
 8003362:	3201      	adds	r2, #1
 8003364:	801a      	strh	r2, [r3, #0]
 8003366:	2330      	movs	r3, #48	; 0x30
 8003368:	2158      	movs	r1, #88	; 0x58
 800336a:	185b      	adds	r3, r3, r1
 800336c:	19da      	adds	r2, r3, r7
 800336e:	2328      	movs	r3, #40	; 0x28
 8003370:	185b      	adds	r3, r3, r1
 8003372:	19db      	adds	r3, r3, r7
 8003374:	8812      	ldrh	r2, [r2, #0]
 8003376:	881b      	ldrh	r3, [r3, #0]
 8003378:	429a      	cmp	r2, r3
 800337a:	d3d0      	bcc.n	800331e <printASCIIarray+0x3ee>
							}
					if(dataASCII[i] != 1)
 800337c:	2336      	movs	r3, #54	; 0x36
 800337e:	185b      	adds	r3, r3, r1
 8003380:	19db      	adds	r3, r3, r7
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	22a8      	movs	r2, #168	; 0xa8
 8003386:	18ba      	adds	r2, r7, r2
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	18d3      	adds	r3, r2, r3
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d068      	beq.n	8003464 <printASCIIarray+0x534>
					{
						for (k=0;k<symLen;k++){
 8003392:	232e      	movs	r3, #46	; 0x2e
 8003394:	185b      	adds	r3, r3, r1
 8003396:	19db      	adds	r3, r3, r7
 8003398:	2200      	movs	r2, #0
 800339a:	801a      	strh	r2, [r3, #0]
 800339c:	e018      	b.n	80033d0 <printASCIIarray+0x4a0>
							weoBuffer[k]=weoBuffer[k] & contrast;
 800339e:	202e      	movs	r0, #46	; 0x2e
 80033a0:	2458      	movs	r4, #88	; 0x58
 80033a2:	1903      	adds	r3, r0, r4
 80033a4:	19db      	adds	r3, r3, r7
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80033aa:	5cd2      	ldrb	r2, [r2, r3]
 80033ac:	1903      	adds	r3, r0, r4
 80033ae:	19db      	adds	r3, r3, r7
 80033b0:	881b      	ldrh	r3, [r3, #0]
 80033b2:	212b      	movs	r1, #43	; 0x2b
 80033b4:	1909      	adds	r1, r1, r4
 80033b6:	19c9      	adds	r1, r1, r7
 80033b8:	7809      	ldrb	r1, [r1, #0]
 80033ba:	400a      	ands	r2, r1
 80033bc:	b2d1      	uxtb	r1, r2
 80033be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80033c0:	54d1      	strb	r1, [r2, r3]
						for (k=0;k<symLen;k++){
 80033c2:	1903      	adds	r3, r0, r4
 80033c4:	19db      	adds	r3, r3, r7
 80033c6:	881a      	ldrh	r2, [r3, #0]
 80033c8:	1903      	adds	r3, r0, r4
 80033ca:	19db      	adds	r3, r3, r7
 80033cc:	3201      	adds	r2, #1
 80033ce:	801a      	strh	r2, [r3, #0]
 80033d0:	232e      	movs	r3, #46	; 0x2e
 80033d2:	2658      	movs	r6, #88	; 0x58
 80033d4:	199b      	adds	r3, r3, r6
 80033d6:	19da      	adds	r2, r3, r7
 80033d8:	2328      	movs	r3, #40	; 0x28
 80033da:	199b      	adds	r3, r3, r6
 80033dc:	19db      	adds	r3, r3, r7
 80033de:	8812      	ldrh	r2, [r2, #0]
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d3db      	bcc.n	800339e <printASCIIarray+0x46e>
						}
							weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 80033e6:	2033      	movs	r0, #51	; 0x33
 80033e8:	1983      	adds	r3, r0, r6
 80033ea:	19da      	adds	r2, r3, r7
 80033ec:	231f      	movs	r3, #31
 80033ee:	199b      	adds	r3, r3, r6
 80033f0:	19db      	adds	r3, r3, r7
 80033f2:	7812      	ldrb	r2, [r2, #0]
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	18d3      	adds	r3, r2, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b2d9      	uxtb	r1, r3
 80033fe:	245e      	movs	r4, #94	; 0x5e
 8003400:	193a      	adds	r2, r7, r4
 8003402:	241e      	movs	r4, #30
 8003404:	19a3      	adds	r3, r4, r6
 8003406:	19db      	adds	r3, r3, r7
 8003408:	7812      	ldrb	r2, [r2, #0]
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	18d3      	adds	r3, r2, r3
 800340e:	b2da      	uxtb	r2, r3
 8003410:	2434      	movs	r4, #52	; 0x34
 8003412:	19a3      	adds	r3, r4, r6
 8003414:	19db      	adds	r3, r3, r7
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	b2da      	uxtb	r2, r3
 800341c:	245e      	movs	r4, #94	; 0x5e
 800341e:	193b      	adds	r3, r7, r4
 8003420:	781c      	ldrb	r4, [r3, #0]
 8003422:	0006      	movs	r6, r0
 8003424:	2358      	movs	r3, #88	; 0x58
 8003426:	18c0      	adds	r0, r0, r3
 8003428:	19c3      	adds	r3, r0, r7
 800342a:	7818      	ldrb	r0, [r3, #0]
 800342c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	23ff      	movs	r3, #255	; 0xff
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	0013      	movs	r3, r2
 8003436:	000a      	movs	r2, r1
 8003438:	0021      	movs	r1, r4
 800343a:	f7fe f879 	bl	8001530 <weoDrawRectangleFilled>
							ASCII_X += X_increment;
 800343e:	2258      	movs	r2, #88	; 0x58
 8003440:	18b3      	adds	r3, r6, r2
 8003442:	19db      	adds	r3, r3, r7
 8003444:	0010      	movs	r0, r2
 8003446:	18b2      	adds	r2, r6, r2
 8003448:	19d1      	adds	r1, r2, r7
 800344a:	221f      	movs	r2, #31
 800344c:	1812      	adds	r2, r2, r0
 800344e:	19d2      	adds	r2, r2, r7
 8003450:	7809      	ldrb	r1, [r1, #0]
 8003452:	7812      	ldrb	r2, [r2, #0]
 8003454:	188a      	adds	r2, r1, r2
 8003456:	701a      	strb	r2, [r3, #0]
 8003458:	e012      	b.n	8003480 <printASCIIarray+0x550>
 800345a:	46c0      	nop			; (mov r8, r8)
 800345c:	0800c99c 	.word	0x0800c99c
 8003460:	0800fa9c 	.word	0x0800fa9c
					}
					else
					{
						ASCII_X += X_increment;
 8003464:	2233      	movs	r2, #51	; 0x33
 8003466:	2158      	movs	r1, #88	; 0x58
 8003468:	1853      	adds	r3, r2, r1
 800346a:	19db      	adds	r3, r3, r7
 800346c:	0008      	movs	r0, r1
 800346e:	1852      	adds	r2, r2, r1
 8003470:	19d1      	adds	r1, r2, r7
 8003472:	221f      	movs	r2, #31
 8003474:	1812      	adds	r2, r2, r0
 8003476:	19d2      	adds	r2, r2, r7
 8003478:	7809      	ldrb	r1, [r1, #0]
 800347a:	7812      	ldrb	r2, [r2, #0]
 800347c:	188a      	adds	r2, r1, r2
 800347e:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003480:	2136      	movs	r1, #54	; 0x36
 8003482:	2058      	movs	r0, #88	; 0x58
 8003484:	180b      	adds	r3, r1, r0
 8003486:	19db      	adds	r3, r3, r7
 8003488:	881a      	ldrh	r2, [r3, #0]
 800348a:	180b      	adds	r3, r1, r0
 800348c:	19db      	adds	r3, r3, r7
 800348e:	3201      	adds	r2, #1
 8003490:	801a      	strh	r2, [r3, #0]
 8003492:	235d      	movs	r3, #93	; 0x5d
 8003494:	18fb      	adds	r3, r7, r3
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	b29b      	uxth	r3, r3
 800349a:	2136      	movs	r1, #54	; 0x36
 800349c:	2058      	movs	r0, #88	; 0x58
 800349e:	180a      	adds	r2, r1, r0
 80034a0:	19d2      	adds	r2, r2, r7
 80034a2:	8812      	ldrh	r2, [r2, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d200      	bcs.n	80034aa <printASCIIarray+0x57a>
 80034a8:	e732      	b.n	8003310 <printASCIIarray+0x3e0>
					}
				}
				for(i=0;i<symLen;i++)
 80034aa:	180b      	adds	r3, r1, r0
 80034ac:	19db      	adds	r3, r3, r7
 80034ae:	2200      	movs	r2, #0
 80034b0:	801a      	strh	r2, [r3, #0]
 80034b2:	e00f      	b.n	80034d4 <printASCIIarray+0x5a4>
					{
						weoBuffer[j]=0x00;
 80034b4:	2330      	movs	r3, #48	; 0x30
 80034b6:	2058      	movs	r0, #88	; 0x58
 80034b8:	181b      	adds	r3, r3, r0
 80034ba:	19db      	adds	r3, r3, r7
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80034c0:	2100      	movs	r1, #0
 80034c2:	54d1      	strb	r1, [r2, r3]
				for(i=0;i<symLen;i++)
 80034c4:	2136      	movs	r1, #54	; 0x36
 80034c6:	180b      	adds	r3, r1, r0
 80034c8:	19db      	adds	r3, r3, r7
 80034ca:	881a      	ldrh	r2, [r3, #0]
 80034cc:	180b      	adds	r3, r1, r0
 80034ce:	19db      	adds	r3, r3, r7
 80034d0:	3201      	adds	r2, #1
 80034d2:	801a      	strh	r2, [r3, #0]
 80034d4:	2336      	movs	r3, #54	; 0x36
 80034d6:	2158      	movs	r1, #88	; 0x58
 80034d8:	185b      	adds	r3, r3, r1
 80034da:	19da      	adds	r2, r3, r7
 80034dc:	2328      	movs	r3, #40	; 0x28
 80034de:	185b      	adds	r3, r3, r1
 80034e0:	19db      	adds	r3, r3, r7
 80034e2:	8812      	ldrh	r2, [r2, #0]
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d3e4      	bcc.n	80034b4 <printASCIIarray+0x584>
 80034ea:	46ad      	mov	sp, r5
					}
			}
			if(fontCur==2){
 80034ec:	2335      	movs	r3, #53	; 0x35
 80034ee:	2658      	movs	r6, #88	; 0x58
 80034f0:	199b      	adds	r3, r3, r6
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d001      	beq.n	80034fe <printASCIIarray+0x5ce>
 80034fa:	f000 fbae 	bl	8003c5a <printASCIIarray+0xd2a>
 80034fe:	466b      	mov	r3, sp
 8003500:	001d      	movs	r5, r3
				symLen=304;
 8003502:	2128      	movs	r1, #40	; 0x28
 8003504:	198b      	adds	r3, r1, r6
 8003506:	19db      	adds	r3, r3, r7
 8003508:	2298      	movs	r2, #152	; 0x98
 800350a:	0052      	lsls	r2, r2, #1
 800350c:	801a      	strh	r2, [r3, #0]
				uint8_t weoBuffer[symLen];
 800350e:	198b      	adds	r3, r1, r6
 8003510:	19db      	adds	r3, r3, r7
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	001a      	movs	r2, r3
 8003516:	3a01      	subs	r2, #1
 8003518:	66ba      	str	r2, [r7, #104]	; 0x68
 800351a:	60bb      	str	r3, [r7, #8]
 800351c:	2200      	movs	r2, #0
 800351e:	60fa      	str	r2, [r7, #12]
 8003520:	68b8      	ldr	r0, [r7, #8]
 8003522:	68f9      	ldr	r1, [r7, #12]
 8003524:	0002      	movs	r2, r0
 8003526:	0f52      	lsrs	r2, r2, #29
 8003528:	000c      	movs	r4, r1
 800352a:	00e4      	lsls	r4, r4, #3
 800352c:	63fc      	str	r4, [r7, #60]	; 0x3c
 800352e:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8003530:	4314      	orrs	r4, r2
 8003532:	63fc      	str	r4, [r7, #60]	; 0x3c
 8003534:	0002      	movs	r2, r0
 8003536:	00d2      	lsls	r2, r2, #3
 8003538:	63ba      	str	r2, [r7, #56]	; 0x38
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	2200      	movs	r2, #0
 800353e:	607a      	str	r2, [r7, #4]
 8003540:	6838      	ldr	r0, [r7, #0]
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	0002      	movs	r2, r0
 8003546:	0f52      	lsrs	r2, r2, #29
 8003548:	000c      	movs	r4, r1
 800354a:	00e4      	lsls	r4, r4, #3
 800354c:	637c      	str	r4, [r7, #52]	; 0x34
 800354e:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8003550:	4314      	orrs	r4, r2
 8003552:	637c      	str	r4, [r7, #52]	; 0x34
 8003554:	0002      	movs	r2, r0
 8003556:	00d2      	lsls	r2, r2, #3
 8003558:	633a      	str	r2, [r7, #48]	; 0x30
 800355a:	3307      	adds	r3, #7
 800355c:	08db      	lsrs	r3, r3, #3
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	466a      	mov	r2, sp
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	469d      	mov	sp, r3
 8003566:	ab02      	add	r3, sp, #8
 8003568:	3300      	adds	r3, #0
 800356a:	667b      	str	r3, [r7, #100]	; 0x64
				X_increment=0x10;
 800356c:	231f      	movs	r3, #31
 800356e:	199b      	adds	r3, r3, r6
 8003570:	19db      	adds	r3, r3, r7
 8003572:	2210      	movs	r2, #16
 8003574:	701a      	strb	r2, [r3, #0]
				ASCII_height=0x26;
 8003576:	231e      	movs	r3, #30
 8003578:	199b      	adds	r3, r3, r6
 800357a:	19db      	adds	r3, r3, r7
 800357c:	2226      	movs	r2, #38	; 0x26
 800357e:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003580:	2336      	movs	r3, #54	; 0x36
 8003582:	199b      	adds	r3, r3, r6
 8003584:	19db      	adds	r3, r3, r7
 8003586:	2200      	movs	r2, #0
 8003588:	801a      	strh	r2, [r3, #0]
 800358a:	e288      	b.n	8003a9e <printASCIIarray+0xb6e>
					if(dataASCII[i]==0x20){dataASCII[i]=0x00;}
 800358c:	2136      	movs	r1, #54	; 0x36
 800358e:	2458      	movs	r4, #88	; 0x58
 8003590:	190b      	adds	r3, r1, r4
 8003592:	19db      	adds	r3, r3, r7
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	20a8      	movs	r0, #168	; 0xa8
 8003598:	183a      	adds	r2, r7, r0
 800359a:	6812      	ldr	r2, [r2, #0]
 800359c:	18d3      	adds	r3, r2, r3
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	2b20      	cmp	r3, #32
 80035a2:	d107      	bne.n	80035b4 <printASCIIarray+0x684>
 80035a4:	190b      	adds	r3, r1, r4
 80035a6:	19db      	adds	r3, r3, r7
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	183a      	adds	r2, r7, r0
 80035ac:	6812      	ldr	r2, [r2, #0]
 80035ae:	18d3      	adds	r3, r2, r3
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x21){dataASCII[i]=0x01;}
 80035b4:	2136      	movs	r1, #54	; 0x36
 80035b6:	2458      	movs	r4, #88	; 0x58
 80035b8:	190b      	adds	r3, r1, r4
 80035ba:	19db      	adds	r3, r3, r7
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	20a8      	movs	r0, #168	; 0xa8
 80035c0:	183a      	adds	r2, r7, r0
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	18d3      	adds	r3, r2, r3
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b21      	cmp	r3, #33	; 0x21
 80035ca:	d107      	bne.n	80035dc <printASCIIarray+0x6ac>
 80035cc:	190b      	adds	r3, r1, r4
 80035ce:	19db      	adds	r3, r3, r7
 80035d0:	881b      	ldrh	r3, [r3, #0]
 80035d2:	183a      	adds	r2, r7, r0
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	18d3      	adds	r3, r2, r3
 80035d8:	2201      	movs	r2, #1
 80035da:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x25){dataASCII[i]=0x02;}
 80035dc:	2136      	movs	r1, #54	; 0x36
 80035de:	2458      	movs	r4, #88	; 0x58
 80035e0:	190b      	adds	r3, r1, r4
 80035e2:	19db      	adds	r3, r3, r7
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	20a8      	movs	r0, #168	; 0xa8
 80035e8:	183a      	adds	r2, r7, r0
 80035ea:	6812      	ldr	r2, [r2, #0]
 80035ec:	18d3      	adds	r3, r2, r3
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b25      	cmp	r3, #37	; 0x25
 80035f2:	d107      	bne.n	8003604 <printASCIIarray+0x6d4>
 80035f4:	190b      	adds	r3, r1, r4
 80035f6:	19db      	adds	r3, r3, r7
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	183a      	adds	r2, r7, r0
 80035fc:	6812      	ldr	r2, [r2, #0]
 80035fe:	18d3      	adds	r3, r2, r3
 8003600:	2202      	movs	r2, #2
 8003602:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x28){dataASCII[i]=0x03;}
 8003604:	2136      	movs	r1, #54	; 0x36
 8003606:	2458      	movs	r4, #88	; 0x58
 8003608:	190b      	adds	r3, r1, r4
 800360a:	19db      	adds	r3, r3, r7
 800360c:	881b      	ldrh	r3, [r3, #0]
 800360e:	20a8      	movs	r0, #168	; 0xa8
 8003610:	183a      	adds	r2, r7, r0
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	18d3      	adds	r3, r2, r3
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b28      	cmp	r3, #40	; 0x28
 800361a:	d107      	bne.n	800362c <printASCIIarray+0x6fc>
 800361c:	190b      	adds	r3, r1, r4
 800361e:	19db      	adds	r3, r3, r7
 8003620:	881b      	ldrh	r3, [r3, #0]
 8003622:	183a      	adds	r2, r7, r0
 8003624:	6812      	ldr	r2, [r2, #0]
 8003626:	18d3      	adds	r3, r2, r3
 8003628:	2203      	movs	r2, #3
 800362a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x29){dataASCII[i]=0x04;}
 800362c:	2136      	movs	r1, #54	; 0x36
 800362e:	2458      	movs	r4, #88	; 0x58
 8003630:	190b      	adds	r3, r1, r4
 8003632:	19db      	adds	r3, r3, r7
 8003634:	881b      	ldrh	r3, [r3, #0]
 8003636:	20a8      	movs	r0, #168	; 0xa8
 8003638:	183a      	adds	r2, r7, r0
 800363a:	6812      	ldr	r2, [r2, #0]
 800363c:	18d3      	adds	r3, r2, r3
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b29      	cmp	r3, #41	; 0x29
 8003642:	d107      	bne.n	8003654 <printASCIIarray+0x724>
 8003644:	190b      	adds	r3, r1, r4
 8003646:	19db      	adds	r3, r3, r7
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	183a      	adds	r2, r7, r0
 800364c:	6812      	ldr	r2, [r2, #0]
 800364e:	18d3      	adds	r3, r2, r3
 8003650:	2204      	movs	r2, #4
 8003652:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2a){dataASCII[i]=0x05;}
 8003654:	2136      	movs	r1, #54	; 0x36
 8003656:	2458      	movs	r4, #88	; 0x58
 8003658:	190b      	adds	r3, r1, r4
 800365a:	19db      	adds	r3, r3, r7
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	20a8      	movs	r0, #168	; 0xa8
 8003660:	183a      	adds	r2, r7, r0
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	18d3      	adds	r3, r2, r3
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b2a      	cmp	r3, #42	; 0x2a
 800366a:	d107      	bne.n	800367c <printASCIIarray+0x74c>
 800366c:	190b      	adds	r3, r1, r4
 800366e:	19db      	adds	r3, r3, r7
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	183a      	adds	r2, r7, r0
 8003674:	6812      	ldr	r2, [r2, #0]
 8003676:	18d3      	adds	r3, r2, r3
 8003678:	2205      	movs	r2, #5
 800367a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2b){dataASCII[i]=0x06;}
 800367c:	2136      	movs	r1, #54	; 0x36
 800367e:	2458      	movs	r4, #88	; 0x58
 8003680:	190b      	adds	r3, r1, r4
 8003682:	19db      	adds	r3, r3, r7
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	20a8      	movs	r0, #168	; 0xa8
 8003688:	183a      	adds	r2, r7, r0
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	18d3      	adds	r3, r2, r3
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	2b2b      	cmp	r3, #43	; 0x2b
 8003692:	d107      	bne.n	80036a4 <printASCIIarray+0x774>
 8003694:	190b      	adds	r3, r1, r4
 8003696:	19db      	adds	r3, r3, r7
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	183a      	adds	r2, r7, r0
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	18d3      	adds	r3, r2, r3
 80036a0:	2206      	movs	r2, #6
 80036a2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2c){dataASCII[i]=0x07;}
 80036a4:	2136      	movs	r1, #54	; 0x36
 80036a6:	2458      	movs	r4, #88	; 0x58
 80036a8:	190b      	adds	r3, r1, r4
 80036aa:	19db      	adds	r3, r3, r7
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	20a8      	movs	r0, #168	; 0xa8
 80036b0:	183a      	adds	r2, r7, r0
 80036b2:	6812      	ldr	r2, [r2, #0]
 80036b4:	18d3      	adds	r3, r2, r3
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b2c      	cmp	r3, #44	; 0x2c
 80036ba:	d107      	bne.n	80036cc <printASCIIarray+0x79c>
 80036bc:	190b      	adds	r3, r1, r4
 80036be:	19db      	adds	r3, r3, r7
 80036c0:	881b      	ldrh	r3, [r3, #0]
 80036c2:	183a      	adds	r2, r7, r0
 80036c4:	6812      	ldr	r2, [r2, #0]
 80036c6:	18d3      	adds	r3, r2, r3
 80036c8:	2207      	movs	r2, #7
 80036ca:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2d){dataASCII[i]=0x08;}
 80036cc:	2136      	movs	r1, #54	; 0x36
 80036ce:	2458      	movs	r4, #88	; 0x58
 80036d0:	190b      	adds	r3, r1, r4
 80036d2:	19db      	adds	r3, r3, r7
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	20a8      	movs	r0, #168	; 0xa8
 80036d8:	183a      	adds	r2, r7, r0
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	18d3      	adds	r3, r2, r3
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2b2d      	cmp	r3, #45	; 0x2d
 80036e2:	d107      	bne.n	80036f4 <printASCIIarray+0x7c4>
 80036e4:	190b      	adds	r3, r1, r4
 80036e6:	19db      	adds	r3, r3, r7
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	183a      	adds	r2, r7, r0
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	18d3      	adds	r3, r2, r3
 80036f0:	2208      	movs	r2, #8
 80036f2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2e){dataASCII[i]=0x09;}
 80036f4:	2136      	movs	r1, #54	; 0x36
 80036f6:	2458      	movs	r4, #88	; 0x58
 80036f8:	190b      	adds	r3, r1, r4
 80036fa:	19db      	adds	r3, r3, r7
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	20a8      	movs	r0, #168	; 0xa8
 8003700:	183a      	adds	r2, r7, r0
 8003702:	6812      	ldr	r2, [r2, #0]
 8003704:	18d3      	adds	r3, r2, r3
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b2e      	cmp	r3, #46	; 0x2e
 800370a:	d107      	bne.n	800371c <printASCIIarray+0x7ec>
 800370c:	190b      	adds	r3, r1, r4
 800370e:	19db      	adds	r3, r3, r7
 8003710:	881b      	ldrh	r3, [r3, #0]
 8003712:	183a      	adds	r2, r7, r0
 8003714:	6812      	ldr	r2, [r2, #0]
 8003716:	18d3      	adds	r3, r2, r3
 8003718:	2209      	movs	r2, #9
 800371a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2f){dataASCII[i]=0x0a;}
 800371c:	2136      	movs	r1, #54	; 0x36
 800371e:	2458      	movs	r4, #88	; 0x58
 8003720:	190b      	adds	r3, r1, r4
 8003722:	19db      	adds	r3, r3, r7
 8003724:	881b      	ldrh	r3, [r3, #0]
 8003726:	20a8      	movs	r0, #168	; 0xa8
 8003728:	183a      	adds	r2, r7, r0
 800372a:	6812      	ldr	r2, [r2, #0]
 800372c:	18d3      	adds	r3, r2, r3
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b2f      	cmp	r3, #47	; 0x2f
 8003732:	d107      	bne.n	8003744 <printASCIIarray+0x814>
 8003734:	190b      	adds	r3, r1, r4
 8003736:	19db      	adds	r3, r3, r7
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	183a      	adds	r2, r7, r0
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	18d3      	adds	r3, r2, r3
 8003740:	220a      	movs	r2, #10
 8003742:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x30){dataASCII[i]=0x0b;}
 8003744:	2136      	movs	r1, #54	; 0x36
 8003746:	2458      	movs	r4, #88	; 0x58
 8003748:	190b      	adds	r3, r1, r4
 800374a:	19db      	adds	r3, r3, r7
 800374c:	881b      	ldrh	r3, [r3, #0]
 800374e:	20a8      	movs	r0, #168	; 0xa8
 8003750:	183a      	adds	r2, r7, r0
 8003752:	6812      	ldr	r2, [r2, #0]
 8003754:	18d3      	adds	r3, r2, r3
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b30      	cmp	r3, #48	; 0x30
 800375a:	d107      	bne.n	800376c <printASCIIarray+0x83c>
 800375c:	190b      	adds	r3, r1, r4
 800375e:	19db      	adds	r3, r3, r7
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	183a      	adds	r2, r7, r0
 8003764:	6812      	ldr	r2, [r2, #0]
 8003766:	18d3      	adds	r3, r2, r3
 8003768:	220b      	movs	r2, #11
 800376a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x31){dataASCII[i]=0x0c;}
 800376c:	2136      	movs	r1, #54	; 0x36
 800376e:	2458      	movs	r4, #88	; 0x58
 8003770:	190b      	adds	r3, r1, r4
 8003772:	19db      	adds	r3, r3, r7
 8003774:	881b      	ldrh	r3, [r3, #0]
 8003776:	20a8      	movs	r0, #168	; 0xa8
 8003778:	183a      	adds	r2, r7, r0
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	18d3      	adds	r3, r2, r3
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2b31      	cmp	r3, #49	; 0x31
 8003782:	d107      	bne.n	8003794 <printASCIIarray+0x864>
 8003784:	190b      	adds	r3, r1, r4
 8003786:	19db      	adds	r3, r3, r7
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	183a      	adds	r2, r7, r0
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	18d3      	adds	r3, r2, r3
 8003790:	220c      	movs	r2, #12
 8003792:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x32){dataASCII[i]=0x0d;}
 8003794:	2136      	movs	r1, #54	; 0x36
 8003796:	2458      	movs	r4, #88	; 0x58
 8003798:	190b      	adds	r3, r1, r4
 800379a:	19db      	adds	r3, r3, r7
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	20a8      	movs	r0, #168	; 0xa8
 80037a0:	183a      	adds	r2, r7, r0
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	18d3      	adds	r3, r2, r3
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	2b32      	cmp	r3, #50	; 0x32
 80037aa:	d107      	bne.n	80037bc <printASCIIarray+0x88c>
 80037ac:	190b      	adds	r3, r1, r4
 80037ae:	19db      	adds	r3, r3, r7
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	183a      	adds	r2, r7, r0
 80037b4:	6812      	ldr	r2, [r2, #0]
 80037b6:	18d3      	adds	r3, r2, r3
 80037b8:	220d      	movs	r2, #13
 80037ba:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x33){dataASCII[i]=0x0e;}
 80037bc:	2136      	movs	r1, #54	; 0x36
 80037be:	2458      	movs	r4, #88	; 0x58
 80037c0:	190b      	adds	r3, r1, r4
 80037c2:	19db      	adds	r3, r3, r7
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	20a8      	movs	r0, #168	; 0xa8
 80037c8:	183a      	adds	r2, r7, r0
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	18d3      	adds	r3, r2, r3
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b33      	cmp	r3, #51	; 0x33
 80037d2:	d107      	bne.n	80037e4 <printASCIIarray+0x8b4>
 80037d4:	190b      	adds	r3, r1, r4
 80037d6:	19db      	adds	r3, r3, r7
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	183a      	adds	r2, r7, r0
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	18d3      	adds	r3, r2, r3
 80037e0:	220e      	movs	r2, #14
 80037e2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x34){dataASCII[i]=0x0f;}
 80037e4:	2136      	movs	r1, #54	; 0x36
 80037e6:	2458      	movs	r4, #88	; 0x58
 80037e8:	190b      	adds	r3, r1, r4
 80037ea:	19db      	adds	r3, r3, r7
 80037ec:	881b      	ldrh	r3, [r3, #0]
 80037ee:	20a8      	movs	r0, #168	; 0xa8
 80037f0:	183a      	adds	r2, r7, r0
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	18d3      	adds	r3, r2, r3
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2b34      	cmp	r3, #52	; 0x34
 80037fa:	d107      	bne.n	800380c <printASCIIarray+0x8dc>
 80037fc:	190b      	adds	r3, r1, r4
 80037fe:	19db      	adds	r3, r3, r7
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	183a      	adds	r2, r7, r0
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	18d3      	adds	r3, r2, r3
 8003808:	220f      	movs	r2, #15
 800380a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x35){dataASCII[i]=0x10;}
 800380c:	2136      	movs	r1, #54	; 0x36
 800380e:	2458      	movs	r4, #88	; 0x58
 8003810:	190b      	adds	r3, r1, r4
 8003812:	19db      	adds	r3, r3, r7
 8003814:	881b      	ldrh	r3, [r3, #0]
 8003816:	20a8      	movs	r0, #168	; 0xa8
 8003818:	183a      	adds	r2, r7, r0
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	18d3      	adds	r3, r2, r3
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b35      	cmp	r3, #53	; 0x35
 8003822:	d107      	bne.n	8003834 <printASCIIarray+0x904>
 8003824:	190b      	adds	r3, r1, r4
 8003826:	19db      	adds	r3, r3, r7
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	183a      	adds	r2, r7, r0
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	18d3      	adds	r3, r2, r3
 8003830:	2210      	movs	r2, #16
 8003832:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x36){dataASCII[i]=0x11;}
 8003834:	2136      	movs	r1, #54	; 0x36
 8003836:	2458      	movs	r4, #88	; 0x58
 8003838:	190b      	adds	r3, r1, r4
 800383a:	19db      	adds	r3, r3, r7
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	20a8      	movs	r0, #168	; 0xa8
 8003840:	183a      	adds	r2, r7, r0
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	18d3      	adds	r3, r2, r3
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	2b36      	cmp	r3, #54	; 0x36
 800384a:	d107      	bne.n	800385c <printASCIIarray+0x92c>
 800384c:	190b      	adds	r3, r1, r4
 800384e:	19db      	adds	r3, r3, r7
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	183a      	adds	r2, r7, r0
 8003854:	6812      	ldr	r2, [r2, #0]
 8003856:	18d3      	adds	r3, r2, r3
 8003858:	2211      	movs	r2, #17
 800385a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x37){dataASCII[i]=0x12;}
 800385c:	2136      	movs	r1, #54	; 0x36
 800385e:	2458      	movs	r4, #88	; 0x58
 8003860:	190b      	adds	r3, r1, r4
 8003862:	19db      	adds	r3, r3, r7
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	20a8      	movs	r0, #168	; 0xa8
 8003868:	183a      	adds	r2, r7, r0
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	18d3      	adds	r3, r2, r3
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	2b37      	cmp	r3, #55	; 0x37
 8003872:	d107      	bne.n	8003884 <printASCIIarray+0x954>
 8003874:	190b      	adds	r3, r1, r4
 8003876:	19db      	adds	r3, r3, r7
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	183a      	adds	r2, r7, r0
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	18d3      	adds	r3, r2, r3
 8003880:	2212      	movs	r2, #18
 8003882:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x38){dataASCII[i]=0x13;}
 8003884:	2136      	movs	r1, #54	; 0x36
 8003886:	2458      	movs	r4, #88	; 0x58
 8003888:	190b      	adds	r3, r1, r4
 800388a:	19db      	adds	r3, r3, r7
 800388c:	881b      	ldrh	r3, [r3, #0]
 800388e:	20a8      	movs	r0, #168	; 0xa8
 8003890:	183a      	adds	r2, r7, r0
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	18d3      	adds	r3, r2, r3
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b38      	cmp	r3, #56	; 0x38
 800389a:	d107      	bne.n	80038ac <printASCIIarray+0x97c>
 800389c:	190b      	adds	r3, r1, r4
 800389e:	19db      	adds	r3, r3, r7
 80038a0:	881b      	ldrh	r3, [r3, #0]
 80038a2:	183a      	adds	r2, r7, r0
 80038a4:	6812      	ldr	r2, [r2, #0]
 80038a6:	18d3      	adds	r3, r2, r3
 80038a8:	2213      	movs	r2, #19
 80038aa:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x39){dataASCII[i]=0x14;}
 80038ac:	2136      	movs	r1, #54	; 0x36
 80038ae:	2458      	movs	r4, #88	; 0x58
 80038b0:	190b      	adds	r3, r1, r4
 80038b2:	19db      	adds	r3, r3, r7
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	20a8      	movs	r0, #168	; 0xa8
 80038b8:	183a      	adds	r2, r7, r0
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	18d3      	adds	r3, r2, r3
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b39      	cmp	r3, #57	; 0x39
 80038c2:	d107      	bne.n	80038d4 <printASCIIarray+0x9a4>
 80038c4:	190b      	adds	r3, r1, r4
 80038c6:	19db      	adds	r3, r3, r7
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	183a      	adds	r2, r7, r0
 80038cc:	6812      	ldr	r2, [r2, #0]
 80038ce:	18d3      	adds	r3, r2, r3
 80038d0:	2214      	movs	r2, #20
 80038d2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3a){dataASCII[i]=0x15;}
 80038d4:	2136      	movs	r1, #54	; 0x36
 80038d6:	2458      	movs	r4, #88	; 0x58
 80038d8:	190b      	adds	r3, r1, r4
 80038da:	19db      	adds	r3, r3, r7
 80038dc:	881b      	ldrh	r3, [r3, #0]
 80038de:	20a8      	movs	r0, #168	; 0xa8
 80038e0:	183a      	adds	r2, r7, r0
 80038e2:	6812      	ldr	r2, [r2, #0]
 80038e4:	18d3      	adds	r3, r2, r3
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b3a      	cmp	r3, #58	; 0x3a
 80038ea:	d107      	bne.n	80038fc <printASCIIarray+0x9cc>
 80038ec:	190b      	adds	r3, r1, r4
 80038ee:	19db      	adds	r3, r3, r7
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	183a      	adds	r2, r7, r0
 80038f4:	6812      	ldr	r2, [r2, #0]
 80038f6:	18d3      	adds	r3, r2, r3
 80038f8:	2215      	movs	r2, #21
 80038fa:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3b){dataASCII[i]=0x16;}
 80038fc:	2136      	movs	r1, #54	; 0x36
 80038fe:	2458      	movs	r4, #88	; 0x58
 8003900:	190b      	adds	r3, r1, r4
 8003902:	19db      	adds	r3, r3, r7
 8003904:	881b      	ldrh	r3, [r3, #0]
 8003906:	20a8      	movs	r0, #168	; 0xa8
 8003908:	183a      	adds	r2, r7, r0
 800390a:	6812      	ldr	r2, [r2, #0]
 800390c:	18d3      	adds	r3, r2, r3
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	2b3b      	cmp	r3, #59	; 0x3b
 8003912:	d107      	bne.n	8003924 <printASCIIarray+0x9f4>
 8003914:	190b      	adds	r3, r1, r4
 8003916:	19db      	adds	r3, r3, r7
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	183a      	adds	r2, r7, r0
 800391c:	6812      	ldr	r2, [r2, #0]
 800391e:	18d3      	adds	r3, r2, r3
 8003920:	2216      	movs	r2, #22
 8003922:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3c){dataASCII[i]=0x17;}
 8003924:	2136      	movs	r1, #54	; 0x36
 8003926:	2458      	movs	r4, #88	; 0x58
 8003928:	190b      	adds	r3, r1, r4
 800392a:	19db      	adds	r3, r3, r7
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	20a8      	movs	r0, #168	; 0xa8
 8003930:	183a      	adds	r2, r7, r0
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	18d3      	adds	r3, r2, r3
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b3c      	cmp	r3, #60	; 0x3c
 800393a:	d107      	bne.n	800394c <printASCIIarray+0xa1c>
 800393c:	190b      	adds	r3, r1, r4
 800393e:	19db      	adds	r3, r3, r7
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	183a      	adds	r2, r7, r0
 8003944:	6812      	ldr	r2, [r2, #0]
 8003946:	18d3      	adds	r3, r2, r3
 8003948:	2217      	movs	r2, #23
 800394a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3d){dataASCII[i]=0x18;}
 800394c:	2136      	movs	r1, #54	; 0x36
 800394e:	2458      	movs	r4, #88	; 0x58
 8003950:	190b      	adds	r3, r1, r4
 8003952:	19db      	adds	r3, r3, r7
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	20a8      	movs	r0, #168	; 0xa8
 8003958:	183a      	adds	r2, r7, r0
 800395a:	6812      	ldr	r2, [r2, #0]
 800395c:	18d3      	adds	r3, r2, r3
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b3d      	cmp	r3, #61	; 0x3d
 8003962:	d107      	bne.n	8003974 <printASCIIarray+0xa44>
 8003964:	190b      	adds	r3, r1, r4
 8003966:	19db      	adds	r3, r3, r7
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	183a      	adds	r2, r7, r0
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	18d3      	adds	r3, r2, r3
 8003970:	2218      	movs	r2, #24
 8003972:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3e){dataASCII[i]=0x19;}
 8003974:	2136      	movs	r1, #54	; 0x36
 8003976:	2458      	movs	r4, #88	; 0x58
 8003978:	190b      	adds	r3, r1, r4
 800397a:	19db      	adds	r3, r3, r7
 800397c:	881b      	ldrh	r3, [r3, #0]
 800397e:	20a8      	movs	r0, #168	; 0xa8
 8003980:	183a      	adds	r2, r7, r0
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	18d3      	adds	r3, r2, r3
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	2b3e      	cmp	r3, #62	; 0x3e
 800398a:	d107      	bne.n	800399c <printASCIIarray+0xa6c>
 800398c:	190b      	adds	r3, r1, r4
 800398e:	19db      	adds	r3, r3, r7
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	183a      	adds	r2, r7, r0
 8003994:	6812      	ldr	r2, [r2, #0]
 8003996:	18d3      	adds	r3, r2, r3
 8003998:	2219      	movs	r2, #25
 800399a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3f){dataASCII[i]=0x1a;}
 800399c:	2136      	movs	r1, #54	; 0x36
 800399e:	2458      	movs	r4, #88	; 0x58
 80039a0:	190b      	adds	r3, r1, r4
 80039a2:	19db      	adds	r3, r3, r7
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	20a8      	movs	r0, #168	; 0xa8
 80039a8:	183a      	adds	r2, r7, r0
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	18d3      	adds	r3, r2, r3
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b3f      	cmp	r3, #63	; 0x3f
 80039b2:	d107      	bne.n	80039c4 <printASCIIarray+0xa94>
 80039b4:	190b      	adds	r3, r1, r4
 80039b6:	19db      	adds	r3, r3, r7
 80039b8:	881b      	ldrh	r3, [r3, #0]
 80039ba:	183a      	adds	r2, r7, r0
 80039bc:	6812      	ldr	r2, [r2, #0]
 80039be:	18d3      	adds	r3, r2, r3
 80039c0:	221a      	movs	r2, #26
 80039c2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5b){dataASCII[i]=0x1b;}
 80039c4:	2136      	movs	r1, #54	; 0x36
 80039c6:	2458      	movs	r4, #88	; 0x58
 80039c8:	190b      	adds	r3, r1, r4
 80039ca:	19db      	adds	r3, r3, r7
 80039cc:	881b      	ldrh	r3, [r3, #0]
 80039ce:	20a8      	movs	r0, #168	; 0xa8
 80039d0:	183a      	adds	r2, r7, r0
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	18d3      	adds	r3, r2, r3
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	2b5b      	cmp	r3, #91	; 0x5b
 80039da:	d107      	bne.n	80039ec <printASCIIarray+0xabc>
 80039dc:	190b      	adds	r3, r1, r4
 80039de:	19db      	adds	r3, r3, r7
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	183a      	adds	r2, r7, r0
 80039e4:	6812      	ldr	r2, [r2, #0]
 80039e6:	18d3      	adds	r3, r2, r3
 80039e8:	221b      	movs	r2, #27
 80039ea:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5c){dataASCII[i]=0x1c;}
 80039ec:	2136      	movs	r1, #54	; 0x36
 80039ee:	2458      	movs	r4, #88	; 0x58
 80039f0:	190b      	adds	r3, r1, r4
 80039f2:	19db      	adds	r3, r3, r7
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	20a8      	movs	r0, #168	; 0xa8
 80039f8:	183a      	adds	r2, r7, r0
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	18d3      	adds	r3, r2, r3
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b5c      	cmp	r3, #92	; 0x5c
 8003a02:	d107      	bne.n	8003a14 <printASCIIarray+0xae4>
 8003a04:	190b      	adds	r3, r1, r4
 8003a06:	19db      	adds	r3, r3, r7
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	183a      	adds	r2, r7, r0
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	18d3      	adds	r3, r2, r3
 8003a10:	221c      	movs	r2, #28
 8003a12:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5d){dataASCII[i]=0x1d;}
 8003a14:	2136      	movs	r1, #54	; 0x36
 8003a16:	2458      	movs	r4, #88	; 0x58
 8003a18:	190b      	adds	r3, r1, r4
 8003a1a:	19db      	adds	r3, r3, r7
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	20a8      	movs	r0, #168	; 0xa8
 8003a20:	183a      	adds	r2, r7, r0
 8003a22:	6812      	ldr	r2, [r2, #0]
 8003a24:	18d3      	adds	r3, r2, r3
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b5d      	cmp	r3, #93	; 0x5d
 8003a2a:	d107      	bne.n	8003a3c <printASCIIarray+0xb0c>
 8003a2c:	190b      	adds	r3, r1, r4
 8003a2e:	19db      	adds	r3, r3, r7
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	183a      	adds	r2, r7, r0
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	18d3      	adds	r3, r2, r3
 8003a38:	221d      	movs	r2, #29
 8003a3a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5f){dataASCII[i]=0x1e;}
 8003a3c:	2136      	movs	r1, #54	; 0x36
 8003a3e:	2458      	movs	r4, #88	; 0x58
 8003a40:	190b      	adds	r3, r1, r4
 8003a42:	19db      	adds	r3, r3, r7
 8003a44:	881b      	ldrh	r3, [r3, #0]
 8003a46:	20a8      	movs	r0, #168	; 0xa8
 8003a48:	183a      	adds	r2, r7, r0
 8003a4a:	6812      	ldr	r2, [r2, #0]
 8003a4c:	18d3      	adds	r3, r2, r3
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b5f      	cmp	r3, #95	; 0x5f
 8003a52:	d107      	bne.n	8003a64 <printASCIIarray+0xb34>
 8003a54:	190b      	adds	r3, r1, r4
 8003a56:	19db      	adds	r3, r3, r7
 8003a58:	881b      	ldrh	r3, [r3, #0]
 8003a5a:	183a      	adds	r2, r7, r0
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	18d3      	adds	r3, r2, r3
 8003a60:	221e      	movs	r2, #30
 8003a62:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x7c){dataASCII[i]=0x1f;}
 8003a64:	2136      	movs	r1, #54	; 0x36
 8003a66:	2458      	movs	r4, #88	; 0x58
 8003a68:	190b      	adds	r3, r1, r4
 8003a6a:	19db      	adds	r3, r3, r7
 8003a6c:	881b      	ldrh	r3, [r3, #0]
 8003a6e:	20a8      	movs	r0, #168	; 0xa8
 8003a70:	183a      	adds	r2, r7, r0
 8003a72:	6812      	ldr	r2, [r2, #0]
 8003a74:	18d3      	adds	r3, r2, r3
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	2b7c      	cmp	r3, #124	; 0x7c
 8003a7a:	d107      	bne.n	8003a8c <printASCIIarray+0xb5c>
 8003a7c:	190b      	adds	r3, r1, r4
 8003a7e:	19db      	adds	r3, r3, r7
 8003a80:	881b      	ldrh	r3, [r3, #0]
 8003a82:	183a      	adds	r2, r7, r0
 8003a84:	6812      	ldr	r2, [r2, #0]
 8003a86:	18d3      	adds	r3, r2, r3
 8003a88:	221f      	movs	r2, #31
 8003a8a:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003a8c:	2136      	movs	r1, #54	; 0x36
 8003a8e:	2058      	movs	r0, #88	; 0x58
 8003a90:	180b      	adds	r3, r1, r0
 8003a92:	19db      	adds	r3, r3, r7
 8003a94:	881a      	ldrh	r2, [r3, #0]
 8003a96:	180b      	adds	r3, r1, r0
 8003a98:	19db      	adds	r3, r3, r7
 8003a9a:	3201      	adds	r2, #1
 8003a9c:	801a      	strh	r2, [r3, #0]
 8003a9e:	235d      	movs	r3, #93	; 0x5d
 8003aa0:	18fb      	adds	r3, r7, r3
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	2136      	movs	r1, #54	; 0x36
 8003aa8:	2058      	movs	r0, #88	; 0x58
 8003aaa:	180a      	adds	r2, r1, r0
 8003aac:	19d2      	adds	r2, r2, r7
 8003aae:	8812      	ldrh	r2, [r2, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d200      	bcs.n	8003ab6 <printASCIIarray+0xb86>
 8003ab4:	e56a      	b.n	800358c <printASCIIarray+0x65c>
				}
				for(i=0;i<strLen;i++){
 8003ab6:	180b      	adds	r3, r1, r0
 8003ab8:	19db      	adds	r3, r3, r7
 8003aba:	2200      	movs	r2, #0
 8003abc:	801a      	strh	r2, [r3, #0]
 8003abe:	e09f      	b.n	8003c00 <printASCIIarray+0xcd0>
					for(j=0;j<symLen;j++){
 8003ac0:	2330      	movs	r3, #48	; 0x30
 8003ac2:	2258      	movs	r2, #88	; 0x58
 8003ac4:	189b      	adds	r3, r3, r2
 8003ac6:	19db      	adds	r3, r3, r7
 8003ac8:	2200      	movs	r2, #0
 8003aca:	801a      	strh	r2, [r3, #0]
 8003acc:	e024      	b.n	8003b18 <printASCIIarray+0xbe8>
						weoBuffer[j]=F3[dataASCII[i]][j];
 8003ace:	2336      	movs	r3, #54	; 0x36
 8003ad0:	2158      	movs	r1, #88	; 0x58
 8003ad2:	185b      	adds	r3, r3, r1
 8003ad4:	19db      	adds	r3, r3, r7
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	22a8      	movs	r2, #168	; 0xa8
 8003ada:	18ba      	adds	r2, r7, r2
 8003adc:	6812      	ldr	r2, [r2, #0]
 8003ade:	18d3      	adds	r3, r2, r3
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	001a      	movs	r2, r3
 8003ae4:	2630      	movs	r6, #48	; 0x30
 8003ae6:	1873      	adds	r3, r6, r1
 8003ae8:	19db      	adds	r3, r3, r7
 8003aea:	8818      	ldrh	r0, [r3, #0]
 8003aec:	1873      	adds	r3, r6, r1
 8003aee:	19db      	adds	r3, r3, r7
 8003af0:	8819      	ldrh	r1, [r3, #0]
 8003af2:	4c62      	ldr	r4, [pc, #392]	; (8003c7c <printASCIIarray+0xd4c>)
 8003af4:	0013      	movs	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	189b      	adds	r3, r3, r2
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	189b      	adds	r3, r3, r2
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	18e3      	adds	r3, r4, r3
 8003b02:	5c1a      	ldrb	r2, [r3, r0]
 8003b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b06:	545a      	strb	r2, [r3, r1]
					for(j=0;j<symLen;j++){
 8003b08:	2158      	movs	r1, #88	; 0x58
 8003b0a:	1873      	adds	r3, r6, r1
 8003b0c:	19db      	adds	r3, r3, r7
 8003b0e:	881a      	ldrh	r2, [r3, #0]
 8003b10:	1873      	adds	r3, r6, r1
 8003b12:	19db      	adds	r3, r3, r7
 8003b14:	3201      	adds	r2, #1
 8003b16:	801a      	strh	r2, [r3, #0]
 8003b18:	2330      	movs	r3, #48	; 0x30
 8003b1a:	2158      	movs	r1, #88	; 0x58
 8003b1c:	185b      	adds	r3, r3, r1
 8003b1e:	19da      	adds	r2, r3, r7
 8003b20:	2328      	movs	r3, #40	; 0x28
 8003b22:	185b      	adds	r3, r3, r1
 8003b24:	19db      	adds	r3, r3, r7
 8003b26:	8812      	ldrh	r2, [r2, #0]
 8003b28:	881b      	ldrh	r3, [r3, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d3cf      	bcc.n	8003ace <printASCIIarray+0xb9e>
							}
					for (k=0;k<symLen;k++){
 8003b2e:	232e      	movs	r3, #46	; 0x2e
 8003b30:	185b      	adds	r3, r3, r1
 8003b32:	19db      	adds	r3, r3, r7
 8003b34:	2200      	movs	r2, #0
 8003b36:	801a      	strh	r2, [r3, #0]
 8003b38:	e018      	b.n	8003b6c <printASCIIarray+0xc3c>
						weoBuffer[k]=weoBuffer[k] & contrast;
 8003b3a:	202e      	movs	r0, #46	; 0x2e
 8003b3c:	2458      	movs	r4, #88	; 0x58
 8003b3e:	1903      	adds	r3, r0, r4
 8003b40:	19db      	adds	r3, r3, r7
 8003b42:	881b      	ldrh	r3, [r3, #0]
 8003b44:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003b46:	5cd2      	ldrb	r2, [r2, r3]
 8003b48:	1903      	adds	r3, r0, r4
 8003b4a:	19db      	adds	r3, r3, r7
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	212b      	movs	r1, #43	; 0x2b
 8003b50:	1909      	adds	r1, r1, r4
 8003b52:	19c9      	adds	r1, r1, r7
 8003b54:	7809      	ldrb	r1, [r1, #0]
 8003b56:	400a      	ands	r2, r1
 8003b58:	b2d1      	uxtb	r1, r2
 8003b5a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003b5c:	54d1      	strb	r1, [r2, r3]
					for (k=0;k<symLen;k++){
 8003b5e:	1903      	adds	r3, r0, r4
 8003b60:	19db      	adds	r3, r3, r7
 8003b62:	881a      	ldrh	r2, [r3, #0]
 8003b64:	1903      	adds	r3, r0, r4
 8003b66:	19db      	adds	r3, r3, r7
 8003b68:	3201      	adds	r2, #1
 8003b6a:	801a      	strh	r2, [r3, #0]
 8003b6c:	232e      	movs	r3, #46	; 0x2e
 8003b6e:	2658      	movs	r6, #88	; 0x58
 8003b70:	199b      	adds	r3, r3, r6
 8003b72:	19da      	adds	r2, r3, r7
 8003b74:	2328      	movs	r3, #40	; 0x28
 8003b76:	199b      	adds	r3, r3, r6
 8003b78:	19db      	adds	r3, r3, r7
 8003b7a:	8812      	ldrh	r2, [r2, #0]
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d3db      	bcc.n	8003b3a <printASCIIarray+0xc0a>
					}
				weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 8003b82:	2033      	movs	r0, #51	; 0x33
 8003b84:	1983      	adds	r3, r0, r6
 8003b86:	19da      	adds	r2, r3, r7
 8003b88:	231f      	movs	r3, #31
 8003b8a:	199b      	adds	r3, r3, r6
 8003b8c:	19db      	adds	r3, r3, r7
 8003b8e:	7812      	ldrb	r2, [r2, #0]
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	18d3      	adds	r3, r2, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	3b01      	subs	r3, #1
 8003b98:	b2dc      	uxtb	r4, r3
 8003b9a:	215e      	movs	r1, #94	; 0x5e
 8003b9c:	187a      	adds	r2, r7, r1
 8003b9e:	211e      	movs	r1, #30
 8003ba0:	198b      	adds	r3, r1, r6
 8003ba2:	19db      	adds	r3, r3, r7
 8003ba4:	7812      	ldrb	r2, [r2, #0]
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	18d3      	adds	r3, r2, r3
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	2134      	movs	r1, #52	; 0x34
 8003bae:	198b      	adds	r3, r1, r6
 8003bb0:	19db      	adds	r3, r3, r7
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	215e      	movs	r1, #94	; 0x5e
 8003bba:	187b      	adds	r3, r7, r1
 8003bbc:	7819      	ldrb	r1, [r3, #0]
 8003bbe:	0006      	movs	r6, r0
 8003bc0:	2358      	movs	r3, #88	; 0x58
 8003bc2:	18c3      	adds	r3, r0, r3
 8003bc4:	19db      	adds	r3, r3, r7
 8003bc6:	7818      	ldrb	r0, [r3, #0]
 8003bc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	23ff      	movs	r3, #255	; 0xff
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	0013      	movs	r3, r2
 8003bd2:	0022      	movs	r2, r4
 8003bd4:	f7fd fcac 	bl	8001530 <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 8003bd8:	2058      	movs	r0, #88	; 0x58
 8003bda:	1833      	adds	r3, r6, r0
 8003bdc:	19db      	adds	r3, r3, r7
 8003bde:	1832      	adds	r2, r6, r0
 8003be0:	19d1      	adds	r1, r2, r7
 8003be2:	221f      	movs	r2, #31
 8003be4:	1812      	adds	r2, r2, r0
 8003be6:	19d2      	adds	r2, r2, r7
 8003be8:	7809      	ldrb	r1, [r1, #0]
 8003bea:	7812      	ldrb	r2, [r2, #0]
 8003bec:	188a      	adds	r2, r1, r2
 8003bee:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003bf0:	2136      	movs	r1, #54	; 0x36
 8003bf2:	180b      	adds	r3, r1, r0
 8003bf4:	19db      	adds	r3, r3, r7
 8003bf6:	881a      	ldrh	r2, [r3, #0]
 8003bf8:	180b      	adds	r3, r1, r0
 8003bfa:	19db      	adds	r3, r3, r7
 8003bfc:	3201      	adds	r2, #1
 8003bfe:	801a      	strh	r2, [r3, #0]
 8003c00:	235d      	movs	r3, #93	; 0x5d
 8003c02:	18fb      	adds	r3, r7, r3
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	2136      	movs	r1, #54	; 0x36
 8003c0a:	2058      	movs	r0, #88	; 0x58
 8003c0c:	180a      	adds	r2, r1, r0
 8003c0e:	19d2      	adds	r2, r2, r7
 8003c10:	8812      	ldrh	r2, [r2, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d200      	bcs.n	8003c18 <printASCIIarray+0xce8>
 8003c16:	e753      	b.n	8003ac0 <printASCIIarray+0xb90>
				}
				for(i=0;i<symLen;i++){
 8003c18:	180b      	adds	r3, r1, r0
 8003c1a:	19db      	adds	r3, r3, r7
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	801a      	strh	r2, [r3, #0]
 8003c20:	e00f      	b.n	8003c42 <printASCIIarray+0xd12>
									weoBuffer[j]=0x00;
 8003c22:	2330      	movs	r3, #48	; 0x30
 8003c24:	2058      	movs	r0, #88	; 0x58
 8003c26:	181b      	adds	r3, r3, r0
 8003c28:	19db      	adds	r3, r3, r7
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003c2e:	2100      	movs	r1, #0
 8003c30:	54d1      	strb	r1, [r2, r3]
				for(i=0;i<symLen;i++){
 8003c32:	2136      	movs	r1, #54	; 0x36
 8003c34:	180b      	adds	r3, r1, r0
 8003c36:	19db      	adds	r3, r3, r7
 8003c38:	881a      	ldrh	r2, [r3, #0]
 8003c3a:	180b      	adds	r3, r1, r0
 8003c3c:	19db      	adds	r3, r3, r7
 8003c3e:	3201      	adds	r2, #1
 8003c40:	801a      	strh	r2, [r3, #0]
 8003c42:	2336      	movs	r3, #54	; 0x36
 8003c44:	2158      	movs	r1, #88	; 0x58
 8003c46:	185b      	adds	r3, r3, r1
 8003c48:	19da      	adds	r2, r3, r7
 8003c4a:	2328      	movs	r3, #40	; 0x28
 8003c4c:	185b      	adds	r3, r3, r1
 8003c4e:	19db      	adds	r3, r3, r7
 8003c50:	8812      	ldrh	r2, [r2, #0]
 8003c52:	881b      	ldrh	r3, [r3, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d3e4      	bcc.n	8003c22 <printASCIIarray+0xcf2>
 8003c58:	46ad      	mov	sp, r5
							}
			}
			cmd2Execute=0;
 8003c5a:	4b09      	ldr	r3, [pc, #36]	; (8003c80 <printASCIIarray+0xd50>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]

			GPIOC->ODR |= 1 << 6;	//set BF
 8003c60:	4b08      	ldr	r3, [pc, #32]	; (8003c84 <printASCIIarray+0xd54>)
 8003c62:	695a      	ldr	r2, [r3, #20]
 8003c64:	4b07      	ldr	r3, [pc, #28]	; (8003c84 <printASCIIarray+0xd54>)
 8003c66:	2140      	movs	r1, #64	; 0x40
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	615a      	str	r2, [r3, #20]

	}
 8003c6c:	46c0      	nop			; (mov r8, r8)
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b024      	add	sp, #144	; 0x90
 8003c74:	bc80      	pop	{r7}
 8003c76:	46b8      	mov	r8, r7
 8003c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	08015d9c 	.word	0x08015d9c
 8003c80:	200003fe 	.word	0x200003fe
 8003c84:	50000800 	.word	0x50000800

08003c88 <LIS3DHsendCMD>:
////		HAL_Delay(500);
////		GPIOC->ODR |= 1 << 6;	//set BF
////		cmd2Execute=0;
//	}
//=============================================================================================================
	void LIS3DHsendCMD(uint8_t reg, uint8_t data) {
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af02      	add	r7, sp, #8
 8003c8e:	0002      	movs	r2, r0
 8003c90:	1dfb      	adds	r3, r7, #7
 8003c92:	701a      	strb	r2, [r3, #0]
 8003c94:	1dbb      	adds	r3, r7, #6
 8003c96:	1c0a      	adds	r2, r1, #0
 8003c98:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 8003c9a:	210c      	movs	r1, #12
 8003c9c:	187b      	adds	r3, r7, r1
 8003c9e:	1dfa      	adds	r2, r7, #7
 8003ca0:	7812      	ldrb	r2, [r2, #0]
 8003ca2:	701a      	strb	r2, [r3, #0]
 8003ca4:	187b      	adds	r3, r7, r1
 8003ca6:	1dba      	adds	r2, r7, #6
 8003ca8:	7812      	ldrb	r2, [r2, #0]
 8003caa:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x32, buf, 2, 1000);	//32h - address for writing
 8003cac:	187a      	adds	r2, r7, r1
 8003cae:	4806      	ldr	r0, [pc, #24]	; (8003cc8 <LIS3DHsendCMD+0x40>)
 8003cb0:	23fa      	movs	r3, #250	; 0xfa
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	2132      	movs	r1, #50	; 0x32
 8003cba:	f001 fe1b 	bl	80058f4 <HAL_I2C_Master_Transmit>
	}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b004      	add	sp, #16
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	2000008c 	.word	0x2000008c

08003ccc <LIS3DHsetup>:
//	  xVal = buffer[0];
//	  yVal = buffer[1];
//	  zVal = buffer[2];
//	}
//=============================================================================================================
	void LIS3DHsetup(void){
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
		uint8_t CTRL_REG1_val=0x00;
 8003cd2:	1dfb      	adds	r3, r7, #7
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG4_val=0x00;
 8003cd8:	1dbb      	adds	r3, r7, #6
 8003cda:	2200      	movs	r2, #0
 8003cdc:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG5_val=0x00;
 8003cde:	1d7b      	adds	r3, r7, #5
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG6_val=0x00;
 8003ce4:	1d3b      	adds	r3, r7, #4
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_CTRL_REG_val=0x00;
 8003cea:	1cfb      	adds	r3, r7, #3
 8003cec:	2200      	movs	r2, #0
 8003cee:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_SRC_REG_val=0x00;
 8003cf0:	1cbb      	adds	r3, r7, #2
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_CFG_val=0x00;
 8003cf6:	1c7b      	adds	r3, r7, #1
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_SRC_val=0x00;
 8003cfc:	003b      	movs	r3, r7
 8003cfe:	2200      	movs	r2, #0
 8003d00:	701a      	strb	r2, [r3, #0]

		LIS3DHsendCMD(CTRL_REG1,(CTRL_REG1_val|accelDataRate_25_Hz|Xen|Yen|Zen));//data rate selection
 8003d02:	1dfb      	adds	r3, r7, #7
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	2237      	movs	r2, #55	; 0x37
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	0019      	movs	r1, r3
 8003d0e:	2020      	movs	r0, #32
 8003d10:	f7ff ffba 	bl	8003c88 <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG2,);//HPFilter
//		LIS3DHsendCMD(CTRL_REG3,);
		LIS3DHsendCMD(CTRL_REG4,(CTRL_REG4_val|BDU|FULL_SCALE_2G|HR));
 8003d14:	1dbb      	adds	r3, r7, #6
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	227c      	movs	r2, #124	; 0x7c
 8003d1a:	4252      	negs	r2, r2
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	0019      	movs	r1, r3
 8003d22:	2023      	movs	r0, #35	; 0x23
 8003d24:	f7ff ffb0 	bl	8003c88 <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG6,);
//		LIS3DHsendCMD(FIFO_CTRL_REG,FIFO_CTRL_REG_val);	//	2B configured
//		LIS3DHsendCMD(FIFO_SRC_REG,FIFO_SRC_REG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_CFG,INT_1_CFG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_SRC_val,INT_1_SRC_val);	//	2B configured
	}
 8003d28:	46c0      	nop			; (mov r8, r8)
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	b002      	add	sp, #8
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d42:	4b11      	ldr	r3, [pc, #68]	; (8003d88 <HAL_MspInit+0x4c>)
 8003d44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d46:	4b10      	ldr	r3, [pc, #64]	; (8003d88 <HAL_MspInit+0x4c>)
 8003d48:	2101      	movs	r1, #1
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	641a      	str	r2, [r3, #64]	; 0x40
 8003d4e:	4b0e      	ldr	r3, [pc, #56]	; (8003d88 <HAL_MspInit+0x4c>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	2201      	movs	r2, #1
 8003d54:	4013      	ands	r3, r2
 8003d56:	607b      	str	r3, [r7, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <HAL_MspInit+0x4c>)
 8003d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <HAL_MspInit+0x4c>)
 8003d60:	2180      	movs	r1, #128	; 0x80
 8003d62:	0549      	lsls	r1, r1, #21
 8003d64:	430a      	orrs	r2, r1
 8003d66:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d68:	4b07      	ldr	r3, [pc, #28]	; (8003d88 <HAL_MspInit+0x4c>)
 8003d6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d6c:	2380      	movs	r3, #128	; 0x80
 8003d6e:	055b      	lsls	r3, r3, #21
 8003d70:	4013      	ands	r3, r2
 8003d72:	603b      	str	r3, [r7, #0]
 8003d74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8003d76:	2380      	movs	r3, #128	; 0x80
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f000 fd42 	bl	8004804 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d80:	46c0      	nop			; (mov r8, r8)
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b002      	add	sp, #8
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40021000 	.word	0x40021000

08003d8c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003d8c:	b590      	push	{r4, r7, lr}
 8003d8e:	b089      	sub	sp, #36	; 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d94:	240c      	movs	r4, #12
 8003d96:	193b      	adds	r3, r7, r4
 8003d98:	0018      	movs	r0, r3
 8003d9a:	2314      	movs	r3, #20
 8003d9c:	001a      	movs	r2, r3
 8003d9e:	2100      	movs	r1, #0
 8003da0:	f008 fde6 	bl	800c970 <memset>
  if(hcomp->Instance==COMP1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a10      	ldr	r2, [pc, #64]	; (8003dec <HAL_COMP_MspInit+0x60>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d11a      	bne.n	8003de4 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dae:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <HAL_COMP_MspInit+0x64>)
 8003db0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db2:	4b0f      	ldr	r3, [pc, #60]	; (8003df0 <HAL_COMP_MspInit+0x64>)
 8003db4:	2102      	movs	r1, #2
 8003db6:	430a      	orrs	r2, r1
 8003db8:	635a      	str	r2, [r3, #52]	; 0x34
 8003dba:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <HAL_COMP_MspInit+0x64>)
 8003dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003dc6:	193b      	adds	r3, r7, r4
 8003dc8:	2204      	movs	r2, #4
 8003dca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dcc:	193b      	adds	r3, r7, r4
 8003dce:	2203      	movs	r2, #3
 8003dd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd2:	193b      	adds	r3, r7, r4
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dd8:	193b      	adds	r3, r7, r4
 8003dda:	4a06      	ldr	r2, [pc, #24]	; (8003df4 <HAL_COMP_MspInit+0x68>)
 8003ddc:	0019      	movs	r1, r3
 8003dde:	0010      	movs	r0, r2
 8003de0:	f001 fb8e 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8003de4:	46c0      	nop			; (mov r8, r8)
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b009      	add	sp, #36	; 0x24
 8003dea:	bd90      	pop	{r4, r7, pc}
 8003dec:	40010200 	.word	0x40010200
 8003df0:	40021000 	.word	0x40021000
 8003df4:	50000400 	.word	0x50000400

08003df8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003df8:	b590      	push	{r4, r7, lr}
 8003dfa:	b097      	sub	sp, #92	; 0x5c
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e00:	2344      	movs	r3, #68	; 0x44
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	0018      	movs	r0, r3
 8003e06:	2314      	movs	r3, #20
 8003e08:	001a      	movs	r2, r3
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	f008 fdb0 	bl	800c970 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e10:	2410      	movs	r4, #16
 8003e12:	193b      	adds	r3, r7, r4
 8003e14:	0018      	movs	r0, r3
 8003e16:	2334      	movs	r3, #52	; 0x34
 8003e18:	001a      	movs	r2, r3
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	f008 fda8 	bl	800c970 <memset>
  if(hi2c->Instance==I2C1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a27      	ldr	r2, [pc, #156]	; (8003ec4 <HAL_I2C_MspInit+0xcc>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d147      	bne.n	8003eba <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003e2a:	193b      	adds	r3, r7, r4
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003e30:	193b      	adds	r3, r7, r4
 8003e32:	2200      	movs	r2, #0
 8003e34:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e36:	193b      	adds	r3, r7, r4
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f003 ffd9 	bl	8007df0 <HAL_RCCEx_PeriphCLKConfig>
 8003e3e:	1e03      	subs	r3, r0, #0
 8003e40:	d001      	beq.n	8003e46 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003e42:	f7ff ff75 	bl	8003d30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e46:	4b20      	ldr	r3, [pc, #128]	; (8003ec8 <HAL_I2C_MspInit+0xd0>)
 8003e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e4a:	4b1f      	ldr	r3, [pc, #124]	; (8003ec8 <HAL_I2C_MspInit+0xd0>)
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	635a      	str	r2, [r3, #52]	; 0x34
 8003e52:	4b1d      	ldr	r3, [pc, #116]	; (8003ec8 <HAL_I2C_MspInit+0xd0>)
 8003e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e56:	2201      	movs	r2, #1
 8003e58:	4013      	ands	r3, r2
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003e5e:	2144      	movs	r1, #68	; 0x44
 8003e60:	187b      	adds	r3, r7, r1
 8003e62:	22c0      	movs	r2, #192	; 0xc0
 8003e64:	00d2      	lsls	r2, r2, #3
 8003e66:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e68:	187b      	adds	r3, r7, r1
 8003e6a:	2212      	movs	r2, #18
 8003e6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	2201      	movs	r2, #1
 8003e72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e74:	187b      	adds	r3, r7, r1
 8003e76:	2200      	movs	r2, #0
 8003e78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003e7a:	187b      	adds	r3, r7, r1
 8003e7c:	2206      	movs	r2, #6
 8003e7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e80:	187a      	adds	r2, r7, r1
 8003e82:	23a0      	movs	r3, #160	; 0xa0
 8003e84:	05db      	lsls	r3, r3, #23
 8003e86:	0011      	movs	r1, r2
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f001 fb39 	bl	8005500 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <HAL_I2C_MspInit+0xd0>)
 8003e90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e92:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <HAL_I2C_MspInit+0xd0>)
 8003e94:	2180      	movs	r1, #128	; 0x80
 8003e96:	0389      	lsls	r1, r1, #14
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e9c:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <HAL_I2C_MspInit+0xd0>)
 8003e9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ea0:	2380      	movs	r3, #128	; 0x80
 8003ea2:	039b      	lsls	r3, r3, #14
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	60bb      	str	r3, [r7, #8]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8003eaa:	2200      	movs	r2, #0
 8003eac:	2100      	movs	r1, #0
 8003eae:	2017      	movs	r0, #23
 8003eb0:	f000 ffca 	bl	8004e48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003eb4:	2017      	movs	r0, #23
 8003eb6:	f000 ffdc 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003eba:	46c0      	nop			; (mov r8, r8)
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	b017      	add	sp, #92	; 0x5c
 8003ec0:	bd90      	pop	{r4, r7, pc}
 8003ec2:	46c0      	nop			; (mov r8, r8)
 8003ec4:	40005400 	.word	0x40005400
 8003ec8:	40021000 	.word	0x40021000

08003ecc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003ecc:	b590      	push	{r4, r7, lr}
 8003ece:	b099      	sub	sp, #100	; 0x64
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed4:	234c      	movs	r3, #76	; 0x4c
 8003ed6:	18fb      	adds	r3, r7, r3
 8003ed8:	0018      	movs	r0, r3
 8003eda:	2314      	movs	r3, #20
 8003edc:	001a      	movs	r2, r3
 8003ede:	2100      	movs	r1, #0
 8003ee0:	f008 fd46 	bl	800c970 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ee4:	2418      	movs	r4, #24
 8003ee6:	193b      	adds	r3, r7, r4
 8003ee8:	0018      	movs	r0, r3
 8003eea:	2334      	movs	r3, #52	; 0x34
 8003eec:	001a      	movs	r2, r3
 8003eee:	2100      	movs	r1, #0
 8003ef0:	f008 fd3e 	bl	800c970 <memset>
  if(hi2s->Instance==SPI1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a4f      	ldr	r2, [pc, #316]	; (8004038 <HAL_I2S_MspInit+0x16c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d000      	beq.n	8003f00 <HAL_I2S_MspInit+0x34>
 8003efe:	e097      	b.n	8004030 <HAL_I2S_MspInit+0x164>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8003f00:	193b      	adds	r3, r7, r4
 8003f02:	2280      	movs	r2, #128	; 0x80
 8003f04:	0112      	lsls	r2, r2, #4
 8003f06:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8003f08:	193b      	adds	r3, r7, r4
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f0e:	193b      	adds	r3, r7, r4
 8003f10:	0018      	movs	r0, r3
 8003f12:	f003 ff6d 	bl	8007df0 <HAL_RCCEx_PeriphCLKConfig>
 8003f16:	1e03      	subs	r3, r0, #0
 8003f18:	d001      	beq.n	8003f1e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8003f1a:	f7ff ff09 	bl	8003d30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f1e:	4b47      	ldr	r3, [pc, #284]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f22:	4b46      	ldr	r3, [pc, #280]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f24:	2180      	movs	r1, #128	; 0x80
 8003f26:	0149      	lsls	r1, r1, #5
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	641a      	str	r2, [r3, #64]	; 0x40
 8003f2c:	4b43      	ldr	r3, [pc, #268]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f30:	2380      	movs	r3, #128	; 0x80
 8003f32:	015b      	lsls	r3, r3, #5
 8003f34:	4013      	ands	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f3a:	4b40      	ldr	r3, [pc, #256]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f3e:	4b3f      	ldr	r3, [pc, #252]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f40:	2101      	movs	r1, #1
 8003f42:	430a      	orrs	r2, r1
 8003f44:	635a      	str	r2, [r3, #52]	; 0x34
 8003f46:	4b3d      	ldr	r3, [pc, #244]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
 8003f50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f52:	4b3a      	ldr	r3, [pc, #232]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f56:	4b39      	ldr	r3, [pc, #228]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f58:	2102      	movs	r1, #2
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	635a      	str	r2, [r3, #52]	; 0x34
 8003f5e:	4b37      	ldr	r3, [pc, #220]	; (800403c <HAL_I2S_MspInit+0x170>)
 8003f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f62:	2202      	movs	r2, #2
 8003f64:	4013      	ands	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	68fb      	ldr	r3, [r7, #12]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003f6a:	214c      	movs	r1, #76	; 0x4c
 8003f6c:	187b      	adds	r3, r7, r1
 8003f6e:	2280      	movs	r2, #128	; 0x80
 8003f70:	0212      	lsls	r2, r2, #8
 8003f72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f74:	000c      	movs	r4, r1
 8003f76:	193b      	adds	r3, r7, r4
 8003f78:	2202      	movs	r2, #2
 8003f7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f7c:	193b      	adds	r3, r7, r4
 8003f7e:	2201      	movs	r2, #1
 8003f80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f82:	193b      	adds	r3, r7, r4
 8003f84:	2203      	movs	r2, #3
 8003f86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003f88:	193b      	adds	r3, r7, r4
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f8e:	193a      	adds	r2, r7, r4
 8003f90:	23a0      	movs	r3, #160	; 0xa0
 8003f92:	05db      	lsls	r3, r3, #23
 8003f94:	0011      	movs	r1, r2
 8003f96:	0018      	movs	r0, r3
 8003f98:	f001 fab2 	bl	8005500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003f9c:	0021      	movs	r1, r4
 8003f9e:	187b      	adds	r3, r7, r1
 8003fa0:	2238      	movs	r2, #56	; 0x38
 8003fa2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa4:	187b      	adds	r3, r7, r1
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003faa:	187b      	adds	r3, r7, r1
 8003fac:	2201      	movs	r2, #1
 8003fae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb0:	187b      	adds	r3, r7, r1
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003fb6:	187b      	adds	r3, r7, r1
 8003fb8:	2200      	movs	r2, #0
 8003fba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fbc:	187b      	adds	r3, r7, r1
 8003fbe:	4a20      	ldr	r2, [pc, #128]	; (8004040 <HAL_I2S_MspInit+0x174>)
 8003fc0:	0019      	movs	r1, r3
 8003fc2:	0010      	movs	r0, r2
 8003fc4:	f001 fa9c 	bl	8005500 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8003fc8:	4b1e      	ldr	r3, [pc, #120]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003fca:	4a1f      	ldr	r2, [pc, #124]	; (8004048 <HAL_I2S_MspInit+0x17c>)
 8003fcc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8003fce:	4b1d      	ldr	r3, [pc, #116]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003fd0:	2211      	movs	r2, #17
 8003fd2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003fd4:	4b1b      	ldr	r3, [pc, #108]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003fd6:	2210      	movs	r2, #16
 8003fd8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fda:	4b1a      	ldr	r3, [pc, #104]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003fe0:	4b18      	ldr	r3, [pc, #96]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003fe2:	2280      	movs	r2, #128	; 0x80
 8003fe4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003fe6:	4b17      	ldr	r3, [pc, #92]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003fe8:	2280      	movs	r2, #128	; 0x80
 8003fea:	0052      	lsls	r2, r2, #1
 8003fec:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003fee:	4b15      	ldr	r3, [pc, #84]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003ff0:	2280      	movs	r2, #128	; 0x80
 8003ff2:	00d2      	lsls	r2, r2, #3
 8003ff4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003ff6:	4b13      	ldr	r3, [pc, #76]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003ffc:	4b11      	ldr	r3, [pc, #68]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8003ffe:	22c0      	movs	r2, #192	; 0xc0
 8004000:	0192      	lsls	r2, r2, #6
 8004002:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004004:	4b0f      	ldr	r3, [pc, #60]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8004006:	0018      	movs	r0, r3
 8004008:	f000 ff50 	bl	8004eac <HAL_DMA_Init>
 800400c:	1e03      	subs	r3, r0, #0
 800400e:	d001      	beq.n	8004014 <HAL_I2S_MspInit+0x148>
    {
      Error_Handler();
 8004010:	f7ff fe8e 	bl	8003d30 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a0b      	ldr	r2, [pc, #44]	; (8004044 <HAL_I2S_MspInit+0x178>)
 8004018:	62da      	str	r2, [r3, #44]	; 0x2c
 800401a:	4b0a      	ldr	r3, [pc, #40]	; (8004044 <HAL_I2S_MspInit+0x178>)
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004020:	2200      	movs	r2, #0
 8004022:	2100      	movs	r1, #0
 8004024:	2019      	movs	r0, #25
 8004026:	f000 ff0f 	bl	8004e48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800402a:	2019      	movs	r0, #25
 800402c:	f000 ff21 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004030:	46c0      	nop			; (mov r8, r8)
 8004032:	46bd      	mov	sp, r7
 8004034:	b019      	add	sp, #100	; 0x64
 8004036:	bd90      	pop	{r4, r7, pc}
 8004038:	40013000 	.word	0x40013000
 800403c:	40021000 	.word	0x40021000
 8004040:	50000400 	.word	0x50000400
 8004044:	2000011c 	.word	0x2000011c
 8004048:	40020008 	.word	0x40020008

0800404c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800404c:	b590      	push	{r4, r7, lr}
 800404e:	b08b      	sub	sp, #44	; 0x2c
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004054:	2414      	movs	r4, #20
 8004056:	193b      	adds	r3, r7, r4
 8004058:	0018      	movs	r0, r3
 800405a:	2314      	movs	r3, #20
 800405c:	001a      	movs	r2, r3
 800405e:	2100      	movs	r1, #0
 8004060:	f008 fc86 	bl	800c970 <memset>
  if(hspi->Instance==SPI2)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a54      	ldr	r2, [pc, #336]	; (80041bc <HAL_SPI_MspInit+0x170>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d000      	beq.n	8004070 <HAL_SPI_MspInit+0x24>
 800406e:	e0a0      	b.n	80041b2 <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004070:	4b53      	ldr	r3, [pc, #332]	; (80041c0 <HAL_SPI_MspInit+0x174>)
 8004072:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004074:	4b52      	ldr	r3, [pc, #328]	; (80041c0 <HAL_SPI_MspInit+0x174>)
 8004076:	2180      	movs	r1, #128	; 0x80
 8004078:	01c9      	lsls	r1, r1, #7
 800407a:	430a      	orrs	r2, r1
 800407c:	63da      	str	r2, [r3, #60]	; 0x3c
 800407e:	4b50      	ldr	r3, [pc, #320]	; (80041c0 <HAL_SPI_MspInit+0x174>)
 8004080:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004082:	2380      	movs	r3, #128	; 0x80
 8004084:	01db      	lsls	r3, r3, #7
 8004086:	4013      	ands	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
 800408a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800408c:	4b4c      	ldr	r3, [pc, #304]	; (80041c0 <HAL_SPI_MspInit+0x174>)
 800408e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004090:	4b4b      	ldr	r3, [pc, #300]	; (80041c0 <HAL_SPI_MspInit+0x174>)
 8004092:	2102      	movs	r1, #2
 8004094:	430a      	orrs	r2, r1
 8004096:	635a      	str	r2, [r3, #52]	; 0x34
 8004098:	4b49      	ldr	r3, [pc, #292]	; (80041c0 <HAL_SPI_MspInit+0x174>)
 800409a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409c:	2202      	movs	r2, #2
 800409e:	4013      	ands	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]
 80040a2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80040a4:	193b      	adds	r3, r7, r4
 80040a6:	2240      	movs	r2, #64	; 0x40
 80040a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040aa:	193b      	adds	r3, r7, r4
 80040ac:	2202      	movs	r2, #2
 80040ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040b0:	193b      	adds	r3, r7, r4
 80040b2:	2201      	movs	r2, #1
 80040b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040b6:	193b      	adds	r3, r7, r4
 80040b8:	2200      	movs	r2, #0
 80040ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 80040bc:	193b      	adds	r3, r7, r4
 80040be:	2204      	movs	r2, #4
 80040c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040c2:	193b      	adds	r3, r7, r4
 80040c4:	4a3f      	ldr	r2, [pc, #252]	; (80041c4 <HAL_SPI_MspInit+0x178>)
 80040c6:	0019      	movs	r1, r3
 80040c8:	0010      	movs	r0, r2
 80040ca:	f001 fa19 	bl	8005500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80040ce:	0021      	movs	r1, r4
 80040d0:	187b      	adds	r3, r7, r1
 80040d2:	22c0      	movs	r2, #192	; 0xc0
 80040d4:	0052      	lsls	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040d8:	187b      	adds	r3, r7, r1
 80040da:	2202      	movs	r2, #2
 80040dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040de:	187b      	adds	r3, r7, r1
 80040e0:	2201      	movs	r2, #1
 80040e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040e4:	187b      	adds	r3, r7, r1
 80040e6:	2200      	movs	r2, #0
 80040e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80040ea:	187b      	adds	r3, r7, r1
 80040ec:	2201      	movs	r2, #1
 80040ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040f0:	187b      	adds	r3, r7, r1
 80040f2:	4a34      	ldr	r2, [pc, #208]	; (80041c4 <HAL_SPI_MspInit+0x178>)
 80040f4:	0019      	movs	r1, r3
 80040f6:	0010      	movs	r0, r2
 80040f8:	f001 fa02 	bl	8005500 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 80040fc:	4b32      	ldr	r3, [pc, #200]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 80040fe:	4a33      	ldr	r2, [pc, #204]	; (80041cc <HAL_SPI_MspInit+0x180>)
 8004100:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004102:	4b31      	ldr	r3, [pc, #196]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004104:	2212      	movs	r2, #18
 8004106:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004108:	4b2f      	ldr	r3, [pc, #188]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 800410a:	2200      	movs	r2, #0
 800410c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800410e:	4b2e      	ldr	r3, [pc, #184]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004110:	2200      	movs	r2, #0
 8004112:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004114:	4b2c      	ldr	r3, [pc, #176]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004116:	2280      	movs	r2, #128	; 0x80
 8004118:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800411a:	4b2b      	ldr	r3, [pc, #172]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 800411c:	2200      	movs	r2, #0
 800411e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004120:	4b29      	ldr	r3, [pc, #164]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004122:	2200      	movs	r2, #0
 8004124:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004126:	4b28      	ldr	r3, [pc, #160]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004128:	2200      	movs	r2, #0
 800412a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800412c:	4b26      	ldr	r3, [pc, #152]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 800412e:	2280      	movs	r2, #128	; 0x80
 8004130:	0192      	lsls	r2, r2, #6
 8004132:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004134:	4b24      	ldr	r3, [pc, #144]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004136:	0018      	movs	r0, r3
 8004138:	f000 feb8 	bl	8004eac <HAL_DMA_Init>
 800413c:	1e03      	subs	r3, r0, #0
 800413e:	d001      	beq.n	8004144 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 8004140:	f7ff fdf6 	bl	8003d30 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a20      	ldr	r2, [pc, #128]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 8004148:	659a      	str	r2, [r3, #88]	; 0x58
 800414a:	4b1f      	ldr	r3, [pc, #124]	; (80041c8 <HAL_SPI_MspInit+0x17c>)
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8004150:	4b1f      	ldr	r3, [pc, #124]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004152:	4a20      	ldr	r2, [pc, #128]	; (80041d4 <HAL_SPI_MspInit+0x188>)
 8004154:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004156:	4b1e      	ldr	r3, [pc, #120]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004158:	2213      	movs	r2, #19
 800415a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800415c:	4b1c      	ldr	r3, [pc, #112]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 800415e:	2210      	movs	r2, #16
 8004160:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004162:	4b1b      	ldr	r3, [pc, #108]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004164:	2200      	movs	r2, #0
 8004166:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004168:	4b19      	ldr	r3, [pc, #100]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 800416a:	2280      	movs	r2, #128	; 0x80
 800416c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800416e:	4b18      	ldr	r3, [pc, #96]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004170:	2200      	movs	r2, #0
 8004172:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004174:	4b16      	ldr	r3, [pc, #88]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004176:	2200      	movs	r2, #0
 8004178:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800417a:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 800417c:	2200      	movs	r2, #0
 800417e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004180:	4b13      	ldr	r3, [pc, #76]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004182:	2200      	movs	r2, #0
 8004184:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004186:	4b12      	ldr	r3, [pc, #72]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 8004188:	0018      	movs	r0, r3
 800418a:	f000 fe8f 	bl	8004eac <HAL_DMA_Init>
 800418e:	1e03      	subs	r3, r0, #0
 8004190:	d001      	beq.n	8004196 <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 8004192:	f7ff fdcd 	bl	8003d30 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a0d      	ldr	r2, [pc, #52]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 800419a:	655a      	str	r2, [r3, #84]	; 0x54
 800419c:	4b0c      	ldr	r3, [pc, #48]	; (80041d0 <HAL_SPI_MspInit+0x184>)
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80041a2:	2200      	movs	r2, #0
 80041a4:	2100      	movs	r1, #0
 80041a6:	201a      	movs	r0, #26
 80041a8:	f000 fe4e 	bl	8004e48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80041ac:	201a      	movs	r0, #26
 80041ae:	f000 fe60 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80041b2:	46c0      	nop			; (mov r8, r8)
 80041b4:	46bd      	mov	sp, r7
 80041b6:	b00b      	add	sp, #44	; 0x2c
 80041b8:	bd90      	pop	{r4, r7, pc}
 80041ba:	46c0      	nop			; (mov r8, r8)
 80041bc:	40003800 	.word	0x40003800
 80041c0:	40021000 	.word	0x40021000
 80041c4:	50000400 	.word	0x50000400
 80041c8:	200001dc 	.word	0x200001dc
 80041cc:	4002001c 	.word	0x4002001c
 80041d0:	20000238 	.word	0x20000238
 80041d4:	40020044 	.word	0x40020044

080041d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80041d8:	b590      	push	{r4, r7, lr}
 80041da:	b091      	sub	sp, #68	; 0x44
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041e0:	240c      	movs	r4, #12
 80041e2:	193b      	adds	r3, r7, r4
 80041e4:	0018      	movs	r0, r3
 80041e6:	2334      	movs	r3, #52	; 0x34
 80041e8:	001a      	movs	r2, r3
 80041ea:	2100      	movs	r1, #0
 80041ec:	f008 fbc0 	bl	800c970 <memset>
  if(htim_base->Instance==TIM1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a11      	ldr	r2, [pc, #68]	; (800423c <HAL_TIM_Base_MspInit+0x64>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d11c      	bne.n	8004234 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80041fa:	193b      	adds	r3, r7, r4
 80041fc:	2280      	movs	r2, #128	; 0x80
 80041fe:	0392      	lsls	r2, r2, #14
 8004200:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8004202:	193b      	adds	r3, r7, r4
 8004204:	2200      	movs	r2, #0
 8004206:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004208:	193b      	adds	r3, r7, r4
 800420a:	0018      	movs	r0, r3
 800420c:	f003 fdf0 	bl	8007df0 <HAL_RCCEx_PeriphCLKConfig>
 8004210:	1e03      	subs	r3, r0, #0
 8004212:	d001      	beq.n	8004218 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8004214:	f7ff fd8c 	bl	8003d30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004218:	4b09      	ldr	r3, [pc, #36]	; (8004240 <HAL_TIM_Base_MspInit+0x68>)
 800421a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800421c:	4b08      	ldr	r3, [pc, #32]	; (8004240 <HAL_TIM_Base_MspInit+0x68>)
 800421e:	2180      	movs	r1, #128	; 0x80
 8004220:	0109      	lsls	r1, r1, #4
 8004222:	430a      	orrs	r2, r1
 8004224:	641a      	str	r2, [r3, #64]	; 0x40
 8004226:	4b06      	ldr	r3, [pc, #24]	; (8004240 <HAL_TIM_Base_MspInit+0x68>)
 8004228:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800422a:	2380      	movs	r3, #128	; 0x80
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	4013      	ands	r3, r2
 8004230:	60bb      	str	r3, [r7, #8]
 8004232:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004234:	46c0      	nop			; (mov r8, r8)
 8004236:	46bd      	mov	sp, r7
 8004238:	b011      	add	sp, #68	; 0x44
 800423a:	bd90      	pop	{r4, r7, pc}
 800423c:	40012c00 	.word	0x40012c00
 8004240:	40021000 	.word	0x40021000

08004244 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004244:	b590      	push	{r4, r7, lr}
 8004246:	b089      	sub	sp, #36	; 0x24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800424c:	240c      	movs	r4, #12
 800424e:	193b      	adds	r3, r7, r4
 8004250:	0018      	movs	r0, r3
 8004252:	2314      	movs	r3, #20
 8004254:	001a      	movs	r2, r3
 8004256:	2100      	movs	r1, #0
 8004258:	f008 fb8a 	bl	800c970 <memset>
  if(htim->Instance==TIM1)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a15      	ldr	r2, [pc, #84]	; (80042b8 <HAL_TIM_MspPostInit+0x74>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d123      	bne.n	80042ae <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004266:	4b15      	ldr	r3, [pc, #84]	; (80042bc <HAL_TIM_MspPostInit+0x78>)
 8004268:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800426a:	4b14      	ldr	r3, [pc, #80]	; (80042bc <HAL_TIM_MspPostInit+0x78>)
 800426c:	2101      	movs	r1, #1
 800426e:	430a      	orrs	r2, r1
 8004270:	635a      	str	r2, [r3, #52]	; 0x34
 8004272:	4b12      	ldr	r3, [pc, #72]	; (80042bc <HAL_TIM_MspPostInit+0x78>)
 8004274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004276:	2201      	movs	r2, #1
 8004278:	4013      	ands	r3, r2
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800427e:	193b      	adds	r3, r7, r4
 8004280:	2280      	movs	r2, #128	; 0x80
 8004282:	0052      	lsls	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004286:	0021      	movs	r1, r4
 8004288:	187b      	adds	r3, r7, r1
 800428a:	2202      	movs	r2, #2
 800428c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800428e:	187b      	adds	r3, r7, r1
 8004290:	2202      	movs	r2, #2
 8004292:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004294:	187b      	adds	r3, r7, r1
 8004296:	2203      	movs	r2, #3
 8004298:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800429a:	187b      	adds	r3, r7, r1
 800429c:	2202      	movs	r2, #2
 800429e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042a0:	187a      	adds	r2, r7, r1
 80042a2:	23a0      	movs	r3, #160	; 0xa0
 80042a4:	05db      	lsls	r3, r3, #23
 80042a6:	0011      	movs	r1, r2
 80042a8:	0018      	movs	r0, r3
 80042aa:	f001 f929 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80042ae:	46c0      	nop			; (mov r8, r8)
 80042b0:	46bd      	mov	sp, r7
 80042b2:	b009      	add	sp, #36	; 0x24
 80042b4:	bd90      	pop	{r4, r7, pc}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	40012c00 	.word	0x40012c00
 80042bc:	40021000 	.word	0x40021000

080042c0 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80042c0:	b590      	push	{r4, r7, lr}
 80042c2:	b08b      	sub	sp, #44	; 0x2c
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c8:	2414      	movs	r4, #20
 80042ca:	193b      	adds	r3, r7, r4
 80042cc:	0018      	movs	r0, r3
 80042ce:	2314      	movs	r3, #20
 80042d0:	001a      	movs	r2, r3
 80042d2:	2100      	movs	r1, #0
 80042d4:	f008 fb4c 	bl	800c970 <memset>
  if(husart->Instance==USART3)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a45      	ldr	r2, [pc, #276]	; (80043f4 <HAL_USART_MspInit+0x134>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d000      	beq.n	80042e4 <HAL_USART_MspInit+0x24>
 80042e2:	e083      	b.n	80043ec <HAL_USART_MspInit+0x12c>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80042e4:	4b44      	ldr	r3, [pc, #272]	; (80043f8 <HAL_USART_MspInit+0x138>)
 80042e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042e8:	4b43      	ldr	r3, [pc, #268]	; (80043f8 <HAL_USART_MspInit+0x138>)
 80042ea:	2180      	movs	r1, #128	; 0x80
 80042ec:	02c9      	lsls	r1, r1, #11
 80042ee:	430a      	orrs	r2, r1
 80042f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80042f2:	4b41      	ldr	r3, [pc, #260]	; (80043f8 <HAL_USART_MspInit+0x138>)
 80042f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042f6:	2380      	movs	r3, #128	; 0x80
 80042f8:	02db      	lsls	r3, r3, #11
 80042fa:	4013      	ands	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]
 80042fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004300:	4b3d      	ldr	r3, [pc, #244]	; (80043f8 <HAL_USART_MspInit+0x138>)
 8004302:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004304:	4b3c      	ldr	r3, [pc, #240]	; (80043f8 <HAL_USART_MspInit+0x138>)
 8004306:	2101      	movs	r1, #1
 8004308:	430a      	orrs	r2, r1
 800430a:	635a      	str	r2, [r3, #52]	; 0x34
 800430c:	4b3a      	ldr	r3, [pc, #232]	; (80043f8 <HAL_USART_MspInit+0x138>)
 800430e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004310:	2201      	movs	r2, #1
 8004312:	4013      	ands	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004318:	4b37      	ldr	r3, [pc, #220]	; (80043f8 <HAL_USART_MspInit+0x138>)
 800431a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800431c:	4b36      	ldr	r3, [pc, #216]	; (80043f8 <HAL_USART_MspInit+0x138>)
 800431e:	2102      	movs	r1, #2
 8004320:	430a      	orrs	r2, r1
 8004322:	635a      	str	r2, [r3, #52]	; 0x34
 8004324:	4b34      	ldr	r3, [pc, #208]	; (80043f8 <HAL_USART_MspInit+0x138>)
 8004326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004328:	2202      	movs	r2, #2
 800432a:	4013      	ands	r3, r2
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004330:	193b      	adds	r3, r7, r4
 8004332:	2220      	movs	r2, #32
 8004334:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004336:	193b      	adds	r3, r7, r4
 8004338:	2202      	movs	r2, #2
 800433a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433c:	193b      	adds	r3, r7, r4
 800433e:	2200      	movs	r2, #0
 8004340:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004342:	193b      	adds	r3, r7, r4
 8004344:	2203      	movs	r2, #3
 8004346:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004348:	193b      	adds	r3, r7, r4
 800434a:	2204      	movs	r2, #4
 800434c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800434e:	193a      	adds	r2, r7, r4
 8004350:	23a0      	movs	r3, #160	; 0xa0
 8004352:	05db      	lsls	r3, r3, #23
 8004354:	0011      	movs	r1, r2
 8004356:	0018      	movs	r0, r3
 8004358:	f001 f8d2 	bl	8005500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800435c:	0021      	movs	r1, r4
 800435e:	187b      	adds	r3, r7, r1
 8004360:	2203      	movs	r2, #3
 8004362:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004364:	187b      	adds	r3, r7, r1
 8004366:	2202      	movs	r2, #2
 8004368:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800436a:	187b      	adds	r3, r7, r1
 800436c:	2200      	movs	r2, #0
 800436e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004370:	187b      	adds	r3, r7, r1
 8004372:	2203      	movs	r2, #3
 8004374:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004376:	187b      	adds	r3, r7, r1
 8004378:	2204      	movs	r2, #4
 800437a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800437c:	187b      	adds	r3, r7, r1
 800437e:	4a1f      	ldr	r2, [pc, #124]	; (80043fc <HAL_USART_MspInit+0x13c>)
 8004380:	0019      	movs	r1, r3
 8004382:	0010      	movs	r0, r2
 8004384:	f001 f8bc 	bl	8005500 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel3;
 8004388:	4b1d      	ldr	r3, [pc, #116]	; (8004400 <HAL_USART_MspInit+0x140>)
 800438a:	4a1e      	ldr	r2, [pc, #120]	; (8004404 <HAL_USART_MspInit+0x144>)
 800438c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800438e:	4b1c      	ldr	r3, [pc, #112]	; (8004400 <HAL_USART_MspInit+0x140>)
 8004390:	2237      	movs	r2, #55	; 0x37
 8004392:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004394:	4b1a      	ldr	r3, [pc, #104]	; (8004400 <HAL_USART_MspInit+0x140>)
 8004396:	2210      	movs	r2, #16
 8004398:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800439a:	4b19      	ldr	r3, [pc, #100]	; (8004400 <HAL_USART_MspInit+0x140>)
 800439c:	2200      	movs	r2, #0
 800439e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043a0:	4b17      	ldr	r3, [pc, #92]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043a2:	2280      	movs	r2, #128	; 0x80
 80043a4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043a6:	4b16      	ldr	r3, [pc, #88]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043ac:	4b14      	ldr	r3, [pc, #80]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80043b2:	4b13      	ldr	r3, [pc, #76]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80043b8:	4b11      	ldr	r3, [pc, #68]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043ba:	2280      	movs	r2, #128	; 0x80
 80043bc:	0152      	lsls	r2, r2, #5
 80043be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80043c0:	4b0f      	ldr	r3, [pc, #60]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043c2:	0018      	movs	r0, r3
 80043c4:	f000 fd72 	bl	8004eac <HAL_DMA_Init>
 80043c8:	1e03      	subs	r3, r0, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 80043cc:	f7ff fcb0 	bl	8003d30 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a0b      	ldr	r2, [pc, #44]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043d4:	651a      	str	r2, [r3, #80]	; 0x50
 80043d6:	4b0a      	ldr	r3, [pc, #40]	; (8004400 <HAL_USART_MspInit+0x140>)
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 80043dc:	2200      	movs	r2, #0
 80043de:	2100      	movs	r1, #0
 80043e0:	201d      	movs	r0, #29
 80043e2:	f000 fd31 	bl	8004e48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 80043e6:	201d      	movs	r0, #29
 80043e8:	f000 fd43 	bl	8004e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80043ec:	46c0      	nop			; (mov r8, r8)
 80043ee:	46bd      	mov	sp, r7
 80043f0:	b00b      	add	sp, #44	; 0x2c
 80043f2:	bd90      	pop	{r4, r7, pc}
 80043f4:	40004800 	.word	0x40004800
 80043f8:	40021000 	.word	0x40021000
 80043fc:	50000400 	.word	0x50000400
 8004400:	20000340 	.word	0x20000340
 8004404:	40020030 	.word	0x40020030

08004408 <LL_USART_IsActiveFlag_FE>:
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	2202      	movs	r2, #2
 8004416:	4013      	ands	r3, r2
 8004418:	2b02      	cmp	r3, #2
 800441a:	d101      	bne.n	8004420 <LL_USART_IsActiveFlag_FE+0x18>
 800441c:	2301      	movs	r3, #1
 800441e:	e000      	b.n	8004422 <LL_USART_IsActiveFlag_FE+0x1a>
 8004420:	2300      	movs	r3, #0
}
 8004422:	0018      	movs	r0, r3
 8004424:	46bd      	mov	sp, r7
 8004426:	b002      	add	sp, #8
 8004428:	bd80      	pop	{r7, pc}

0800442a <LL_USART_IsActiveFlag_NE>:
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	2204      	movs	r2, #4
 8004438:	4013      	ands	r3, r2
 800443a:	2b04      	cmp	r3, #4
 800443c:	d101      	bne.n	8004442 <LL_USART_IsActiveFlag_NE+0x18>
 800443e:	2301      	movs	r3, #1
 8004440:	e000      	b.n	8004444 <LL_USART_IsActiveFlag_NE+0x1a>
 8004442:	2300      	movs	r3, #0
}
 8004444:	0018      	movs	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	b002      	add	sp, #8
 800444a:	bd80      	pop	{r7, pc}

0800444c <LL_USART_IsActiveFlag_ORE>:
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	2208      	movs	r2, #8
 800445a:	4013      	ands	r3, r2
 800445c:	2b08      	cmp	r3, #8
 800445e:	d101      	bne.n	8004464 <LL_USART_IsActiveFlag_ORE+0x18>
 8004460:	2301      	movs	r3, #1
 8004462:	e000      	b.n	8004466 <LL_USART_IsActiveFlag_ORE+0x1a>
 8004464:	2300      	movs	r3, #0
}
 8004466:	0018      	movs	r0, r3
 8004468:	46bd      	mov	sp, r7
 800446a:	b002      	add	sp, #8
 800446c:	bd80      	pop	{r7, pc}

0800446e <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b082      	sub	sp, #8
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	2220      	movs	r2, #32
 800447c:	4013      	ands	r3, r2
 800447e:	2b20      	cmp	r3, #32
 8004480:	d101      	bne.n	8004486 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8004482:	2301      	movs	r3, #1
 8004484:	e000      	b.n	8004488 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8004486:	2300      	movs	r3, #0
}
 8004488:	0018      	movs	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	b002      	add	sp, #8
 800448e:	bd80      	pop	{r7, pc}

08004490 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2220      	movs	r2, #32
 800449e:	4013      	ands	r3, r2
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d101      	bne.n	80044a8 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	0018      	movs	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	b002      	add	sp, #8
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044c0:	e7fe      	b.n	80044c0 <HardFault_Handler+0x4>

080044c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80044c6:	46c0      	nop			; (mov r8, r8)
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044d0:	46c0      	nop			; (mov r8, r8)
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044da:	f000 f953 	bl	8004784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044de:	46c0      	nop			; (mov r8, r8)
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80044e8:	4b03      	ldr	r3, [pc, #12]	; (80044f8 <DMA1_Channel1_IRQHandler+0x14>)
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 feba 	bl	8005264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80044f0:	46c0      	nop			; (mov r8, r8)
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	2000011c 	.word	0x2000011c

080044fc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8004502:	0018      	movs	r0, r3
 8004504:	f000 feae 	bl	8005264 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004508:	4b04      	ldr	r3, [pc, #16]	; (800451c <DMA1_Channel2_3_IRQHandler+0x20>)
 800450a:	0018      	movs	r0, r3
 800450c:	f000 feaa 	bl	8005264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004510:	46c0      	nop			; (mov r8, r8)
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	46c0      	nop			; (mov r8, r8)
 8004518:	200001dc 	.word	0x200001dc
 800451c:	20000340 	.word	0x20000340

08004520 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 8004526:	0018      	movs	r0, r3
 8004528:	f000 fe9c 	bl	8005264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 800452c:	46c0      	nop			; (mov r8, r8)
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	20000238 	.word	0x20000238

08004538 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 800453c:	4b09      	ldr	r3, [pc, #36]	; (8004564 <I2C1_IRQHandler+0x2c>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	699a      	ldr	r2, [r3, #24]
 8004542:	23e0      	movs	r3, #224	; 0xe0
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	4013      	ands	r3, r2
 8004548:	d004      	beq.n	8004554 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800454a:	4b06      	ldr	r3, [pc, #24]	; (8004564 <I2C1_IRQHandler+0x2c>)
 800454c:	0018      	movs	r0, r3
 800454e:	f001 faf3 	bl	8005b38 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8004552:	e003      	b.n	800455c <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8004554:	4b03      	ldr	r3, [pc, #12]	; (8004564 <I2C1_IRQHandler+0x2c>)
 8004556:	0018      	movs	r0, r3
 8004558:	f001 fad4 	bl	8005b04 <HAL_I2C_EV_IRQHandler>
}
 800455c:	46c0      	nop			; (mov r8, r8)
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	2000008c 	.word	0x2000008c

08004568 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 800456c:	4b03      	ldr	r3, [pc, #12]	; (800457c <SPI1_IRQHandler+0x14>)
 800456e:	0018      	movs	r0, r3
 8004570:	f002 fdc2 	bl	80070f8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004574:	46c0      	nop			; (mov r8, r8)
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	200000e0 	.word	0x200000e0

08004580 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004584:	4b03      	ldr	r3, [pc, #12]	; (8004594 <SPI2_IRQHandler+0x14>)
 8004586:	0018      	movs	r0, r3
 8004588:	f005 f950 	bl	800982c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800458c:	46c0      	nop			; (mov r8, r8)
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	46c0      	nop			; (mov r8, r8)
 8004594:	20000178 	.word	0x20000178

08004598 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 800459c:	4b25      	ldr	r3, [pc, #148]	; (8004634 <USART2_IRQHandler+0x9c>)
 800459e:	6a1a      	ldr	r2, [r3, #32]
 80045a0:	4b24      	ldr	r3, [pc, #144]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045a2:	2108      	movs	r1, #8
 80045a4:	430a      	orrs	r2, r1
 80045a6:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 80045a8:	4b22      	ldr	r3, [pc, #136]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045aa:	6a1a      	ldr	r2, [r3, #32]
 80045ac:	4b21      	ldr	r3, [pc, #132]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045ae:	2102      	movs	r1, #2
 80045b0:	430a      	orrs	r2, r1
 80045b2:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 80045b4:	4b1f      	ldr	r3, [pc, #124]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045b6:	6a1a      	ldr	r2, [r3, #32]
 80045b8:	4b1e      	ldr	r3, [pc, #120]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045ba:	2104      	movs	r1, #4
 80045bc:	430a      	orrs	r2, r1
 80045be:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 80045c0:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045c2:	0018      	movs	r0, r3
 80045c4:	f7ff ff53 	bl	800446e <LL_USART_IsActiveFlag_RXNE_RXFNE>
 80045c8:	1e03      	subs	r3, r0, #0
 80045ca:	d009      	beq.n	80045e0 <USART2_IRQHandler+0x48>
 80045cc:	4b19      	ldr	r3, [pc, #100]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045ce:	0018      	movs	r0, r3
 80045d0:	f7ff ff5e 	bl	8004490 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 80045d4:	1e03      	subs	r3, r0, #0
 80045d6:	d003      	beq.n	80045e0 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 80045d8:	f7fc fd3c 	bl	8001054 <USART2_RX_Callback>
	  {
 80045dc:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80045de:	e025      	b.n	800462c <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 80045e0:	4b14      	ldr	r3, [pc, #80]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045e2:	6a1a      	ldr	r2, [r3, #32]
 80045e4:	4b13      	ldr	r3, [pc, #76]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045e6:	2108      	movs	r1, #8
 80045e8:	430a      	orrs	r2, r1
 80045ea:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 80045ec:	4b11      	ldr	r3, [pc, #68]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045ee:	0018      	movs	r0, r3
 80045f0:	f7ff ff2c 	bl	800444c <LL_USART_IsActiveFlag_ORE>
 80045f4:	1e03      	subs	r3, r0, #0
 80045f6:	d008      	beq.n	800460a <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 80045f8:	4b0e      	ldr	r3, [pc, #56]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045fa:	6a1a      	ldr	r2, [r3, #32]
 80045fc:	4b0d      	ldr	r3, [pc, #52]	; (8004634 <USART2_IRQHandler+0x9c>)
 80045fe:	2108      	movs	r1, #8
 8004600:	430a      	orrs	r2, r1
 8004602:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8004604:	4b0b      	ldr	r3, [pc, #44]	; (8004634 <USART2_IRQHandler+0x9c>)
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004608:	e010      	b.n	800462c <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 800460a:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <USART2_IRQHandler+0x9c>)
 800460c:	0018      	movs	r0, r3
 800460e:	f7ff fefb 	bl	8004408 <LL_USART_IsActiveFlag_FE>
 8004612:	1e03      	subs	r3, r0, #0
 8004614:	d002      	beq.n	800461c <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 8004616:	4b07      	ldr	r3, [pc, #28]	; (8004634 <USART2_IRQHandler+0x9c>)
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800461a:	e007      	b.n	800462c <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 800461c:	4b05      	ldr	r3, [pc, #20]	; (8004634 <USART2_IRQHandler+0x9c>)
 800461e:	0018      	movs	r0, r3
 8004620:	f7ff ff03 	bl	800442a <LL_USART_IsActiveFlag_NE>
 8004624:	1e03      	subs	r3, r0, #0
 8004626:	d001      	beq.n	800462c <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 8004628:	4b02      	ldr	r3, [pc, #8]	; (8004634 <USART2_IRQHandler+0x9c>)
 800462a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800462c:	46c0      	nop			; (mov r8, r8)
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	40004400 	.word	0x40004400

08004638 <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 800463c:	4b03      	ldr	r3, [pc, #12]	; (800464c <USART3_4_LPUART1_IRQHandler+0x14>)
 800463e:	0018      	movs	r0, r3
 8004640:	f006 ffbc 	bl	800b5bc <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8004644:	46c0      	nop			; (mov r8, r8)
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	46c0      	nop			; (mov r8, r8)
 800464c:	200002e0 	.word	0x200002e0

08004650 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004654:	46c0      	nop			; (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800465c:	480d      	ldr	r0, [pc, #52]	; (8004694 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800465e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004660:	f7ff fff6 	bl	8004650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004664:	480c      	ldr	r0, [pc, #48]	; (8004698 <LoopForever+0x6>)
  ldr r1, =_edata
 8004666:	490d      	ldr	r1, [pc, #52]	; (800469c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004668:	4a0d      	ldr	r2, [pc, #52]	; (80046a0 <LoopForever+0xe>)
  movs r3, #0
 800466a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800466c:	e002      	b.n	8004674 <LoopCopyDataInit>

0800466e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800466e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004672:	3304      	adds	r3, #4

08004674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004678:	d3f9      	bcc.n	800466e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800467a:	4a0a      	ldr	r2, [pc, #40]	; (80046a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800467c:	4c0a      	ldr	r4, [pc, #40]	; (80046a8 <LoopForever+0x16>)
  movs r3, #0
 800467e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004680:	e001      	b.n	8004686 <LoopFillZerobss>

08004682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004684:	3204      	adds	r2, #4

08004686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004688:	d3fb      	bcc.n	8004682 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800468a:	f008 f94d 	bl	800c928 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800468e:	f7fb ff95 	bl	80005bc <main>

08004692 <LoopForever>:

LoopForever:
  b LoopForever
 8004692:	e7fe      	b.n	8004692 <LoopForever>
  ldr   r0, =_estack
 8004694:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8004698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800469c:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 80046a0:	08018488 	.word	0x08018488
  ldr r2, =_sbss
 80046a4:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 80046a8:	20002828 	.word	0x20002828

080046ac <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80046ac:	e7fe      	b.n	80046ac <ADC1_COMP_IRQHandler>
	...

080046b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046b6:	1dfb      	adds	r3, r7, #7
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046bc:	4b0b      	ldr	r3, [pc, #44]	; (80046ec <HAL_Init+0x3c>)
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	4b0a      	ldr	r3, [pc, #40]	; (80046ec <HAL_Init+0x3c>)
 80046c2:	2180      	movs	r1, #128	; 0x80
 80046c4:	0049      	lsls	r1, r1, #1
 80046c6:	430a      	orrs	r2, r1
 80046c8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046ca:	2000      	movs	r0, #0
 80046cc:	f000 f810 	bl	80046f0 <HAL_InitTick>
 80046d0:	1e03      	subs	r3, r0, #0
 80046d2:	d003      	beq.n	80046dc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80046d4:	1dfb      	adds	r3, r7, #7
 80046d6:	2201      	movs	r2, #1
 80046d8:	701a      	strb	r2, [r3, #0]
 80046da:	e001      	b.n	80046e0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80046dc:	f7ff fb2e 	bl	8003d3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80046e0:	1dfb      	adds	r3, r7, #7
 80046e2:	781b      	ldrb	r3, [r3, #0]
}
 80046e4:	0018      	movs	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	b002      	add	sp, #8
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40022000 	.word	0x40022000

080046f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046f0:	b590      	push	{r4, r7, lr}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80046f8:	230f      	movs	r3, #15
 80046fa:	18fb      	adds	r3, r7, r3
 80046fc:	2200      	movs	r2, #0
 80046fe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004700:	4b1d      	ldr	r3, [pc, #116]	; (8004778 <HAL_InitTick+0x88>)
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d02b      	beq.n	8004760 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004708:	4b1c      	ldr	r3, [pc, #112]	; (800477c <HAL_InitTick+0x8c>)
 800470a:	681c      	ldr	r4, [r3, #0]
 800470c:	4b1a      	ldr	r3, [pc, #104]	; (8004778 <HAL_InitTick+0x88>)
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	0019      	movs	r1, r3
 8004712:	23fa      	movs	r3, #250	; 0xfa
 8004714:	0098      	lsls	r0, r3, #2
 8004716:	f7fb fcf5 	bl	8000104 <__udivsi3>
 800471a:	0003      	movs	r3, r0
 800471c:	0019      	movs	r1, r3
 800471e:	0020      	movs	r0, r4
 8004720:	f7fb fcf0 	bl	8000104 <__udivsi3>
 8004724:	0003      	movs	r3, r0
 8004726:	0018      	movs	r0, r3
 8004728:	f000 fbb3 	bl	8004e92 <HAL_SYSTICK_Config>
 800472c:	1e03      	subs	r3, r0, #0
 800472e:	d112      	bne.n	8004756 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b03      	cmp	r3, #3
 8004734:	d80a      	bhi.n	800474c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	2301      	movs	r3, #1
 800473a:	425b      	negs	r3, r3
 800473c:	2200      	movs	r2, #0
 800473e:	0018      	movs	r0, r3
 8004740:	f000 fb82 	bl	8004e48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004744:	4b0e      	ldr	r3, [pc, #56]	; (8004780 <HAL_InitTick+0x90>)
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e00d      	b.n	8004768 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800474c:	230f      	movs	r3, #15
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	2201      	movs	r2, #1
 8004752:	701a      	strb	r2, [r3, #0]
 8004754:	e008      	b.n	8004768 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004756:	230f      	movs	r3, #15
 8004758:	18fb      	adds	r3, r7, r3
 800475a:	2201      	movs	r2, #1
 800475c:	701a      	strb	r2, [r3, #0]
 800475e:	e003      	b.n	8004768 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004760:	230f      	movs	r3, #15
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	2201      	movs	r2, #1
 8004766:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004768:	230f      	movs	r3, #15
 800476a:	18fb      	adds	r3, r7, r3
 800476c:	781b      	ldrb	r3, [r3, #0]
}
 800476e:	0018      	movs	r0, r3
 8004770:	46bd      	mov	sp, r7
 8004772:	b005      	add	sp, #20
 8004774:	bd90      	pop	{r4, r7, pc}
 8004776:	46c0      	nop			; (mov r8, r8)
 8004778:	2000003c 	.word	0x2000003c
 800477c:	20000034 	.word	0x20000034
 8004780:	20000038 	.word	0x20000038

08004784 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004788:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <HAL_IncTick+0x1c>)
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	001a      	movs	r2, r3
 800478e:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <HAL_IncTick+0x20>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	18d2      	adds	r2, r2, r3
 8004794:	4b03      	ldr	r3, [pc, #12]	; (80047a4 <HAL_IncTick+0x20>)
 8004796:	601a      	str	r2, [r3, #0]
}
 8004798:	46c0      	nop			; (mov r8, r8)
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	2000003c 	.word	0x2000003c
 80047a4:	20002824 	.word	0x20002824

080047a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  return uwTick;
 80047ac:	4b02      	ldr	r3, [pc, #8]	; (80047b8 <HAL_GetTick+0x10>)
 80047ae:	681b      	ldr	r3, [r3, #0]
}
 80047b0:	0018      	movs	r0, r3
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	20002824 	.word	0x20002824

080047bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047c4:	f7ff fff0 	bl	80047a8 <HAL_GetTick>
 80047c8:	0003      	movs	r3, r0
 80047ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	3301      	adds	r3, #1
 80047d4:	d005      	beq.n	80047e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80047d6:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <HAL_Delay+0x44>)
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	001a      	movs	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	189b      	adds	r3, r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	f7ff ffe0 	bl	80047a8 <HAL_GetTick>
 80047e8:	0002      	movs	r2, r0
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d8f7      	bhi.n	80047e4 <HAL_Delay+0x28>
  {
  }
}
 80047f4:	46c0      	nop			; (mov r8, r8)
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	46bd      	mov	sp, r7
 80047fa:	b004      	add	sp, #16
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	2000003c 	.word	0x2000003c

08004804 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800480c:	4b06      	ldr	r3, [pc, #24]	; (8004828 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a06      	ldr	r2, [pc, #24]	; (800482c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8004812:	4013      	ands	r3, r2
 8004814:	0019      	movs	r1, r3
 8004816:	4b04      	ldr	r3, [pc, #16]	; (8004828 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	430a      	orrs	r2, r1
 800481c:	601a      	str	r2, [r3, #0]
}
 800481e:	46c0      	nop			; (mov r8, r8)
 8004820:	46bd      	mov	sp, r7
 8004822:	b002      	add	sp, #8
 8004824:	bd80      	pop	{r7, pc}
 8004826:	46c0      	nop			; (mov r8, r8)
 8004828:	40010000 	.word	0x40010000
 800482c:	fffff9ff 	.word	0xfffff9ff

08004830 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004838:	4a05      	ldr	r2, [pc, #20]	; (8004850 <LL_EXTI_EnableIT_0_31+0x20>)
 800483a:	2380      	movs	r3, #128	; 0x80
 800483c:	58d2      	ldr	r2, [r2, r3]
 800483e:	4904      	ldr	r1, [pc, #16]	; (8004850 <LL_EXTI_EnableIT_0_31+0x20>)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4313      	orrs	r3, r2
 8004844:	2280      	movs	r2, #128	; 0x80
 8004846:	508b      	str	r3, [r1, r2]
}
 8004848:	46c0      	nop			; (mov r8, r8)
 800484a:	46bd      	mov	sp, r7
 800484c:	b002      	add	sp, #8
 800484e:	bd80      	pop	{r7, pc}
 8004850:	40021800 	.word	0x40021800

08004854 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800485c:	4a06      	ldr	r2, [pc, #24]	; (8004878 <LL_EXTI_DisableIT_0_31+0x24>)
 800485e:	2380      	movs	r3, #128	; 0x80
 8004860:	58d3      	ldr	r3, [r2, r3]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	43d2      	mvns	r2, r2
 8004866:	4904      	ldr	r1, [pc, #16]	; (8004878 <LL_EXTI_DisableIT_0_31+0x24>)
 8004868:	4013      	ands	r3, r2
 800486a:	2280      	movs	r2, #128	; 0x80
 800486c:	508b      	str	r3, [r1, r2]
}
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	46bd      	mov	sp, r7
 8004872:	b002      	add	sp, #8
 8004874:	bd80      	pop	{r7, pc}
 8004876:	46c0      	nop			; (mov r8, r8)
 8004878:	40021800 	.word	0x40021800

0800487c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004884:	4a05      	ldr	r2, [pc, #20]	; (800489c <LL_EXTI_EnableEvent_0_31+0x20>)
 8004886:	2384      	movs	r3, #132	; 0x84
 8004888:	58d2      	ldr	r2, [r2, r3]
 800488a:	4904      	ldr	r1, [pc, #16]	; (800489c <LL_EXTI_EnableEvent_0_31+0x20>)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4313      	orrs	r3, r2
 8004890:	2284      	movs	r2, #132	; 0x84
 8004892:	508b      	str	r3, [r1, r2]

}
 8004894:	46c0      	nop			; (mov r8, r8)
 8004896:	46bd      	mov	sp, r7
 8004898:	b002      	add	sp, #8
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40021800 	.word	0x40021800

080048a0 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80048a8:	4a06      	ldr	r2, [pc, #24]	; (80048c4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80048aa:	2384      	movs	r3, #132	; 0x84
 80048ac:	58d3      	ldr	r3, [r2, r3]
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	43d2      	mvns	r2, r2
 80048b2:	4904      	ldr	r1, [pc, #16]	; (80048c4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	2284      	movs	r2, #132	; 0x84
 80048b8:	508b      	str	r3, [r1, r2]
}
 80048ba:	46c0      	nop			; (mov r8, r8)
 80048bc:	46bd      	mov	sp, r7
 80048be:	b002      	add	sp, #8
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	46c0      	nop			; (mov r8, r8)
 80048c4:	40021800 	.word	0x40021800

080048c8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80048d0:	4b04      	ldr	r3, [pc, #16]	; (80048e4 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80048d2:	6819      	ldr	r1, [r3, #0]
 80048d4:	4b03      	ldr	r3, [pc, #12]	; (80048e4 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	430a      	orrs	r2, r1
 80048da:	601a      	str	r2, [r3, #0]

}
 80048dc:	46c0      	nop			; (mov r8, r8)
 80048de:	46bd      	mov	sp, r7
 80048e0:	b002      	add	sp, #8
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	40021800 	.word	0x40021800

080048e8 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80048f0:	4b05      	ldr	r3, [pc, #20]	; (8004908 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	43d9      	mvns	r1, r3
 80048f8:	4b03      	ldr	r3, [pc, #12]	; (8004908 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80048fa:	400a      	ands	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]

}
 80048fe:	46c0      	nop			; (mov r8, r8)
 8004900:	46bd      	mov	sp, r7
 8004902:	b002      	add	sp, #8
 8004904:	bd80      	pop	{r7, pc}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	40021800 	.word	0x40021800

0800490c <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004914:	4b04      	ldr	r3, [pc, #16]	; (8004928 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8004916:	6859      	ldr	r1, [r3, #4]
 8004918:	4b03      	ldr	r3, [pc, #12]	; (8004928 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	430a      	orrs	r2, r1
 800491e:	605a      	str	r2, [r3, #4]
}
 8004920:	46c0      	nop			; (mov r8, r8)
 8004922:	46bd      	mov	sp, r7
 8004924:	b002      	add	sp, #8
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40021800 	.word	0x40021800

0800492c <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004934:	4b05      	ldr	r3, [pc, #20]	; (800494c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	43d9      	mvns	r1, r3
 800493c:	4b03      	ldr	r3, [pc, #12]	; (800494c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800493e:	400a      	ands	r2, r1
 8004940:	605a      	str	r2, [r3, #4]
}
 8004942:	46c0      	nop			; (mov r8, r8)
 8004944:	46bd      	mov	sp, r7
 8004946:	b002      	add	sp, #8
 8004948:	bd80      	pop	{r7, pc}
 800494a:	46c0      	nop			; (mov r8, r8)
 800494c:	40021800 	.word	0x40021800

08004950 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8004958:	4b03      	ldr	r3, [pc, #12]	; (8004968 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	611a      	str	r2, [r3, #16]
}
 800495e:	46c0      	nop			; (mov r8, r8)
 8004960:	46bd      	mov	sp, r7
 8004962:	b002      	add	sp, #8
 8004964:	bd80      	pop	{r7, pc}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	40021800 	.word	0x40021800

0800496c <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8004974:	4b03      	ldr	r3, [pc, #12]	; (8004984 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	60da      	str	r2, [r3, #12]
}
 800497a:	46c0      	nop			; (mov r8, r8)
 800497c:	46bd      	mov	sp, r7
 800497e:	b002      	add	sp, #8
 8004980:	bd80      	pop	{r7, pc}
 8004982:	46c0      	nop			; (mov r8, r8)
 8004984:	40021800 	.word	0x40021800

08004988 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004990:	2300      	movs	r3, #0
 8004992:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004994:	211f      	movs	r1, #31
 8004996:	187b      	adds	r3, r7, r1
 8004998:	2200      	movs	r2, #0
 800499a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif /* COMP3 */

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d103      	bne.n	80049aa <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 80049a2:	187b      	adds	r3, r7, r1
 80049a4:	2201      	movs	r2, #1
 80049a6:	701a      	strb	r2, [r3, #0]
 80049a8:	e13d      	b.n	8004c26 <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	0fdb      	lsrs	r3, r3, #31
 80049b2:	07da      	lsls	r2, r3, #31
 80049b4:	2380      	movs	r3, #128	; 0x80
 80049b6:	061b      	lsls	r3, r3, #24
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d104      	bne.n	80049c6 <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 80049bc:	231f      	movs	r3, #31
 80049be:	18fb      	adds	r3, r7, r3
 80049c0:	2201      	movs	r2, #1
 80049c2:	701a      	strb	r2, [r3, #0]
 80049c4:	e12f      	b.n	8004c26 <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2229      	movs	r2, #41	; 0x29
 80049ca:	5c9b      	ldrb	r3, [r3, r2]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10a      	bne.n	80049e8 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2228      	movs	r2, #40	; 0x28
 80049d6:	2100      	movs	r1, #0
 80049d8:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	0018      	movs	r0, r3
 80049e4:	f7ff f9d2 	bl	8003d8c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2230      	movs	r2, #48	; 0x30
 80049f0:	4013      	ands	r3, r2
 80049f2:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 8004a14:	4313      	orrs	r3, r2
 8004a16:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a85      	ldr	r2, [pc, #532]	; (8004c34 <HAL_COMP_Init+0x2ac>)
 8004a20:	4013      	ands	r3, r2
 8004a22:	0019      	movs	r1, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	2380      	movs	r3, #128	; 0x80
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d10d      	bne.n	8004a56 <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8004a3a:	4b7f      	ldr	r3, [pc, #508]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4b7e      	ldr	r3, [pc, #504]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a40:	497e      	ldr	r1, [pc, #504]	; (8004c3c <HAL_COMP_Init+0x2b4>)
 8004a42:	400a      	ands	r2, r1
 8004a44:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8004a46:	4b7c      	ldr	r3, [pc, #496]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	4b7b      	ldr	r3, [pc, #492]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a4c:	2180      	movs	r1, #128	; 0x80
 8004a4e:	0109      	lsls	r1, r1, #4
 8004a50:	430a      	orrs	r2, r1
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	e01f      	b.n	8004a96 <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	23c0      	movs	r3, #192	; 0xc0
 8004a5c:	015b      	lsls	r3, r3, #5
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d10d      	bne.n	8004a7e <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8004a62:	4b75      	ldr	r3, [pc, #468]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4b74      	ldr	r3, [pc, #464]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a68:	2180      	movs	r1, #128	; 0x80
 8004a6a:	0109      	lsls	r1, r1, #4
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8004a70:	4b71      	ldr	r3, [pc, #452]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	4b70      	ldr	r3, [pc, #448]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a76:	4971      	ldr	r1, [pc, #452]	; (8004c3c <HAL_COMP_Init+0x2b4>)
 8004a78:	400a      	ands	r2, r1
 8004a7a:	605a      	str	r2, [r3, #4]
 8004a7c:	e00b      	b.n	8004a96 <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8004a7e:	4b6e      	ldr	r3, [pc, #440]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b6d      	ldr	r3, [pc, #436]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a84:	496d      	ldr	r1, [pc, #436]	; (8004c3c <HAL_COMP_Init+0x2b4>)
 8004a86:	400a      	ands	r2, r1
 8004a88:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8004a8a:	4b6b      	ldr	r3, [pc, #428]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	4b6a      	ldr	r3, [pc, #424]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004a90:	496a      	ldr	r1, [pc, #424]	; (8004c3c <HAL_COMP_Init+0x2b4>)
 8004a92:	400a      	ands	r2, r1
 8004a94:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	22a0      	movs	r2, #160	; 0xa0
 8004a9c:	01d2      	lsls	r2, r2, #7
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d017      	beq.n	8004ad2 <HAL_COMP_Init+0x14a>
 8004aa2:	22a0      	movs	r2, #160	; 0xa0
 8004aa4:	01d2      	lsls	r2, r2, #7
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d830      	bhi.n	8004b0c <HAL_COMP_Init+0x184>
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d01f      	beq.n	8004aee <HAL_COMP_Init+0x166>
 8004aae:	2280      	movs	r2, #128	; 0x80
 8004ab0:	01d2      	lsls	r2, r2, #7
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d12a      	bne.n	8004b0c <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004ab6:	4b60      	ldr	r3, [pc, #384]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	4b5f      	ldr	r3, [pc, #380]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004abc:	2180      	movs	r1, #128	; 0x80
 8004abe:	01c9      	lsls	r1, r1, #7
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004ac4:	4b5c      	ldr	r3, [pc, #368]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	4b5b      	ldr	r3, [pc, #364]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004aca:	495d      	ldr	r1, [pc, #372]	; (8004c40 <HAL_COMP_Init+0x2b8>)
 8004acc:	400a      	ands	r2, r1
 8004ace:	605a      	str	r2, [r3, #4]
        break;
 8004ad0:	e029      	b.n	8004b26 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004ad2:	4b59      	ldr	r3, [pc, #356]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	4b58      	ldr	r3, [pc, #352]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004ad8:	4959      	ldr	r1, [pc, #356]	; (8004c40 <HAL_COMP_Init+0x2b8>)
 8004ada:	400a      	ands	r2, r1
 8004adc:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004ade:	4b56      	ldr	r3, [pc, #344]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	4b55      	ldr	r3, [pc, #340]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004ae4:	2180      	movs	r1, #128	; 0x80
 8004ae6:	01c9      	lsls	r1, r1, #7
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	605a      	str	r2, [r3, #4]
        break;
 8004aec:	e01b      	b.n	8004b26 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004aee:	4b52      	ldr	r3, [pc, #328]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	4b51      	ldr	r3, [pc, #324]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004af4:	2180      	movs	r1, #128	; 0x80
 8004af6:	01c9      	lsls	r1, r1, #7
 8004af8:	430a      	orrs	r2, r1
 8004afa:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004afc:	4b4e      	ldr	r3, [pc, #312]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	4b4d      	ldr	r3, [pc, #308]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004b02:	2180      	movs	r1, #128	; 0x80
 8004b04:	01c9      	lsls	r1, r1, #7
 8004b06:	430a      	orrs	r2, r1
 8004b08:	605a      	str	r2, [r3, #4]
        break;
 8004b0a:	e00c      	b.n	8004b26 <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004b0c:	4b4a      	ldr	r3, [pc, #296]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	4b49      	ldr	r3, [pc, #292]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004b12:	494b      	ldr	r1, [pc, #300]	; (8004c40 <HAL_COMP_Init+0x2b8>)
 8004b14:	400a      	ands	r2, r1
 8004b16:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004b18:	4b47      	ldr	r3, [pc, #284]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	4b46      	ldr	r3, [pc, #280]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004b1e:	4948      	ldr	r1, [pc, #288]	; (8004c40 <HAL_COMP_Init+0x2b8>)
 8004b20:	400a      	ands	r2, r1
 8004b22:	605a      	str	r2, [r3, #4]
        break;
 8004b24:	46c0      	nop			; (mov r8, r8)
    }
#endif /* COMP3 */

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2230      	movs	r2, #48	; 0x30
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d016      	beq.n	8004b60 <HAL_COMP_Init+0x1d8>
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d113      	bne.n	8004b60 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b38:	4b42      	ldr	r3, [pc, #264]	; (8004c44 <HAL_COMP_Init+0x2bc>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4942      	ldr	r1, [pc, #264]	; (8004c48 <HAL_COMP_Init+0x2c0>)
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f7fb fae0 	bl	8000104 <__udivsi3>
 8004b44:	0003      	movs	r3, r0
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	0013      	movs	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	189b      	adds	r3, r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8004b52:	e002      	b.n	8004b5a <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1f9      	bne.n	8004b54 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a34      	ldr	r2, [pc, #208]	; (8004c38 <HAL_COMP_Init+0x2b0>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d102      	bne.n	8004b70 <HAL_COMP_Init+0x1e8>
 8004b6a:	2380      	movs	r3, #128	; 0x80
 8004b6c:	029b      	lsls	r3, r3, #10
 8004b6e:	e001      	b.n	8004b74 <HAL_COMP_Init+0x1ec>
 8004b70:	2380      	movs	r3, #128	; 0x80
 8004b72:	02db      	lsls	r3, r3, #11
 8004b74:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	2203      	movs	r2, #3
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	d040      	beq.n	8004c02 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b84:	2210      	movs	r2, #16
 8004b86:	4013      	ands	r3, r2
 8004b88:	d004      	beq.n	8004b94 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	f7ff fe9b 	bl	80048c8 <LL_EXTI_EnableRisingTrig_0_31>
 8004b92:	e003      	b.n	8004b9c <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	0018      	movs	r0, r3
 8004b98:	f7ff fea6 	bl	80048e8 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	d004      	beq.n	8004bb0 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	0018      	movs	r0, r3
 8004baa:	f7ff feaf 	bl	800490c <LL_EXTI_EnableFallingTrig_0_31>
 8004bae:	e003      	b.n	8004bb8 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	f7ff feba 	bl	800492c <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	0018      	movs	r0, r3
 8004bbc:	f7ff fed6 	bl	800496c <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	f7ff fec4 	bl	8004950 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	2202      	movs	r2, #2
 8004bce:	4013      	ands	r3, r2
 8004bd0:	d004      	beq.n	8004bdc <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f7ff fe51 	bl	800487c <LL_EXTI_EnableEvent_0_31>
 8004bda:	e003      	b.n	8004be4 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	0018      	movs	r0, r3
 8004be0:	f7ff fe5e 	bl	80048a0 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be8:	2201      	movs	r2, #1
 8004bea:	4013      	ands	r3, r2
 8004bec:	d004      	beq.n	8004bf8 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7ff fe1d 	bl	8004830 <LL_EXTI_EnableIT_0_31>
 8004bf6:	e00c      	b.n	8004c12 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	0018      	movs	r0, r3
 8004bfc:	f7ff fe2a 	bl	8004854 <LL_EXTI_DisableIT_0_31>
 8004c00:	e007      	b.n	8004c12 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	0018      	movs	r0, r3
 8004c06:	f7ff fe4b 	bl	80048a0 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f7ff fe21 	bl	8004854 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2229      	movs	r2, #41	; 0x29
 8004c16:	5c9b      	ldrb	r3, [r3, r2]
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d103      	bne.n	8004c26 <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2229      	movs	r2, #41	; 0x29
 8004c22:	2101      	movs	r1, #1
 8004c24:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8004c26:	231f      	movs	r3, #31
 8004c28:	18fb      	adds	r3, r7, r3
 8004c2a:	781b      	ldrb	r3, [r3, #0]
}
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b008      	add	sp, #32
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	fe00740f 	.word	0xfe00740f
 8004c38:	40010200 	.word	0x40010200
 8004c3c:	fffff7ff 	.word	0xfffff7ff
 8004c40:	ffffbfff 	.word	0xffffbfff
 8004c44:	20000034 	.word	0x20000034
 8004c48:	00030d40 	.word	0x00030d40

08004c4c <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004c58:	210f      	movs	r1, #15
 8004c5a:	187b      	adds	r3, r7, r1
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d103      	bne.n	8004c6e <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8004c66:	187b      	adds	r3, r7, r1
 8004c68:	2201      	movs	r2, #1
 8004c6a:	701a      	strb	r2, [r3, #0]
 8004c6c:	e035      	b.n	8004cda <HAL_COMP_Start+0x8e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	0fdb      	lsrs	r3, r3, #31
 8004c76:	07da      	lsls	r2, r3, #31
 8004c78:	2380      	movs	r3, #128	; 0x80
 8004c7a:	061b      	lsls	r3, r3, #24
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d104      	bne.n	8004c8a <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8004c80:	230f      	movs	r3, #15
 8004c82:	18fb      	adds	r3, r7, r3
 8004c84:	2201      	movs	r2, #1
 8004c86:	701a      	strb	r2, [r3, #0]
 8004c88:	e027      	b.n	8004cda <HAL_COMP_Start+0x8e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2229      	movs	r2, #41	; 0x29
 8004c8e:	5c9b      	ldrb	r3, [r3, r2]
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d11d      	bne.n	8004cd2 <HAL_COMP_Start+0x86>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2229      	movs	r2, #41	; 0x29
 8004caa:	2102      	movs	r1, #2
 8004cac:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cae:	4b0e      	ldr	r3, [pc, #56]	; (8004ce8 <HAL_COMP_Start+0x9c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	490e      	ldr	r1, [pc, #56]	; (8004cec <HAL_COMP_Start+0xa0>)
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	f7fb fa25 	bl	8000104 <__udivsi3>
 8004cba:	0003      	movs	r3, r0
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004cc2:	e002      	b.n	8004cca <HAL_COMP_Start+0x7e>
      {
        wait_loop_index--;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1f9      	bne.n	8004cc4 <HAL_COMP_Start+0x78>
 8004cd0:	e003      	b.n	8004cda <HAL_COMP_Start+0x8e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004cd2:	230f      	movs	r3, #15
 8004cd4:	18fb      	adds	r3, r7, r3
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8004cda:	230f      	movs	r3, #15
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	781b      	ldrb	r3, [r3, #0]
}
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	b004      	add	sp, #16
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	20000034 	.word	0x20000034
 8004cec:	00030d40 	.word	0x00030d40

08004cf0 <__NVIC_EnableIRQ>:
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	0002      	movs	r2, r0
 8004cf8:	1dfb      	adds	r3, r7, #7
 8004cfa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004cfc:	1dfb      	adds	r3, r7, #7
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b7f      	cmp	r3, #127	; 0x7f
 8004d02:	d809      	bhi.n	8004d18 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d04:	1dfb      	adds	r3, r7, #7
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	001a      	movs	r2, r3
 8004d0a:	231f      	movs	r3, #31
 8004d0c:	401a      	ands	r2, r3
 8004d0e:	4b04      	ldr	r3, [pc, #16]	; (8004d20 <__NVIC_EnableIRQ+0x30>)
 8004d10:	2101      	movs	r1, #1
 8004d12:	4091      	lsls	r1, r2
 8004d14:	000a      	movs	r2, r1
 8004d16:	601a      	str	r2, [r3, #0]
}
 8004d18:	46c0      	nop			; (mov r8, r8)
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b002      	add	sp, #8
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	e000e100 	.word	0xe000e100

08004d24 <__NVIC_SetPriority>:
{
 8004d24:	b590      	push	{r4, r7, lr}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	0002      	movs	r2, r0
 8004d2c:	6039      	str	r1, [r7, #0]
 8004d2e:	1dfb      	adds	r3, r7, #7
 8004d30:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004d32:	1dfb      	adds	r3, r7, #7
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	2b7f      	cmp	r3, #127	; 0x7f
 8004d38:	d828      	bhi.n	8004d8c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d3a:	4a2f      	ldr	r2, [pc, #188]	; (8004df8 <__NVIC_SetPriority+0xd4>)
 8004d3c:	1dfb      	adds	r3, r7, #7
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	b25b      	sxtb	r3, r3
 8004d42:	089b      	lsrs	r3, r3, #2
 8004d44:	33c0      	adds	r3, #192	; 0xc0
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	589b      	ldr	r3, [r3, r2]
 8004d4a:	1dfa      	adds	r2, r7, #7
 8004d4c:	7812      	ldrb	r2, [r2, #0]
 8004d4e:	0011      	movs	r1, r2
 8004d50:	2203      	movs	r2, #3
 8004d52:	400a      	ands	r2, r1
 8004d54:	00d2      	lsls	r2, r2, #3
 8004d56:	21ff      	movs	r1, #255	; 0xff
 8004d58:	4091      	lsls	r1, r2
 8004d5a:	000a      	movs	r2, r1
 8004d5c:	43d2      	mvns	r2, r2
 8004d5e:	401a      	ands	r2, r3
 8004d60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	019b      	lsls	r3, r3, #6
 8004d66:	22ff      	movs	r2, #255	; 0xff
 8004d68:	401a      	ands	r2, r3
 8004d6a:	1dfb      	adds	r3, r7, #7
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	0018      	movs	r0, r3
 8004d70:	2303      	movs	r3, #3
 8004d72:	4003      	ands	r3, r0
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d78:	481f      	ldr	r0, [pc, #124]	; (8004df8 <__NVIC_SetPriority+0xd4>)
 8004d7a:	1dfb      	adds	r3, r7, #7
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	b25b      	sxtb	r3, r3
 8004d80:	089b      	lsrs	r3, r3, #2
 8004d82:	430a      	orrs	r2, r1
 8004d84:	33c0      	adds	r3, #192	; 0xc0
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	501a      	str	r2, [r3, r0]
}
 8004d8a:	e031      	b.n	8004df0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d8c:	4a1b      	ldr	r2, [pc, #108]	; (8004dfc <__NVIC_SetPriority+0xd8>)
 8004d8e:	1dfb      	adds	r3, r7, #7
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	0019      	movs	r1, r3
 8004d94:	230f      	movs	r3, #15
 8004d96:	400b      	ands	r3, r1
 8004d98:	3b08      	subs	r3, #8
 8004d9a:	089b      	lsrs	r3, r3, #2
 8004d9c:	3306      	adds	r3, #6
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	18d3      	adds	r3, r2, r3
 8004da2:	3304      	adds	r3, #4
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	1dfa      	adds	r2, r7, #7
 8004da8:	7812      	ldrb	r2, [r2, #0]
 8004daa:	0011      	movs	r1, r2
 8004dac:	2203      	movs	r2, #3
 8004dae:	400a      	ands	r2, r1
 8004db0:	00d2      	lsls	r2, r2, #3
 8004db2:	21ff      	movs	r1, #255	; 0xff
 8004db4:	4091      	lsls	r1, r2
 8004db6:	000a      	movs	r2, r1
 8004db8:	43d2      	mvns	r2, r2
 8004dba:	401a      	ands	r2, r3
 8004dbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	019b      	lsls	r3, r3, #6
 8004dc2:	22ff      	movs	r2, #255	; 0xff
 8004dc4:	401a      	ands	r2, r3
 8004dc6:	1dfb      	adds	r3, r7, #7
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	0018      	movs	r0, r3
 8004dcc:	2303      	movs	r3, #3
 8004dce:	4003      	ands	r3, r0
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004dd4:	4809      	ldr	r0, [pc, #36]	; (8004dfc <__NVIC_SetPriority+0xd8>)
 8004dd6:	1dfb      	adds	r3, r7, #7
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	001c      	movs	r4, r3
 8004ddc:	230f      	movs	r3, #15
 8004dde:	4023      	ands	r3, r4
 8004de0:	3b08      	subs	r3, #8
 8004de2:	089b      	lsrs	r3, r3, #2
 8004de4:	430a      	orrs	r2, r1
 8004de6:	3306      	adds	r3, #6
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	18c3      	adds	r3, r0, r3
 8004dec:	3304      	adds	r3, #4
 8004dee:	601a      	str	r2, [r3, #0]
}
 8004df0:	46c0      	nop			; (mov r8, r8)
 8004df2:	46bd      	mov	sp, r7
 8004df4:	b003      	add	sp, #12
 8004df6:	bd90      	pop	{r4, r7, pc}
 8004df8:	e000e100 	.word	0xe000e100
 8004dfc:	e000ed00 	.word	0xe000ed00

08004e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	1e5a      	subs	r2, r3, #1
 8004e0c:	2380      	movs	r3, #128	; 0x80
 8004e0e:	045b      	lsls	r3, r3, #17
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d301      	bcc.n	8004e18 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e14:	2301      	movs	r3, #1
 8004e16:	e010      	b.n	8004e3a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e18:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <SysTick_Config+0x44>)
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	3a01      	subs	r2, #1
 8004e1e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e20:	2301      	movs	r3, #1
 8004e22:	425b      	negs	r3, r3
 8004e24:	2103      	movs	r1, #3
 8004e26:	0018      	movs	r0, r3
 8004e28:	f7ff ff7c 	bl	8004d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e2c:	4b05      	ldr	r3, [pc, #20]	; (8004e44 <SysTick_Config+0x44>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e32:	4b04      	ldr	r3, [pc, #16]	; (8004e44 <SysTick_Config+0x44>)
 8004e34:	2207      	movs	r2, #7
 8004e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	b002      	add	sp, #8
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	46c0      	nop			; (mov r8, r8)
 8004e44:	e000e010 	.word	0xe000e010

08004e48 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60b9      	str	r1, [r7, #8]
 8004e50:	607a      	str	r2, [r7, #4]
 8004e52:	210f      	movs	r1, #15
 8004e54:	187b      	adds	r3, r7, r1
 8004e56:	1c02      	adds	r2, r0, #0
 8004e58:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	187b      	adds	r3, r7, r1
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	b25b      	sxtb	r3, r3
 8004e62:	0011      	movs	r1, r2
 8004e64:	0018      	movs	r0, r3
 8004e66:	f7ff ff5d 	bl	8004d24 <__NVIC_SetPriority>
}
 8004e6a:	46c0      	nop			; (mov r8, r8)
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	b004      	add	sp, #16
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	0002      	movs	r2, r0
 8004e7a:	1dfb      	adds	r3, r7, #7
 8004e7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e7e:	1dfb      	adds	r3, r7, #7
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	b25b      	sxtb	r3, r3
 8004e84:	0018      	movs	r0, r3
 8004e86:	f7ff ff33 	bl	8004cf0 <__NVIC_EnableIRQ>
}
 8004e8a:	46c0      	nop			; (mov r8, r8)
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	b002      	add	sp, #8
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b082      	sub	sp, #8
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f7ff ffaf 	bl	8004e00 <SysTick_Config>
 8004ea2:	0003      	movs	r3, r0
}
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	b002      	add	sp, #8
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e077      	b.n	8004fae <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a3d      	ldr	r2, [pc, #244]	; (8004fb8 <HAL_DMA_Init+0x10c>)
 8004ec4:	4694      	mov	ip, r2
 8004ec6:	4463      	add	r3, ip
 8004ec8:	2114      	movs	r1, #20
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f7fb f91a 	bl	8000104 <__udivsi3>
 8004ed0:	0003      	movs	r3, r0
 8004ed2:	009a      	lsls	r2, r3, #2
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2225      	movs	r2, #37	; 0x25
 8004edc:	2102      	movs	r1, #2
 8004ede:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4934      	ldr	r1, [pc, #208]	; (8004fbc <HAL_DMA_Init+0x110>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6819      	ldr	r1, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	689a      	ldr	r2, [r3, #8]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	431a      	orrs	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	431a      	orrs	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	431a      	orrs	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	0018      	movs	r0, r3
 8004f2a:	f000 fa99 	bl	8005460 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	2380      	movs	r3, #128	; 0x80
 8004f34:	01db      	lsls	r3, r3, #7
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d102      	bne.n	8004f40 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f48:	213f      	movs	r1, #63	; 0x3f
 8004f4a:	400a      	ands	r2, r1
 8004f4c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004f56:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d011      	beq.n	8004f84 <HAL_DMA_Init+0xd8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	2b04      	cmp	r3, #4
 8004f66:	d80d      	bhi.n	8004f84 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f000 faa4 	bl	80054b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004f80:	605a      	str	r2, [r3, #4]
 8004f82:	e008      	b.n	8004f96 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2225      	movs	r2, #37	; 0x25
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2224      	movs	r2, #36	; 0x24
 8004fa8:	2100      	movs	r1, #0
 8004faa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	0018      	movs	r0, r3
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	b002      	add	sp, #8
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	46c0      	nop			; (mov r8, r8)
 8004fb8:	bffdfff8 	.word	0xbffdfff8
 8004fbc:	ffff800f 	.word	0xffff800f

08004fc0 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fce:	2317      	movs	r3, #23
 8004fd0:	18fb      	adds	r3, r7, r3
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2224      	movs	r2, #36	; 0x24
 8004fda:	5c9b      	ldrb	r3, [r3, r2]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d101      	bne.n	8004fe4 <HAL_DMA_Start_IT+0x24>
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	e06f      	b.n	80050c4 <HAL_DMA_Start_IT+0x104>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2224      	movs	r2, #36	; 0x24
 8004fe8:	2101      	movs	r1, #1
 8004fea:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2225      	movs	r2, #37	; 0x25
 8004ff0:	5c9b      	ldrb	r3, [r3, r2]
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d157      	bne.n	80050a8 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2225      	movs	r2, #37	; 0x25
 8004ffc:	2102      	movs	r1, #2
 8004ffe:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2101      	movs	r1, #1
 8005012:	438a      	bics	r2, r1
 8005014:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f9df 	bl	80053e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	2b00      	cmp	r3, #0
 8005028:	d008      	beq.n	800503c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	210e      	movs	r1, #14
 8005036:	430a      	orrs	r2, r1
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	e00f      	b.n	800505c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2104      	movs	r1, #4
 8005048:	438a      	bics	r2, r1
 800504a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	210a      	movs	r1, #10
 8005058:	430a      	orrs	r2, r1
 800505a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	2380      	movs	r3, #128	; 0x80
 8005064:	025b      	lsls	r3, r3, #9
 8005066:	4013      	ands	r3, r2
 8005068:	d008      	beq.n	800507c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005074:	2180      	movs	r1, #128	; 0x80
 8005076:	0049      	lsls	r1, r1, #1
 8005078:	430a      	orrs	r2, r1
 800507a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005080:	2b00      	cmp	r3, #0
 8005082:	d008      	beq.n	8005096 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800508e:	2180      	movs	r1, #128	; 0x80
 8005090:	0049      	lsls	r1, r1, #1
 8005092:	430a      	orrs	r2, r1
 8005094:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2101      	movs	r1, #1
 80050a2:	430a      	orrs	r2, r1
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	e00a      	b.n	80050be <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2280      	movs	r2, #128	; 0x80
 80050ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2224      	movs	r2, #36	; 0x24
 80050b2:	2100      	movs	r1, #0
 80050b4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80050b6:	2317      	movs	r3, #23
 80050b8:	18fb      	adds	r3, r7, r3
 80050ba:	2201      	movs	r2, #1
 80050bc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80050be:	2317      	movs	r3, #23
 80050c0:	18fb      	adds	r3, r7, r3
 80050c2:	781b      	ldrb	r3, [r3, #0]
}
 80050c4:	0018      	movs	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	b006      	add	sp, #24
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e050      	b.n	8005180 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2225      	movs	r2, #37	; 0x25
 80050e2:	5c9b      	ldrb	r3, [r3, r2]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d008      	beq.n	80050fc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2204      	movs	r2, #4
 80050ee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2224      	movs	r2, #36	; 0x24
 80050f4:	2100      	movs	r1, #0
 80050f6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e041      	b.n	8005180 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	210e      	movs	r1, #14
 8005108:	438a      	bics	r2, r1
 800510a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005116:	491c      	ldr	r1, [pc, #112]	; (8005188 <HAL_DMA_Abort+0xbc>)
 8005118:	400a      	ands	r2, r1
 800511a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2101      	movs	r1, #1
 8005128:	438a      	bics	r2, r1
 800512a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800512c:	4b17      	ldr	r3, [pc, #92]	; (800518c <HAL_DMA_Abort+0xc0>)
 800512e:	6859      	ldr	r1, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005134:	221c      	movs	r2, #28
 8005136:	4013      	ands	r3, r2
 8005138:	2201      	movs	r2, #1
 800513a:	409a      	lsls	r2, r3
 800513c:	4b13      	ldr	r3, [pc, #76]	; (800518c <HAL_DMA_Abort+0xc0>)
 800513e:	430a      	orrs	r2, r1
 8005140:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800514a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00c      	beq.n	800516e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800515e:	490a      	ldr	r1, [pc, #40]	; (8005188 <HAL_DMA_Abort+0xbc>)
 8005160:	400a      	ands	r2, r1
 8005162:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800516c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2225      	movs	r2, #37	; 0x25
 8005172:	2101      	movs	r1, #1
 8005174:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2224      	movs	r2, #36	; 0x24
 800517a:	2100      	movs	r1, #0
 800517c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	0018      	movs	r0, r3
 8005182:	46bd      	mov	sp, r7
 8005184:	b002      	add	sp, #8
 8005186:	bd80      	pop	{r7, pc}
 8005188:	fffffeff 	.word	0xfffffeff
 800518c:	40020000 	.word	0x40020000

08005190 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005198:	210f      	movs	r1, #15
 800519a:	187b      	adds	r3, r7, r1
 800519c:	2200      	movs	r2, #0
 800519e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2225      	movs	r2, #37	; 0x25
 80051a4:	5c9b      	ldrb	r3, [r3, r2]
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d006      	beq.n	80051ba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2204      	movs	r2, #4
 80051b0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80051b2:	187b      	adds	r3, r7, r1
 80051b4:	2201      	movs	r2, #1
 80051b6:	701a      	strb	r2, [r3, #0]
 80051b8:	e049      	b.n	800524e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	210e      	movs	r1, #14
 80051c6:	438a      	bics	r2, r1
 80051c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2101      	movs	r1, #1
 80051d6:	438a      	bics	r2, r1
 80051d8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e4:	491d      	ldr	r1, [pc, #116]	; (800525c <HAL_DMA_Abort_IT+0xcc>)
 80051e6:	400a      	ands	r2, r1
 80051e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80051ea:	4b1d      	ldr	r3, [pc, #116]	; (8005260 <HAL_DMA_Abort_IT+0xd0>)
 80051ec:	6859      	ldr	r1, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f2:	221c      	movs	r2, #28
 80051f4:	4013      	ands	r3, r2
 80051f6:	2201      	movs	r2, #1
 80051f8:	409a      	lsls	r2, r3
 80051fa:	4b19      	ldr	r3, [pc, #100]	; (8005260 <HAL_DMA_Abort_IT+0xd0>)
 80051fc:	430a      	orrs	r2, r1
 80051fe:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005208:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00c      	beq.n	800522c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800521c:	490f      	ldr	r1, [pc, #60]	; (800525c <HAL_DMA_Abort_IT+0xcc>)
 800521e:	400a      	ands	r2, r1
 8005220:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800522a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2225      	movs	r2, #37	; 0x25
 8005230:	2101      	movs	r1, #1
 8005232:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2224      	movs	r2, #36	; 0x24
 8005238:	2100      	movs	r1, #0
 800523a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	2b00      	cmp	r3, #0
 8005242:	d004      	beq.n	800524e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	0010      	movs	r0, r2
 800524c:	4798      	blx	r3
    }
  }
  return status;
 800524e:	230f      	movs	r3, #15
 8005250:	18fb      	adds	r3, r7, r3
 8005252:	781b      	ldrb	r3, [r3, #0]
}
 8005254:	0018      	movs	r0, r3
 8005256:	46bd      	mov	sp, r7
 8005258:	b004      	add	sp, #16
 800525a:	bd80      	pop	{r7, pc}
 800525c:	fffffeff 	.word	0xfffffeff
 8005260:	40020000 	.word	0x40020000

08005264 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800526c:	4b55      	ldr	r3, [pc, #340]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527e:	221c      	movs	r2, #28
 8005280:	4013      	ands	r3, r2
 8005282:	2204      	movs	r2, #4
 8005284:	409a      	lsls	r2, r3
 8005286:	0013      	movs	r3, r2
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	4013      	ands	r3, r2
 800528c:	d027      	beq.n	80052de <HAL_DMA_IRQHandler+0x7a>
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	2204      	movs	r2, #4
 8005292:	4013      	ands	r3, r2
 8005294:	d023      	beq.n	80052de <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2220      	movs	r2, #32
 800529e:	4013      	ands	r3, r2
 80052a0:	d107      	bne.n	80052b2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2104      	movs	r1, #4
 80052ae:	438a      	bics	r2, r1
 80052b0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80052b2:	4b44      	ldr	r3, [pc, #272]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 80052b4:	6859      	ldr	r1, [r3, #4]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	221c      	movs	r2, #28
 80052bc:	4013      	ands	r3, r2
 80052be:	2204      	movs	r2, #4
 80052c0:	409a      	lsls	r2, r3
 80052c2:	4b40      	ldr	r3, [pc, #256]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 80052c4:	430a      	orrs	r2, r1
 80052c6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d100      	bne.n	80052d2 <HAL_DMA_IRQHandler+0x6e>
 80052d0:	e073      	b.n	80053ba <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	0010      	movs	r0, r2
 80052da:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80052dc:	e06d      	b.n	80053ba <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	221c      	movs	r2, #28
 80052e4:	4013      	ands	r3, r2
 80052e6:	2202      	movs	r2, #2
 80052e8:	409a      	lsls	r2, r3
 80052ea:	0013      	movs	r3, r2
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4013      	ands	r3, r2
 80052f0:	d02e      	beq.n	8005350 <HAL_DMA_IRQHandler+0xec>
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2202      	movs	r2, #2
 80052f6:	4013      	ands	r3, r2
 80052f8:	d02a      	beq.n	8005350 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2220      	movs	r2, #32
 8005302:	4013      	ands	r3, r2
 8005304:	d10b      	bne.n	800531e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	210a      	movs	r1, #10
 8005312:	438a      	bics	r2, r1
 8005314:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2225      	movs	r2, #37	; 0x25
 800531a:	2101      	movs	r1, #1
 800531c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800531e:	4b29      	ldr	r3, [pc, #164]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 8005320:	6859      	ldr	r1, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005326:	221c      	movs	r2, #28
 8005328:	4013      	ands	r3, r2
 800532a:	2202      	movs	r2, #2
 800532c:	409a      	lsls	r2, r3
 800532e:	4b25      	ldr	r3, [pc, #148]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 8005330:	430a      	orrs	r2, r1
 8005332:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2224      	movs	r2, #36	; 0x24
 8005338:	2100      	movs	r1, #0
 800533a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005340:	2b00      	cmp	r3, #0
 8005342:	d03a      	beq.n	80053ba <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	0010      	movs	r0, r2
 800534c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800534e:	e034      	b.n	80053ba <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005354:	221c      	movs	r2, #28
 8005356:	4013      	ands	r3, r2
 8005358:	2208      	movs	r2, #8
 800535a:	409a      	lsls	r2, r3
 800535c:	0013      	movs	r3, r2
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	4013      	ands	r3, r2
 8005362:	d02b      	beq.n	80053bc <HAL_DMA_IRQHandler+0x158>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2208      	movs	r2, #8
 8005368:	4013      	ands	r3, r2
 800536a:	d027      	beq.n	80053bc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	210e      	movs	r1, #14
 8005378:	438a      	bics	r2, r1
 800537a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800537c:	4b11      	ldr	r3, [pc, #68]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 800537e:	6859      	ldr	r1, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	221c      	movs	r2, #28
 8005386:	4013      	ands	r3, r2
 8005388:	2201      	movs	r2, #1
 800538a:	409a      	lsls	r2, r3
 800538c:	4b0d      	ldr	r3, [pc, #52]	; (80053c4 <HAL_DMA_IRQHandler+0x160>)
 800538e:	430a      	orrs	r2, r1
 8005390:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2225      	movs	r2, #37	; 0x25
 800539c:	2101      	movs	r1, #1
 800539e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2224      	movs	r2, #36	; 0x24
 80053a4:	2100      	movs	r1, #0
 80053a6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d005      	beq.n	80053bc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	0010      	movs	r0, r2
 80053b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80053ba:	46c0      	nop			; (mov r8, r8)
 80053bc:	46c0      	nop			; (mov r8, r8)
}
 80053be:	46bd      	mov	sp, r7
 80053c0:	b004      	add	sp, #16
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	40020000 	.word	0x40020000

080053c8 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2225      	movs	r2, #37	; 0x25
 80053d4:	5c9b      	ldrb	r3, [r3, r2]
 80053d6:	b2db      	uxtb	r3, r3
}
 80053d8:	0018      	movs	r0, r3
 80053da:	46bd      	mov	sp, r7
 80053dc:	b002      	add	sp, #8
 80053de:	bd80      	pop	{r7, pc}

080053e0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
 80053ec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80053f6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d004      	beq.n	800540a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005408:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800540a:	4b14      	ldr	r3, [pc, #80]	; (800545c <DMA_SetConfig+0x7c>)
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	221c      	movs	r2, #28
 8005414:	4013      	ands	r3, r2
 8005416:	2201      	movs	r2, #1
 8005418:	409a      	lsls	r2, r3
 800541a:	4b10      	ldr	r3, [pc, #64]	; (800545c <DMA_SetConfig+0x7c>)
 800541c:	430a      	orrs	r2, r1
 800541e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	2b10      	cmp	r3, #16
 800542e:	d108      	bne.n	8005442 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005440:	e007      	b.n	8005452 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	60da      	str	r2, [r3, #12]
}
 8005452:	46c0      	nop			; (mov r8, r8)
 8005454:	46bd      	mov	sp, r7
 8005456:	b004      	add	sp, #16
 8005458:	bd80      	pop	{r7, pc}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	40020000 	.word	0x40020000

08005460 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546c:	089b      	lsrs	r3, r3, #2
 800546e:	4a10      	ldr	r2, [pc, #64]	; (80054b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005470:	4694      	mov	ip, r2
 8005472:	4463      	add	r3, ip
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	001a      	movs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	001a      	movs	r2, r3
 8005482:	23ff      	movs	r3, #255	; 0xff
 8005484:	4013      	ands	r3, r2
 8005486:	3b08      	subs	r3, #8
 8005488:	2114      	movs	r1, #20
 800548a:	0018      	movs	r0, r3
 800548c:	f7fa fe3a 	bl	8000104 <__udivsi3>
 8005490:	0003      	movs	r3, r0
 8005492:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a07      	ldr	r2, [pc, #28]	; (80054b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005498:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	221f      	movs	r2, #31
 800549e:	4013      	ands	r3, r2
 80054a0:	2201      	movs	r2, #1
 80054a2:	409a      	lsls	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80054a8:	46c0      	nop			; (mov r8, r8)
 80054aa:	46bd      	mov	sp, r7
 80054ac:	b004      	add	sp, #16
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	10008200 	.word	0x10008200
 80054b4:	40020880 	.word	0x40020880

080054b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	223f      	movs	r2, #63	; 0x3f
 80054c6:	4013      	ands	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4a0a      	ldr	r2, [pc, #40]	; (80054f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80054ce:	4694      	mov	ip, r2
 80054d0:	4463      	add	r3, ip
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	001a      	movs	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a07      	ldr	r2, [pc, #28]	; (80054fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80054de:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	2203      	movs	r2, #3
 80054e6:	4013      	ands	r3, r2
 80054e8:	2201      	movs	r2, #1
 80054ea:	409a      	lsls	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	659a      	str	r2, [r3, #88]	; 0x58
}
 80054f0:	46c0      	nop			; (mov r8, r8)
 80054f2:	46bd      	mov	sp, r7
 80054f4:	b004      	add	sp, #16
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	1000823f 	.word	0x1000823f
 80054fc:	40020940 	.word	0x40020940

08005500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b086      	sub	sp, #24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800550e:	e147      	b.n	80057a0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2101      	movs	r1, #1
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	4091      	lsls	r1, r2
 800551a:	000a      	movs	r2, r1
 800551c:	4013      	ands	r3, r2
 800551e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d100      	bne.n	8005528 <HAL_GPIO_Init+0x28>
 8005526:	e138      	b.n	800579a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	2203      	movs	r2, #3
 800552e:	4013      	ands	r3, r2
 8005530:	2b01      	cmp	r3, #1
 8005532:	d005      	beq.n	8005540 <HAL_GPIO_Init+0x40>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2203      	movs	r2, #3
 800553a:	4013      	ands	r3, r2
 800553c:	2b02      	cmp	r3, #2
 800553e:	d130      	bne.n	80055a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	2203      	movs	r2, #3
 800554c:	409a      	lsls	r2, r3
 800554e:	0013      	movs	r3, r2
 8005550:	43da      	mvns	r2, r3
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	4013      	ands	r3, r2
 8005556:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	68da      	ldr	r2, [r3, #12]
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	409a      	lsls	r2, r3
 8005562:	0013      	movs	r3, r2
 8005564:	693a      	ldr	r2, [r7, #16]
 8005566:	4313      	orrs	r3, r2
 8005568:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005576:	2201      	movs	r2, #1
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	409a      	lsls	r2, r3
 800557c:	0013      	movs	r3, r2
 800557e:	43da      	mvns	r2, r3
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	4013      	ands	r3, r2
 8005584:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	091b      	lsrs	r3, r3, #4
 800558c:	2201      	movs	r2, #1
 800558e:	401a      	ands	r2, r3
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	409a      	lsls	r2, r3
 8005594:	0013      	movs	r3, r2
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2203      	movs	r2, #3
 80055a8:	4013      	ands	r3, r2
 80055aa:	2b03      	cmp	r3, #3
 80055ac:	d017      	beq.n	80055de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	005b      	lsls	r3, r3, #1
 80055b8:	2203      	movs	r2, #3
 80055ba:	409a      	lsls	r2, r3
 80055bc:	0013      	movs	r3, r2
 80055be:	43da      	mvns	r2, r3
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	4013      	ands	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	409a      	lsls	r2, r3
 80055d0:	0013      	movs	r3, r2
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	2203      	movs	r2, #3
 80055e4:	4013      	ands	r3, r2
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d123      	bne.n	8005632 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	08da      	lsrs	r2, r3, #3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	3208      	adds	r2, #8
 80055f2:	0092      	lsls	r2, r2, #2
 80055f4:	58d3      	ldr	r3, [r2, r3]
 80055f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2207      	movs	r2, #7
 80055fc:	4013      	ands	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	220f      	movs	r2, #15
 8005602:	409a      	lsls	r2, r3
 8005604:	0013      	movs	r3, r2
 8005606:	43da      	mvns	r2, r3
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	4013      	ands	r3, r2
 800560c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	691a      	ldr	r2, [r3, #16]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2107      	movs	r1, #7
 8005616:	400b      	ands	r3, r1
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	409a      	lsls	r2, r3
 800561c:	0013      	movs	r3, r2
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	08da      	lsrs	r2, r3, #3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	3208      	adds	r2, #8
 800562c:	0092      	lsls	r2, r2, #2
 800562e:	6939      	ldr	r1, [r7, #16]
 8005630:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	005b      	lsls	r3, r3, #1
 800563c:	2203      	movs	r2, #3
 800563e:	409a      	lsls	r2, r3
 8005640:	0013      	movs	r3, r2
 8005642:	43da      	mvns	r2, r3
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	4013      	ands	r3, r2
 8005648:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2203      	movs	r2, #3
 8005650:	401a      	ands	r2, r3
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	005b      	lsls	r3, r3, #1
 8005656:	409a      	lsls	r2, r3
 8005658:	0013      	movs	r3, r2
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	23c0      	movs	r3, #192	; 0xc0
 800566c:	029b      	lsls	r3, r3, #10
 800566e:	4013      	ands	r3, r2
 8005670:	d100      	bne.n	8005674 <HAL_GPIO_Init+0x174>
 8005672:	e092      	b.n	800579a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005674:	4a50      	ldr	r2, [pc, #320]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	089b      	lsrs	r3, r3, #2
 800567a:	3318      	adds	r3, #24
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	589b      	ldr	r3, [r3, r2]
 8005680:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2203      	movs	r2, #3
 8005686:	4013      	ands	r3, r2
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	220f      	movs	r2, #15
 800568c:	409a      	lsls	r2, r3
 800568e:	0013      	movs	r3, r2
 8005690:	43da      	mvns	r2, r3
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	4013      	ands	r3, r2
 8005696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	23a0      	movs	r3, #160	; 0xa0
 800569c:	05db      	lsls	r3, r3, #23
 800569e:	429a      	cmp	r2, r3
 80056a0:	d013      	beq.n	80056ca <HAL_GPIO_Init+0x1ca>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a45      	ldr	r2, [pc, #276]	; (80057bc <HAL_GPIO_Init+0x2bc>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00d      	beq.n	80056c6 <HAL_GPIO_Init+0x1c6>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a44      	ldr	r2, [pc, #272]	; (80057c0 <HAL_GPIO_Init+0x2c0>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d007      	beq.n	80056c2 <HAL_GPIO_Init+0x1c2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a43      	ldr	r2, [pc, #268]	; (80057c4 <HAL_GPIO_Init+0x2c4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d101      	bne.n	80056be <HAL_GPIO_Init+0x1be>
 80056ba:	2303      	movs	r3, #3
 80056bc:	e006      	b.n	80056cc <HAL_GPIO_Init+0x1cc>
 80056be:	2305      	movs	r3, #5
 80056c0:	e004      	b.n	80056cc <HAL_GPIO_Init+0x1cc>
 80056c2:	2302      	movs	r3, #2
 80056c4:	e002      	b.n	80056cc <HAL_GPIO_Init+0x1cc>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e000      	b.n	80056cc <HAL_GPIO_Init+0x1cc>
 80056ca:	2300      	movs	r3, #0
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	2103      	movs	r1, #3
 80056d0:	400a      	ands	r2, r1
 80056d2:	00d2      	lsls	r2, r2, #3
 80056d4:	4093      	lsls	r3, r2
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80056dc:	4936      	ldr	r1, [pc, #216]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	089b      	lsrs	r3, r3, #2
 80056e2:	3318      	adds	r3, #24
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056ea:	4b33      	ldr	r3, [pc, #204]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	43da      	mvns	r2, r3
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	4013      	ands	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	2380      	movs	r3, #128	; 0x80
 8005700:	035b      	lsls	r3, r3, #13
 8005702:	4013      	ands	r3, r2
 8005704:	d003      	beq.n	800570e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	4313      	orrs	r3, r2
 800570c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800570e:	4b2a      	ldr	r3, [pc, #168]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005714:	4b28      	ldr	r3, [pc, #160]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	43da      	mvns	r2, r3
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	4013      	ands	r3, r2
 8005722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	2380      	movs	r3, #128	; 0x80
 800572a:	039b      	lsls	r3, r3, #14
 800572c:	4013      	ands	r3, r2
 800572e:	d003      	beq.n	8005738 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4313      	orrs	r3, r2
 8005736:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005738:	4b1f      	ldr	r3, [pc, #124]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800573e:	4a1e      	ldr	r2, [pc, #120]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 8005740:	2384      	movs	r3, #132	; 0x84
 8005742:	58d3      	ldr	r3, [r2, r3]
 8005744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	43da      	mvns	r2, r3
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4013      	ands	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	2380      	movs	r3, #128	; 0x80
 8005756:	029b      	lsls	r3, r3, #10
 8005758:	4013      	ands	r3, r2
 800575a:	d003      	beq.n	8005764 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005764:	4914      	ldr	r1, [pc, #80]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 8005766:	2284      	movs	r2, #132	; 0x84
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800576c:	4a12      	ldr	r2, [pc, #72]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 800576e:	2380      	movs	r3, #128	; 0x80
 8005770:	58d3      	ldr	r3, [r2, r3]
 8005772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	43da      	mvns	r2, r3
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	4013      	ands	r3, r2
 800577c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	2380      	movs	r3, #128	; 0x80
 8005784:	025b      	lsls	r3, r3, #9
 8005786:	4013      	ands	r3, r2
 8005788:	d003      	beq.n	8005792 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005792:	4909      	ldr	r1, [pc, #36]	; (80057b8 <HAL_GPIO_Init+0x2b8>)
 8005794:	2280      	movs	r2, #128	; 0x80
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	3301      	adds	r3, #1
 800579e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	40da      	lsrs	r2, r3
 80057a8:	1e13      	subs	r3, r2, #0
 80057aa:	d000      	beq.n	80057ae <HAL_GPIO_Init+0x2ae>
 80057ac:	e6b0      	b.n	8005510 <HAL_GPIO_Init+0x10>
  }
}
 80057ae:	46c0      	nop			; (mov r8, r8)
 80057b0:	46c0      	nop			; (mov r8, r8)
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b006      	add	sp, #24
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	40021800 	.word	0x40021800
 80057bc:	50000400 	.word	0x50000400
 80057c0:	50000800 	.word	0x50000800
 80057c4:	50000c00 	.word	0x50000c00

080057c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e082      	b.n	80058e0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2241      	movs	r2, #65	; 0x41
 80057de:	5c9b      	ldrb	r3, [r3, r2]
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d107      	bne.n	80057f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2240      	movs	r2, #64	; 0x40
 80057ea:	2100      	movs	r1, #0
 80057ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7fe fb01 	bl	8003df8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2241      	movs	r2, #65	; 0x41
 80057fa:	2124      	movs	r1, #36	; 0x24
 80057fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2101      	movs	r1, #1
 800580a:	438a      	bics	r2, r1
 800580c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685a      	ldr	r2, [r3, #4]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4934      	ldr	r1, [pc, #208]	; (80058e8 <HAL_I2C_Init+0x120>)
 8005818:	400a      	ands	r2, r1
 800581a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	689a      	ldr	r2, [r3, #8]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4931      	ldr	r1, [pc, #196]	; (80058ec <HAL_I2C_Init+0x124>)
 8005828:	400a      	ands	r2, r1
 800582a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d108      	bne.n	8005846 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2180      	movs	r1, #128	; 0x80
 800583e:	0209      	lsls	r1, r1, #8
 8005840:	430a      	orrs	r2, r1
 8005842:	609a      	str	r2, [r3, #8]
 8005844:	e007      	b.n	8005856 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2184      	movs	r1, #132	; 0x84
 8005850:	0209      	lsls	r1, r1, #8
 8005852:	430a      	orrs	r2, r1
 8005854:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	2b02      	cmp	r3, #2
 800585c:	d104      	bne.n	8005868 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2280      	movs	r2, #128	; 0x80
 8005864:	0112      	lsls	r2, r2, #4
 8005866:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	491f      	ldr	r1, [pc, #124]	; (80058f0 <HAL_I2C_Init+0x128>)
 8005874:	430a      	orrs	r2, r1
 8005876:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68da      	ldr	r2, [r3, #12]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	491a      	ldr	r1, [pc, #104]	; (80058ec <HAL_I2C_Init+0x124>)
 8005884:	400a      	ands	r2, r1
 8005886:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691a      	ldr	r2, [r3, #16]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	431a      	orrs	r2, r3
 8005892:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	69d9      	ldr	r1, [r3, #28]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1a      	ldr	r2, [r3, #32]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2101      	movs	r1, #1
 80058be:	430a      	orrs	r2, r1
 80058c0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2241      	movs	r2, #65	; 0x41
 80058cc:	2120      	movs	r1, #32
 80058ce:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2242      	movs	r2, #66	; 0x42
 80058da:	2100      	movs	r1, #0
 80058dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	0018      	movs	r0, r3
 80058e2:	46bd      	mov	sp, r7
 80058e4:	b002      	add	sp, #8
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	f0ffffff 	.word	0xf0ffffff
 80058ec:	ffff7fff 	.word	0xffff7fff
 80058f0:	02008000 	.word	0x02008000

080058f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80058f4:	b590      	push	{r4, r7, lr}
 80058f6:	b089      	sub	sp, #36	; 0x24
 80058f8:	af02      	add	r7, sp, #8
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	0008      	movs	r0, r1
 80058fe:	607a      	str	r2, [r7, #4]
 8005900:	0019      	movs	r1, r3
 8005902:	230a      	movs	r3, #10
 8005904:	18fb      	adds	r3, r7, r3
 8005906:	1c02      	adds	r2, r0, #0
 8005908:	801a      	strh	r2, [r3, #0]
 800590a:	2308      	movs	r3, #8
 800590c:	18fb      	adds	r3, r7, r3
 800590e:	1c0a      	adds	r2, r1, #0
 8005910:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2241      	movs	r2, #65	; 0x41
 8005916:	5c9b      	ldrb	r3, [r3, r2]
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b20      	cmp	r3, #32
 800591c:	d000      	beq.n	8005920 <HAL_I2C_Master_Transmit+0x2c>
 800591e:	e0e7      	b.n	8005af0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2240      	movs	r2, #64	; 0x40
 8005924:	5c9b      	ldrb	r3, [r3, r2]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d101      	bne.n	800592e <HAL_I2C_Master_Transmit+0x3a>
 800592a:	2302      	movs	r3, #2
 800592c:	e0e1      	b.n	8005af2 <HAL_I2C_Master_Transmit+0x1fe>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2240      	movs	r2, #64	; 0x40
 8005932:	2101      	movs	r1, #1
 8005934:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005936:	f7fe ff37 	bl	80047a8 <HAL_GetTick>
 800593a:	0003      	movs	r3, r0
 800593c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800593e:	2380      	movs	r3, #128	; 0x80
 8005940:	0219      	lsls	r1, r3, #8
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	2319      	movs	r3, #25
 800594a:	2201      	movs	r2, #1
 800594c:	f000 fe76 	bl	800663c <I2C_WaitOnFlagUntilTimeout>
 8005950:	1e03      	subs	r3, r0, #0
 8005952:	d001      	beq.n	8005958 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e0cc      	b.n	8005af2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2241      	movs	r2, #65	; 0x41
 800595c:	2121      	movs	r1, #33	; 0x21
 800595e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2242      	movs	r2, #66	; 0x42
 8005964:	2110      	movs	r1, #16
 8005966:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2208      	movs	r2, #8
 8005978:	18ba      	adds	r2, r7, r2
 800597a:	8812      	ldrh	r2, [r2, #0]
 800597c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005988:	b29b      	uxth	r3, r3
 800598a:	2bff      	cmp	r3, #255	; 0xff
 800598c:	d911      	bls.n	80059b2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	22ff      	movs	r2, #255	; 0xff
 8005992:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005998:	b2da      	uxtb	r2, r3
 800599a:	2380      	movs	r3, #128	; 0x80
 800599c:	045c      	lsls	r4, r3, #17
 800599e:	230a      	movs	r3, #10
 80059a0:	18fb      	adds	r3, r7, r3
 80059a2:	8819      	ldrh	r1, [r3, #0]
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	4b55      	ldr	r3, [pc, #340]	; (8005afc <HAL_I2C_Master_Transmit+0x208>)
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	0023      	movs	r3, r4
 80059ac:	f001 f800 	bl	80069b0 <I2C_TransferConfig>
 80059b0:	e075      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059c0:	b2da      	uxtb	r2, r3
 80059c2:	2380      	movs	r3, #128	; 0x80
 80059c4:	049c      	lsls	r4, r3, #18
 80059c6:	230a      	movs	r3, #10
 80059c8:	18fb      	adds	r3, r7, r3
 80059ca:	8819      	ldrh	r1, [r3, #0]
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	4b4b      	ldr	r3, [pc, #300]	; (8005afc <HAL_I2C_Master_Transmit+0x208>)
 80059d0:	9300      	str	r3, [sp, #0]
 80059d2:	0023      	movs	r3, r4
 80059d4:	f000 ffec 	bl	80069b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80059d8:	e061      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	0018      	movs	r0, r3
 80059e2:	f000 fe6a 	bl	80066ba <I2C_WaitOnTXISFlagUntilTimeout>
 80059e6:	1e03      	subs	r3, r0, #0
 80059e8:	d001      	beq.n	80059ee <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e081      	b.n	8005af2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	781a      	ldrb	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d03a      	beq.n	8005a9e <HAL_I2C_Master_Transmit+0x1aa>
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d136      	bne.n	8005a9e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	0013      	movs	r3, r2
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2180      	movs	r1, #128	; 0x80
 8005a3e:	f000 fdfd 	bl	800663c <I2C_WaitOnFlagUntilTimeout>
 8005a42:	1e03      	subs	r3, r0, #0
 8005a44:	d001      	beq.n	8005a4a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e053      	b.n	8005af2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	2bff      	cmp	r3, #255	; 0xff
 8005a52:	d911      	bls.n	8005a78 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	22ff      	movs	r2, #255	; 0xff
 8005a58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5e:	b2da      	uxtb	r2, r3
 8005a60:	2380      	movs	r3, #128	; 0x80
 8005a62:	045c      	lsls	r4, r3, #17
 8005a64:	230a      	movs	r3, #10
 8005a66:	18fb      	adds	r3, r7, r3
 8005a68:	8819      	ldrh	r1, [r3, #0]
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	0023      	movs	r3, r4
 8005a72:	f000 ff9d 	bl	80069b0 <I2C_TransferConfig>
 8005a76:	e012      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a86:	b2da      	uxtb	r2, r3
 8005a88:	2380      	movs	r3, #128	; 0x80
 8005a8a:	049c      	lsls	r4, r3, #18
 8005a8c:	230a      	movs	r3, #10
 8005a8e:	18fb      	adds	r3, r7, r3
 8005a90:	8819      	ldrh	r1, [r3, #0]
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	2300      	movs	r3, #0
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	0023      	movs	r3, r4
 8005a9a:	f000 ff89 	bl	80069b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d198      	bne.n	80059da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	0018      	movs	r0, r3
 8005ab0:	f000 fe42 	bl	8006738 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ab4:	1e03      	subs	r3, r0, #0
 8005ab6:	d001      	beq.n	8005abc <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e01a      	b.n	8005af2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	490c      	ldr	r1, [pc, #48]	; (8005b00 <HAL_I2C_Master_Transmit+0x20c>)
 8005ad0:	400a      	ands	r2, r1
 8005ad2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2241      	movs	r2, #65	; 0x41
 8005ad8:	2120      	movs	r1, #32
 8005ada:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2242      	movs	r2, #66	; 0x42
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2240      	movs	r2, #64	; 0x40
 8005ae8:	2100      	movs	r1, #0
 8005aea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005aec:	2300      	movs	r3, #0
 8005aee:	e000      	b.n	8005af2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005af0:	2302      	movs	r3, #2
  }
}
 8005af2:	0018      	movs	r0, r3
 8005af4:	46bd      	mov	sp, r7
 8005af6:	b007      	add	sp, #28
 8005af8:	bd90      	pop	{r4, r7, pc}
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	80002000 	.word	0x80002000
 8005b00:	fe00e800 	.word	0xfe00e800

08005b04 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d005      	beq.n	8005b30 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	68f9      	ldr	r1, [r7, #12]
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	4798      	blx	r3
  }
}
 8005b30:	46c0      	nop			; (mov r8, r8)
 8005b32:	46bd      	mov	sp, r7
 8005b34:	b004      	add	sp, #16
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	0a1b      	lsrs	r3, r3, #8
 8005b54:	001a      	movs	r2, r3
 8005b56:	2301      	movs	r3, #1
 8005b58:	4013      	ands	r3, r2
 8005b5a:	d010      	beq.n	8005b7e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	09db      	lsrs	r3, r3, #7
 8005b60:	001a      	movs	r2, r3
 8005b62:	2301      	movs	r3, #1
 8005b64:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005b66:	d00a      	beq.n	8005b7e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2280      	movs	r2, #128	; 0x80
 8005b7a:	0052      	lsls	r2, r2, #1
 8005b7c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	0a9b      	lsrs	r3, r3, #10
 8005b82:	001a      	movs	r2, r3
 8005b84:	2301      	movs	r3, #1
 8005b86:	4013      	ands	r3, r2
 8005b88:	d010      	beq.n	8005bac <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	09db      	lsrs	r3, r3, #7
 8005b8e:	001a      	movs	r2, r3
 8005b90:	2301      	movs	r3, #1
 8005b92:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005b94:	d00a      	beq.n	8005bac <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b9a:	2208      	movs	r2, #8
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2280      	movs	r2, #128	; 0x80
 8005ba8:	00d2      	lsls	r2, r2, #3
 8005baa:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	0a5b      	lsrs	r3, r3, #9
 8005bb0:	001a      	movs	r2, r3
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	d010      	beq.n	8005bda <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	09db      	lsrs	r3, r3, #7
 8005bbc:	001a      	movs	r2, r3
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005bc2:	d00a      	beq.n	8005bda <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bc8:	2202      	movs	r2, #2
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2280      	movs	r2, #128	; 0x80
 8005bd6:	0092      	lsls	r2, r2, #2
 8005bd8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bde:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	220b      	movs	r2, #11
 8005be4:	4013      	ands	r3, r2
 8005be6:	d005      	beq.n	8005bf4 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	0011      	movs	r1, r2
 8005bee:	0018      	movs	r0, r3
 8005bf0:	f000 fbd8 	bl	80063a4 <I2C_ITError>
  }
}
 8005bf4:	46c0      	nop			; (mov r8, r8)
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	b006      	add	sp, #24
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005c04:	46c0      	nop			; (mov r8, r8)
 8005c06:	46bd      	mov	sp, r7
 8005c08:	b002      	add	sp, #8
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005c14:	46c0      	nop			; (mov r8, r8)
 8005c16:	46bd      	mov	sp, r7
 8005c18:	b002      	add	sp, #8
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	0008      	movs	r0, r1
 8005c26:	0011      	movs	r1, r2
 8005c28:	1cfb      	adds	r3, r7, #3
 8005c2a:	1c02      	adds	r2, r0, #0
 8005c2c:	701a      	strb	r2, [r3, #0]
 8005c2e:	003b      	movs	r3, r7
 8005c30:	1c0a      	adds	r2, r1, #0
 8005c32:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005c34:	46c0      	nop			; (mov r8, r8)
 8005c36:	46bd      	mov	sp, r7
 8005c38:	b002      	add	sp, #8
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005c44:	46c0      	nop			; (mov r8, r8)
 8005c46:	46bd      	mov	sp, r7
 8005c48:	b002      	add	sp, #8
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005c54:	46c0      	nop			; (mov r8, r8)
 8005c56:	46bd      	mov	sp, r7
 8005c58:	b002      	add	sp, #8
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005c64:	46c0      	nop			; (mov r8, r8)
 8005c66:	46bd      	mov	sp, r7
 8005c68:	b002      	add	sp, #8
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2240      	movs	r2, #64	; 0x40
 8005c86:	5c9b      	ldrb	r3, [r3, r2]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d101      	bne.n	8005c90 <I2C_Slave_ISR_IT+0x24>
 8005c8c:	2302      	movs	r3, #2
 8005c8e:	e0fa      	b.n	8005e86 <I2C_Slave_ISR_IT+0x21a>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2240      	movs	r2, #64	; 0x40
 8005c94:	2101      	movs	r1, #1
 8005c96:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	095b      	lsrs	r3, r3, #5
 8005c9c:	001a      	movs	r2, r3
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	d00b      	beq.n	8005cbc <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	095b      	lsrs	r3, r3, #5
 8005ca8:	001a      	movs	r2, r3
 8005caa:	2301      	movs	r3, #1
 8005cac:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005cae:	d005      	beq.n	8005cbc <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	0011      	movs	r1, r2
 8005cb6:	0018      	movs	r0, r3
 8005cb8:	f000 f9f6 	bl	80060a8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	091b      	lsrs	r3, r3, #4
 8005cc0:	001a      	movs	r2, r3
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	d054      	beq.n	8005d72 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	091b      	lsrs	r3, r3, #4
 8005ccc:	001a      	movs	r2, r3
 8005cce:	2301      	movs	r3, #1
 8005cd0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005cd2:	d04e      	beq.n	8005d72 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d12d      	bne.n	8005d3a <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2241      	movs	r2, #65	; 0x41
 8005ce2:	5c9b      	ldrb	r3, [r3, r2]
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b28      	cmp	r3, #40	; 0x28
 8005ce8:	d10b      	bne.n	8005d02 <I2C_Slave_ISR_IT+0x96>
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	2380      	movs	r3, #128	; 0x80
 8005cee:	049b      	lsls	r3, r3, #18
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d106      	bne.n	8005d02 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	0011      	movs	r1, r2
 8005cfa:	0018      	movs	r0, r3
 8005cfc:	f000 faf8 	bl	80062f0 <I2C_ITListenCplt>
 8005d00:	e036      	b.n	8005d70 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2241      	movs	r2, #65	; 0x41
 8005d06:	5c9b      	ldrb	r3, [r3, r2]
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b29      	cmp	r3, #41	; 0x29
 8005d0c:	d110      	bne.n	8005d30 <I2C_Slave_ISR_IT+0xc4>
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	4a5f      	ldr	r2, [pc, #380]	; (8005e90 <I2C_Slave_ISR_IT+0x224>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d00c      	beq.n	8005d30 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2210      	movs	r2, #16
 8005d1c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	0018      	movs	r0, r3
 8005d22:	f000 fc4a 	bl	80065ba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	0018      	movs	r0, r3
 8005d2a:	f000 f957 	bl	8005fdc <I2C_ITSlaveSeqCplt>
 8005d2e:	e01f      	b.n	8005d70 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2210      	movs	r2, #16
 8005d36:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005d38:	e09d      	b.n	8005e76 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2210      	movs	r2, #16
 8005d40:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d46:	2204      	movs	r2, #4
 8005d48:	431a      	orrs	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d005      	beq.n	8005d60 <I2C_Slave_ISR_IT+0xf4>
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	2380      	movs	r3, #128	; 0x80
 8005d58:	045b      	lsls	r3, r3, #17
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d000      	beq.n	8005d60 <I2C_Slave_ISR_IT+0xf4>
 8005d5e:	e08a      	b.n	8005e76 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	0011      	movs	r1, r2
 8005d68:	0018      	movs	r0, r3
 8005d6a:	f000 fb1b 	bl	80063a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005d6e:	e082      	b.n	8005e76 <I2C_Slave_ISR_IT+0x20a>
 8005d70:	e081      	b.n	8005e76 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	089b      	lsrs	r3, r3, #2
 8005d76:	001a      	movs	r2, r3
 8005d78:	2301      	movs	r3, #1
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d031      	beq.n	8005de2 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	089b      	lsrs	r3, r3, #2
 8005d82:	001a      	movs	r2, r3
 8005d84:	2301      	movs	r3, #1
 8005d86:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005d88:	d02b      	beq.n	8005de2 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d018      	beq.n	8005dc6 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9e:	b2d2      	uxtb	r2, r2
 8005da0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	1c5a      	adds	r2, r3, #1
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d154      	bne.n	8005e7a <I2C_Slave_ISR_IT+0x20e>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	4a2f      	ldr	r2, [pc, #188]	; (8005e90 <I2C_Slave_ISR_IT+0x224>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d050      	beq.n	8005e7a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	0018      	movs	r0, r3
 8005ddc:	f000 f8fe 	bl	8005fdc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005de0:	e04b      	b.n	8005e7a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	08db      	lsrs	r3, r3, #3
 8005de6:	001a      	movs	r2, r3
 8005de8:	2301      	movs	r3, #1
 8005dea:	4013      	ands	r3, r2
 8005dec:	d00c      	beq.n	8005e08 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	08db      	lsrs	r3, r3, #3
 8005df2:	001a      	movs	r2, r3
 8005df4:	2301      	movs	r3, #1
 8005df6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005df8:	d006      	beq.n	8005e08 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	0011      	movs	r1, r2
 8005e00:	0018      	movs	r0, r3
 8005e02:	f000 f847 	bl	8005e94 <I2C_ITAddrCplt>
 8005e06:	e039      	b.n	8005e7c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	085b      	lsrs	r3, r3, #1
 8005e0c:	001a      	movs	r2, r3
 8005e0e:	2301      	movs	r3, #1
 8005e10:	4013      	ands	r3, r2
 8005e12:	d033      	beq.n	8005e7c <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	085b      	lsrs	r3, r3, #1
 8005e18:	001a      	movs	r2, r3
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005e1e:	d02d      	beq.n	8005e7c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d018      	beq.n	8005e5c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2e:	781a      	ldrb	r2, [r3, #0]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3a:	1c5a      	adds	r2, r3, #1
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	3b01      	subs	r3, #1
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e52:	3b01      	subs	r3, #1
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	851a      	strh	r2, [r3, #40]	; 0x28
 8005e5a:	e00f      	b.n	8005e7c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	2380      	movs	r3, #128	; 0x80
 8005e60:	045b      	lsls	r3, r3, #17
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d002      	beq.n	8005e6c <I2C_Slave_ISR_IT+0x200>
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d107      	bne.n	8005e7c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	0018      	movs	r0, r3
 8005e70:	f000 f8b4 	bl	8005fdc <I2C_ITSlaveSeqCplt>
 8005e74:	e002      	b.n	8005e7c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8005e76:	46c0      	nop			; (mov r8, r8)
 8005e78:	e000      	b.n	8005e7c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8005e7a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2240      	movs	r2, #64	; 0x40
 8005e80:	2100      	movs	r1, #0
 8005e82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	0018      	movs	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b006      	add	sp, #24
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	ffff0000 	.word	0xffff0000

08005e94 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005e94:	b5b0      	push	{r4, r5, r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2241      	movs	r2, #65	; 0x41
 8005ea2:	5c9b      	ldrb	r3, [r3, r2]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	001a      	movs	r2, r3
 8005ea8:	2328      	movs	r3, #40	; 0x28
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b28      	cmp	r3, #40	; 0x28
 8005eae:	d000      	beq.n	8005eb2 <I2C_ITAddrCplt+0x1e>
 8005eb0:	e088      	b.n	8005fc4 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	0c1b      	lsrs	r3, r3, #16
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	250f      	movs	r5, #15
 8005ebe:	197b      	adds	r3, r7, r5
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	400a      	ands	r2, r1
 8005ec4:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	699b      	ldr	r3, [r3, #24]
 8005ecc:	0c1b      	lsrs	r3, r3, #16
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	200c      	movs	r0, #12
 8005ed2:	183b      	adds	r3, r7, r0
 8005ed4:	21fe      	movs	r1, #254	; 0xfe
 8005ed6:	400a      	ands	r2, r1
 8005ed8:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	240a      	movs	r4, #10
 8005ee4:	193b      	adds	r3, r7, r4
 8005ee6:	0592      	lsls	r2, r2, #22
 8005ee8:	0d92      	lsrs	r2, r2, #22
 8005eea:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	2308      	movs	r3, #8
 8005ef6:	18fb      	adds	r3, r7, r3
 8005ef8:	21fe      	movs	r1, #254	; 0xfe
 8005efa:	400a      	ands	r2, r1
 8005efc:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d148      	bne.n	8005f98 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005f06:	0021      	movs	r1, r4
 8005f08:	187b      	adds	r3, r7, r1
 8005f0a:	881b      	ldrh	r3, [r3, #0]
 8005f0c:	09db      	lsrs	r3, r3, #7
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	183b      	adds	r3, r7, r0
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	4053      	eors	r3, r2
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	001a      	movs	r2, r3
 8005f1a:	2306      	movs	r3, #6
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	d120      	bne.n	8005f62 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8005f20:	183b      	adds	r3, r7, r0
 8005f22:	187a      	adds	r2, r7, r1
 8005f24:	8812      	ldrh	r2, [r2, #0]
 8005f26:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f2c:	1c5a      	adds	r2, r3, #1
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d14c      	bne.n	8005fd4 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2208      	movs	r2, #8
 8005f46:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2240      	movs	r2, #64	; 0x40
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005f50:	183b      	adds	r3, r7, r0
 8005f52:	881a      	ldrh	r2, [r3, #0]
 8005f54:	197b      	adds	r3, r7, r5
 8005f56:	7819      	ldrb	r1, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	0018      	movs	r0, r3
 8005f5c:	f7ff fe5e 	bl	8005c1c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005f60:	e038      	b.n	8005fd4 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8005f62:	240c      	movs	r4, #12
 8005f64:	193b      	adds	r3, r7, r4
 8005f66:	2208      	movs	r2, #8
 8005f68:	18ba      	adds	r2, r7, r2
 8005f6a:	8812      	ldrh	r2, [r2, #0]
 8005f6c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005f6e:	2380      	movs	r3, #128	; 0x80
 8005f70:	021a      	lsls	r2, r3, #8
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	0011      	movs	r1, r2
 8005f76:	0018      	movs	r0, r3
 8005f78:	f000 fd54 	bl	8006a24 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2240      	movs	r2, #64	; 0x40
 8005f80:	2100      	movs	r1, #0
 8005f82:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005f84:	193b      	adds	r3, r7, r4
 8005f86:	881a      	ldrh	r2, [r3, #0]
 8005f88:	230f      	movs	r3, #15
 8005f8a:	18fb      	adds	r3, r7, r3
 8005f8c:	7819      	ldrb	r1, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	0018      	movs	r0, r3
 8005f92:	f7ff fe43 	bl	8005c1c <HAL_I2C_AddrCallback>
}
 8005f96:	e01d      	b.n	8005fd4 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005f98:	2380      	movs	r3, #128	; 0x80
 8005f9a:	021a      	lsls	r2, r3, #8
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	0011      	movs	r1, r2
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f000 fd3f 	bl	8006a24 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2240      	movs	r2, #64	; 0x40
 8005faa:	2100      	movs	r1, #0
 8005fac:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005fae:	230c      	movs	r3, #12
 8005fb0:	18fb      	adds	r3, r7, r3
 8005fb2:	881a      	ldrh	r2, [r3, #0]
 8005fb4:	230f      	movs	r3, #15
 8005fb6:	18fb      	adds	r3, r7, r3
 8005fb8:	7819      	ldrb	r1, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	0018      	movs	r0, r3
 8005fbe:	f7ff fe2d 	bl	8005c1c <HAL_I2C_AddrCallback>
}
 8005fc2:	e007      	b.n	8005fd4 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2208      	movs	r2, #8
 8005fca:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2240      	movs	r2, #64	; 0x40
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	5499      	strb	r1, [r3, r2]
}
 8005fd4:	46c0      	nop			; (mov r8, r8)
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b004      	add	sp, #16
 8005fda:	bdb0      	pop	{r4, r5, r7, pc}

08005fdc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2242      	movs	r2, #66	; 0x42
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	0b9b      	lsrs	r3, r3, #14
 8005ff8:	001a      	movs	r2, r3
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	d008      	beq.n	8006012 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4925      	ldr	r1, [pc, #148]	; (80060a0 <I2C_ITSlaveSeqCplt+0xc4>)
 800600c:	400a      	ands	r2, r1
 800600e:	601a      	str	r2, [r3, #0]
 8006010:	e00d      	b.n	800602e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	0bdb      	lsrs	r3, r3, #15
 8006016:	001a      	movs	r2, r3
 8006018:	2301      	movs	r3, #1
 800601a:	4013      	ands	r3, r2
 800601c:	d007      	beq.n	800602e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	491e      	ldr	r1, [pc, #120]	; (80060a4 <I2C_ITSlaveSeqCplt+0xc8>)
 800602a:	400a      	ands	r2, r1
 800602c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2241      	movs	r2, #65	; 0x41
 8006032:	5c9b      	ldrb	r3, [r3, r2]
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b29      	cmp	r3, #41	; 0x29
 8006038:	d114      	bne.n	8006064 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2241      	movs	r2, #65	; 0x41
 800603e:	2128      	movs	r1, #40	; 0x28
 8006040:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2221      	movs	r2, #33	; 0x21
 8006046:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2101      	movs	r1, #1
 800604c:	0018      	movs	r0, r3
 800604e:	f000 fce9 	bl	8006a24 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2240      	movs	r2, #64	; 0x40
 8006056:	2100      	movs	r1, #0
 8006058:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	0018      	movs	r0, r3
 800605e:	f7ff fdcd 	bl	8005bfc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006062:	e019      	b.n	8006098 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2241      	movs	r2, #65	; 0x41
 8006068:	5c9b      	ldrb	r3, [r3, r2]
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b2a      	cmp	r3, #42	; 0x2a
 800606e:	d113      	bne.n	8006098 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2241      	movs	r2, #65	; 0x41
 8006074:	2128      	movs	r1, #40	; 0x28
 8006076:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2222      	movs	r2, #34	; 0x22
 800607c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2102      	movs	r1, #2
 8006082:	0018      	movs	r0, r3
 8006084:	f000 fcce 	bl	8006a24 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2240      	movs	r2, #64	; 0x40
 800608c:	2100      	movs	r1, #0
 800608e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	0018      	movs	r0, r3
 8006094:	f7ff fdba 	bl	8005c0c <HAL_I2C_SlaveRxCpltCallback>
}
 8006098:	46c0      	nop			; (mov r8, r8)
 800609a:	46bd      	mov	sp, r7
 800609c:	b004      	add	sp, #16
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	ffffbfff 	.word	0xffffbfff
 80060a4:	ffff7fff 	.word	0xffff7fff

080060a8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80060be:	200f      	movs	r0, #15
 80060c0:	183b      	adds	r3, r7, r0
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	2141      	movs	r1, #65	; 0x41
 80060c6:	5c52      	ldrb	r2, [r2, r1]
 80060c8:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2220      	movs	r2, #32
 80060d0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80060d2:	183b      	adds	r3, r7, r0
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	2b21      	cmp	r3, #33	; 0x21
 80060d8:	d003      	beq.n	80060e2 <I2C_ITSlaveCplt+0x3a>
 80060da:	183b      	adds	r3, r7, r0
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	2b29      	cmp	r3, #41	; 0x29
 80060e0:	d109      	bne.n	80060f6 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80060e2:	4a7d      	ldr	r2, [pc, #500]	; (80062d8 <I2C_ITSlaveCplt+0x230>)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	0011      	movs	r1, r2
 80060e8:	0018      	movs	r0, r3
 80060ea:	f000 fc9b 	bl	8006a24 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2221      	movs	r2, #33	; 0x21
 80060f2:	631a      	str	r2, [r3, #48]	; 0x30
 80060f4:	e011      	b.n	800611a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80060f6:	220f      	movs	r2, #15
 80060f8:	18bb      	adds	r3, r7, r2
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	2b22      	cmp	r3, #34	; 0x22
 80060fe:	d003      	beq.n	8006108 <I2C_ITSlaveCplt+0x60>
 8006100:	18bb      	adds	r3, r7, r2
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	2b2a      	cmp	r3, #42	; 0x2a
 8006106:	d108      	bne.n	800611a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006108:	4a74      	ldr	r2, [pc, #464]	; (80062dc <I2C_ITSlaveCplt+0x234>)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	0011      	movs	r1, r2
 800610e:	0018      	movs	r0, r3
 8006110:	f000 fc88 	bl	8006a24 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2222      	movs	r2, #34	; 0x22
 8006118:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2180      	movs	r1, #128	; 0x80
 8006126:	0209      	lsls	r1, r1, #8
 8006128:	430a      	orrs	r2, r1
 800612a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	496a      	ldr	r1, [pc, #424]	; (80062e0 <I2C_ITSlaveCplt+0x238>)
 8006138:	400a      	ands	r2, r1
 800613a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	0018      	movs	r0, r3
 8006140:	f000 fa3b 	bl	80065ba <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	0b9b      	lsrs	r3, r3, #14
 8006148:	001a      	movs	r2, r3
 800614a:	2301      	movs	r3, #1
 800614c:	4013      	ands	r3, r2
 800614e:	d013      	beq.n	8006178 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4962      	ldr	r1, [pc, #392]	; (80062e4 <I2C_ITSlaveCplt+0x23c>)
 800615c:	400a      	ands	r2, r1
 800615e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006164:	2b00      	cmp	r3, #0
 8006166:	d020      	beq.n	80061aa <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	b29a      	uxth	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006176:	e018      	b.n	80061aa <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	0bdb      	lsrs	r3, r3, #15
 800617c:	001a      	movs	r2, r3
 800617e:	2301      	movs	r3, #1
 8006180:	4013      	ands	r3, r2
 8006182:	d012      	beq.n	80061aa <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4956      	ldr	r1, [pc, #344]	; (80062e8 <I2C_ITSlaveCplt+0x240>)
 8006190:	400a      	ands	r2, r1
 8006192:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006198:	2b00      	cmp	r3, #0
 800619a:	d006      	beq.n	80061aa <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	b29a      	uxth	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	089b      	lsrs	r3, r3, #2
 80061ae:	001a      	movs	r2, r3
 80061b0:	2301      	movs	r3, #1
 80061b2:	4013      	ands	r3, r2
 80061b4:	d020      	beq.n	80061f8 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2204      	movs	r2, #4
 80061ba:	4393      	bics	r3, r2
 80061bc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00c      	beq.n	80061f8 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	3b01      	subs	r3, #1
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d005      	beq.n	800620e <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006206:	2204      	movs	r2, #4
 8006208:	431a      	orrs	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2242      	movs	r2, #66	; 0x42
 8006212:	2100      	movs	r1, #0
 8006214:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006220:	2b00      	cmp	r3, #0
 8006222:	d013      	beq.n	800624c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	0011      	movs	r1, r2
 800622c:	0018      	movs	r0, r3
 800622e:	f000 f8b9 	bl	80063a4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2241      	movs	r2, #65	; 0x41
 8006236:	5c9b      	ldrb	r3, [r3, r2]
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b28      	cmp	r3, #40	; 0x28
 800623c:	d147      	bne.n	80062ce <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	0011      	movs	r1, r2
 8006244:	0018      	movs	r0, r3
 8006246:	f000 f853 	bl	80062f0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800624a:	e040      	b.n	80062ce <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006250:	4a26      	ldr	r2, [pc, #152]	; (80062ec <I2C_ITSlaveCplt+0x244>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d016      	beq.n	8006284 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	0018      	movs	r0, r3
 800625a:	f7ff febf 	bl	8005fdc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a22      	ldr	r2, [pc, #136]	; (80062ec <I2C_ITSlaveCplt+0x244>)
 8006262:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2241      	movs	r2, #65	; 0x41
 8006268:	2120      	movs	r1, #32
 800626a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2240      	movs	r2, #64	; 0x40
 8006276:	2100      	movs	r1, #0
 8006278:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	0018      	movs	r0, r3
 800627e:	f7ff fcdd 	bl	8005c3c <HAL_I2C_ListenCpltCallback>
}
 8006282:	e024      	b.n	80062ce <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2241      	movs	r2, #65	; 0x41
 8006288:	5c9b      	ldrb	r3, [r3, r2]
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b22      	cmp	r3, #34	; 0x22
 800628e:	d10f      	bne.n	80062b0 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2241      	movs	r2, #65	; 0x41
 8006294:	2120      	movs	r1, #32
 8006296:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2240      	movs	r2, #64	; 0x40
 80062a2:	2100      	movs	r1, #0
 80062a4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	0018      	movs	r0, r3
 80062aa:	f7ff fcaf 	bl	8005c0c <HAL_I2C_SlaveRxCpltCallback>
}
 80062ae:	e00e      	b.n	80062ce <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2241      	movs	r2, #65	; 0x41
 80062b4:	2120      	movs	r1, #32
 80062b6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2240      	movs	r2, #64	; 0x40
 80062c2:	2100      	movs	r1, #0
 80062c4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	0018      	movs	r0, r3
 80062ca:	f7ff fc97 	bl	8005bfc <HAL_I2C_SlaveTxCpltCallback>
}
 80062ce:	46c0      	nop			; (mov r8, r8)
 80062d0:	46bd      	mov	sp, r7
 80062d2:	b006      	add	sp, #24
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	46c0      	nop			; (mov r8, r8)
 80062d8:	00008001 	.word	0x00008001
 80062dc:	00008002 	.word	0x00008002
 80062e0:	fe00e800 	.word	0xfe00e800
 80062e4:	ffffbfff 	.word	0xffffbfff
 80062e8:	ffff7fff 	.word	0xffff7fff
 80062ec:	ffff0000 	.word	0xffff0000

080062f0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a27      	ldr	r2, [pc, #156]	; (800639c <I2C_ITListenCplt+0xac>)
 80062fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2241      	movs	r2, #65	; 0x41
 800630a:	2120      	movs	r1, #32
 800630c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2242      	movs	r2, #66	; 0x42
 8006312:	2100      	movs	r1, #0
 8006314:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	089b      	lsrs	r3, r3, #2
 8006320:	001a      	movs	r2, r3
 8006322:	2301      	movs	r3, #1
 8006324:	4013      	ands	r3, r2
 8006326:	d022      	beq.n	800636e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006344:	2b00      	cmp	r3, #0
 8006346:	d012      	beq.n	800636e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800634c:	3b01      	subs	r3, #1
 800634e:	b29a      	uxth	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b01      	subs	r3, #1
 800635c:	b29a      	uxth	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006366:	2204      	movs	r2, #4
 8006368:	431a      	orrs	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800636e:	4a0c      	ldr	r2, [pc, #48]	; (80063a0 <I2C_ITListenCplt+0xb0>)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	0011      	movs	r1, r2
 8006374:	0018      	movs	r0, r3
 8006376:	f000 fb55 	bl	8006a24 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2210      	movs	r2, #16
 8006380:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2240      	movs	r2, #64	; 0x40
 8006386:	2100      	movs	r1, #0
 8006388:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	0018      	movs	r0, r3
 800638e:	f7ff fc55 	bl	8005c3c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006392:	46c0      	nop			; (mov r8, r8)
 8006394:	46bd      	mov	sp, r7
 8006396:	b002      	add	sp, #8
 8006398:	bd80      	pop	{r7, pc}
 800639a:	46c0      	nop			; (mov r8, r8)
 800639c:	ffff0000 	.word	0xffff0000
 80063a0:	00008003 	.word	0x00008003

080063a4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80063ae:	200f      	movs	r0, #15
 80063b0:	183b      	adds	r3, r7, r0
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	2141      	movs	r1, #65	; 0x41
 80063b6:	5c52      	ldrb	r2, [r2, r1]
 80063b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2242      	movs	r2, #66	; 0x42
 80063be:	2100      	movs	r1, #0
 80063c0:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a62      	ldr	r2, [pc, #392]	; (8006550 <I2C_ITError+0x1ac>)
 80063c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	431a      	orrs	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80063da:	183b      	adds	r3, r7, r0
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	2b28      	cmp	r3, #40	; 0x28
 80063e0:	d007      	beq.n	80063f2 <I2C_ITError+0x4e>
 80063e2:	183b      	adds	r3, r7, r0
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	2b29      	cmp	r3, #41	; 0x29
 80063e8:	d003      	beq.n	80063f2 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80063ea:	183b      	adds	r3, r7, r0
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	2b2a      	cmp	r3, #42	; 0x2a
 80063f0:	d10c      	bne.n	800640c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2103      	movs	r1, #3
 80063f6:	0018      	movs	r0, r3
 80063f8:	f000 fb14 	bl	8006a24 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2241      	movs	r2, #65	; 0x41
 8006400:	2128      	movs	r1, #40	; 0x28
 8006402:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a53      	ldr	r2, [pc, #332]	; (8006554 <I2C_ITError+0x1b0>)
 8006408:	635a      	str	r2, [r3, #52]	; 0x34
 800640a:	e012      	b.n	8006432 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800640c:	4a52      	ldr	r2, [pc, #328]	; (8006558 <I2C_ITError+0x1b4>)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	0011      	movs	r1, r2
 8006412:	0018      	movs	r0, r3
 8006414:	f000 fb06 	bl	8006a24 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2241      	movs	r2, #65	; 0x41
 800641c:	5c9b      	ldrb	r3, [r3, r2]
 800641e:	b2db      	uxtb	r3, r3
 8006420:	2b60      	cmp	r3, #96	; 0x60
 8006422:	d003      	beq.n	800642c <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2241      	movs	r2, #65	; 0x41
 8006428:	2120      	movs	r1, #32
 800642a:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006436:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643c:	2b00      	cmp	r3, #0
 800643e:	d03b      	beq.n	80064b8 <I2C_ITError+0x114>
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	2b11      	cmp	r3, #17
 8006444:	d002      	beq.n	800644c <I2C_ITError+0xa8>
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	2b21      	cmp	r3, #33	; 0x21
 800644a:	d135      	bne.n	80064b8 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	2380      	movs	r3, #128	; 0x80
 8006454:	01db      	lsls	r3, r3, #7
 8006456:	401a      	ands	r2, r3
 8006458:	2380      	movs	r3, #128	; 0x80
 800645a:	01db      	lsls	r3, r3, #7
 800645c:	429a      	cmp	r2, r3
 800645e:	d107      	bne.n	8006470 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	493c      	ldr	r1, [pc, #240]	; (800655c <I2C_ITError+0x1b8>)
 800646c:	400a      	ands	r2, r1
 800646e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006474:	0018      	movs	r0, r3
 8006476:	f7fe ffa7 	bl	80053c8 <HAL_DMA_GetState>
 800647a:	0003      	movs	r3, r0
 800647c:	2b01      	cmp	r3, #1
 800647e:	d016      	beq.n	80064ae <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006484:	4a36      	ldr	r2, [pc, #216]	; (8006560 <I2C_ITError+0x1bc>)
 8006486:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2240      	movs	r2, #64	; 0x40
 800648c:	2100      	movs	r1, #0
 800648e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006494:	0018      	movs	r0, r3
 8006496:	f7fe fe7b 	bl	8005190 <HAL_DMA_Abort_IT>
 800649a:	1e03      	subs	r3, r0, #0
 800649c:	d051      	beq.n	8006542 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a8:	0018      	movs	r0, r3
 80064aa:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80064ac:	e049      	b.n	8006542 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	0018      	movs	r0, r3
 80064b2:	f000 f859 	bl	8006568 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80064b6:	e044      	b.n	8006542 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d03b      	beq.n	8006538 <I2C_ITError+0x194>
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b12      	cmp	r3, #18
 80064c4:	d002      	beq.n	80064cc <I2C_ITError+0x128>
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2b22      	cmp	r3, #34	; 0x22
 80064ca:	d135      	bne.n	8006538 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	2380      	movs	r3, #128	; 0x80
 80064d4:	021b      	lsls	r3, r3, #8
 80064d6:	401a      	ands	r2, r3
 80064d8:	2380      	movs	r3, #128	; 0x80
 80064da:	021b      	lsls	r3, r3, #8
 80064dc:	429a      	cmp	r2, r3
 80064de:	d107      	bne.n	80064f0 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	491e      	ldr	r1, [pc, #120]	; (8006564 <I2C_ITError+0x1c0>)
 80064ec:	400a      	ands	r2, r1
 80064ee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064f4:	0018      	movs	r0, r3
 80064f6:	f7fe ff67 	bl	80053c8 <HAL_DMA_GetState>
 80064fa:	0003      	movs	r3, r0
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d016      	beq.n	800652e <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006504:	4a16      	ldr	r2, [pc, #88]	; (8006560 <I2C_ITError+0x1bc>)
 8006506:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2240      	movs	r2, #64	; 0x40
 800650c:	2100      	movs	r1, #0
 800650e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006514:	0018      	movs	r0, r3
 8006516:	f7fe fe3b 	bl	8005190 <HAL_DMA_Abort_IT>
 800651a:	1e03      	subs	r3, r0, #0
 800651c:	d013      	beq.n	8006546 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006522:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006528:	0018      	movs	r0, r3
 800652a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800652c:	e00b      	b.n	8006546 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	0018      	movs	r0, r3
 8006532:	f000 f819 	bl	8006568 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006536:	e006      	b.n	8006546 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	0018      	movs	r0, r3
 800653c:	f000 f814 	bl	8006568 <I2C_TreatErrorCallback>
  }
}
 8006540:	e002      	b.n	8006548 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006542:	46c0      	nop			; (mov r8, r8)
 8006544:	e000      	b.n	8006548 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006546:	46c0      	nop			; (mov r8, r8)
}
 8006548:	46c0      	nop			; (mov r8, r8)
 800654a:	46bd      	mov	sp, r7
 800654c:	b004      	add	sp, #16
 800654e:	bd80      	pop	{r7, pc}
 8006550:	ffff0000 	.word	0xffff0000
 8006554:	08005c6d 	.word	0x08005c6d
 8006558:	00008003 	.word	0x00008003
 800655c:	ffffbfff 	.word	0xffffbfff
 8006560:	080065ff 	.word	0x080065ff
 8006564:	ffff7fff 	.word	0xffff7fff

08006568 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2241      	movs	r2, #65	; 0x41
 8006574:	5c9b      	ldrb	r3, [r3, r2]
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b60      	cmp	r3, #96	; 0x60
 800657a:	d10f      	bne.n	800659c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2241      	movs	r2, #65	; 0x41
 8006580:	2120      	movs	r1, #32
 8006582:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2240      	movs	r2, #64	; 0x40
 800658e:	2100      	movs	r1, #0
 8006590:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	0018      	movs	r0, r3
 8006596:	f7ff fb61 	bl	8005c5c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800659a:	e00a      	b.n	80065b2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2240      	movs	r2, #64	; 0x40
 80065a6:	2100      	movs	r1, #0
 80065a8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	0018      	movs	r0, r3
 80065ae:	f7ff fb4d 	bl	8005c4c <HAL_I2C_ErrorCallback>
}
 80065b2:	46c0      	nop			; (mov r8, r8)
 80065b4:	46bd      	mov	sp, r7
 80065b6:	b002      	add	sp, #8
 80065b8:	bd80      	pop	{r7, pc}

080065ba <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b082      	sub	sp, #8
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	2202      	movs	r2, #2
 80065ca:	4013      	ands	r3, r2
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d103      	bne.n	80065d8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2200      	movs	r2, #0
 80065d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	2201      	movs	r2, #1
 80065e0:	4013      	ands	r3, r2
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d007      	beq.n	80065f6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	699a      	ldr	r2, [r3, #24]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2101      	movs	r1, #1
 80065f2:	430a      	orrs	r2, r1
 80065f4:	619a      	str	r2, [r3, #24]
  }
}
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	46bd      	mov	sp, r7
 80065fa:	b002      	add	sp, #8
 80065fc:	bd80      	pop	{r7, pc}

080065fe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b084      	sub	sp, #16
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006618:	2200      	movs	r2, #0
 800661a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006620:	2b00      	cmp	r3, #0
 8006622:	d003      	beq.n	800662c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006628:	2200      	movs	r2, #0
 800662a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	0018      	movs	r0, r3
 8006630:	f7ff ff9a 	bl	8006568 <I2C_TreatErrorCallback>
}
 8006634:	46c0      	nop			; (mov r8, r8)
 8006636:	46bd      	mov	sp, r7
 8006638:	b004      	add	sp, #16
 800663a:	bd80      	pop	{r7, pc}

0800663c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	1dfb      	adds	r3, r7, #7
 800664a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800664c:	e021      	b.n	8006692 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	3301      	adds	r3, #1
 8006652:	d01e      	beq.n	8006692 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006654:	f7fe f8a8 	bl	80047a8 <HAL_GetTick>
 8006658:	0002      	movs	r2, r0
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	429a      	cmp	r2, r3
 8006662:	d302      	bcc.n	800666a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d113      	bne.n	8006692 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800666e:	2220      	movs	r2, #32
 8006670:	431a      	orrs	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2241      	movs	r2, #65	; 0x41
 800667a:	2120      	movs	r1, #32
 800667c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2242      	movs	r2, #66	; 0x42
 8006682:	2100      	movs	r1, #0
 8006684:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2240      	movs	r2, #64	; 0x40
 800668a:	2100      	movs	r1, #0
 800668c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e00f      	b.n	80066b2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	4013      	ands	r3, r2
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	425a      	negs	r2, r3
 80066a2:	4153      	adcs	r3, r2
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	001a      	movs	r2, r3
 80066a8:	1dfb      	adds	r3, r7, #7
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d0ce      	beq.n	800664e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	0018      	movs	r0, r3
 80066b4:	46bd      	mov	sp, r7
 80066b6:	b004      	add	sp, #16
 80066b8:	bd80      	pop	{r7, pc}

080066ba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	60f8      	str	r0, [r7, #12]
 80066c2:	60b9      	str	r1, [r7, #8]
 80066c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066c6:	e02b      	b.n	8006720 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	68b9      	ldr	r1, [r7, #8]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	0018      	movs	r0, r3
 80066d0:	f000 f86e 	bl	80067b0 <I2C_IsErrorOccurred>
 80066d4:	1e03      	subs	r3, r0, #0
 80066d6:	d001      	beq.n	80066dc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e029      	b.n	8006730 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	3301      	adds	r3, #1
 80066e0:	d01e      	beq.n	8006720 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e2:	f7fe f861 	bl	80047a8 <HAL_GetTick>
 80066e6:	0002      	movs	r2, r0
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d302      	bcc.n	80066f8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d113      	bne.n	8006720 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066fc:	2220      	movs	r2, #32
 80066fe:	431a      	orrs	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2241      	movs	r2, #65	; 0x41
 8006708:	2120      	movs	r1, #32
 800670a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2242      	movs	r2, #66	; 0x42
 8006710:	2100      	movs	r1, #0
 8006712:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2240      	movs	r2, #64	; 0x40
 8006718:	2100      	movs	r1, #0
 800671a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e007      	b.n	8006730 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	2202      	movs	r2, #2
 8006728:	4013      	ands	r3, r2
 800672a:	2b02      	cmp	r3, #2
 800672c:	d1cc      	bne.n	80066c8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	0018      	movs	r0, r3
 8006732:	46bd      	mov	sp, r7
 8006734:	b004      	add	sp, #16
 8006736:	bd80      	pop	{r7, pc}

08006738 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006744:	e028      	b.n	8006798 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	68b9      	ldr	r1, [r7, #8]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	0018      	movs	r0, r3
 800674e:	f000 f82f 	bl	80067b0 <I2C_IsErrorOccurred>
 8006752:	1e03      	subs	r3, r0, #0
 8006754:	d001      	beq.n	800675a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e026      	b.n	80067a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800675a:	f7fe f825 	bl	80047a8 <HAL_GetTick>
 800675e:	0002      	movs	r2, r0
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	68ba      	ldr	r2, [r7, #8]
 8006766:	429a      	cmp	r2, r3
 8006768:	d302      	bcc.n	8006770 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d113      	bne.n	8006798 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006774:	2220      	movs	r2, #32
 8006776:	431a      	orrs	r2, r3
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2241      	movs	r2, #65	; 0x41
 8006780:	2120      	movs	r1, #32
 8006782:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2242      	movs	r2, #66	; 0x42
 8006788:	2100      	movs	r1, #0
 800678a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2240      	movs	r2, #64	; 0x40
 8006790:	2100      	movs	r1, #0
 8006792:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e007      	b.n	80067a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	2220      	movs	r2, #32
 80067a0:	4013      	ands	r3, r2
 80067a2:	2b20      	cmp	r3, #32
 80067a4:	d1cf      	bne.n	8006746 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	0018      	movs	r0, r3
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b004      	add	sp, #16
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067b0:	b590      	push	{r4, r7, lr}
 80067b2:	b08b      	sub	sp, #44	; 0x2c
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067bc:	2327      	movs	r3, #39	; 0x27
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	2200      	movs	r2, #0
 80067c2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80067cc:	2300      	movs	r3, #0
 80067ce:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	2210      	movs	r2, #16
 80067d8:	4013      	ands	r3, r2
 80067da:	d100      	bne.n	80067de <I2C_IsErrorOccurred+0x2e>
 80067dc:	e082      	b.n	80068e4 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2210      	movs	r2, #16
 80067e4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80067e6:	e060      	b.n	80068aa <I2C_IsErrorOccurred+0xfa>
 80067e8:	2427      	movs	r4, #39	; 0x27
 80067ea:	193b      	adds	r3, r7, r4
 80067ec:	193a      	adds	r2, r7, r4
 80067ee:	7812      	ldrb	r2, [r2, #0]
 80067f0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	3301      	adds	r3, #1
 80067f6:	d058      	beq.n	80068aa <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80067f8:	f7fd ffd6 	bl	80047a8 <HAL_GetTick>
 80067fc:	0002      	movs	r2, r0
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	429a      	cmp	r2, r3
 8006806:	d306      	bcc.n	8006816 <I2C_IsErrorOccurred+0x66>
 8006808:	193b      	adds	r3, r7, r4
 800680a:	193a      	adds	r2, r7, r4
 800680c:	7812      	ldrb	r2, [r2, #0]
 800680e:	701a      	strb	r2, [r3, #0]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d149      	bne.n	80068aa <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	2380      	movs	r3, #128	; 0x80
 800681e:	01db      	lsls	r3, r3, #7
 8006820:	4013      	ands	r3, r2
 8006822:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006824:	2013      	movs	r0, #19
 8006826:	183b      	adds	r3, r7, r0
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	2142      	movs	r1, #66	; 0x42
 800682c:	5c52      	ldrb	r2, [r2, r1]
 800682e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699a      	ldr	r2, [r3, #24]
 8006836:	2380      	movs	r3, #128	; 0x80
 8006838:	021b      	lsls	r3, r3, #8
 800683a:	401a      	ands	r2, r3
 800683c:	2380      	movs	r3, #128	; 0x80
 800683e:	021b      	lsls	r3, r3, #8
 8006840:	429a      	cmp	r2, r3
 8006842:	d126      	bne.n	8006892 <I2C_IsErrorOccurred+0xe2>
 8006844:	697a      	ldr	r2, [r7, #20]
 8006846:	2380      	movs	r3, #128	; 0x80
 8006848:	01db      	lsls	r3, r3, #7
 800684a:	429a      	cmp	r2, r3
 800684c:	d021      	beq.n	8006892 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800684e:	183b      	adds	r3, r7, r0
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	2b20      	cmp	r3, #32
 8006854:	d01d      	beq.n	8006892 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2180      	movs	r1, #128	; 0x80
 8006862:	01c9      	lsls	r1, r1, #7
 8006864:	430a      	orrs	r2, r1
 8006866:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006868:	f7fd ff9e 	bl	80047a8 <HAL_GetTick>
 800686c:	0003      	movs	r3, r0
 800686e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006870:	e00f      	b.n	8006892 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006872:	f7fd ff99 	bl	80047a8 <HAL_GetTick>
 8006876:	0002      	movs	r2, r0
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	2b19      	cmp	r3, #25
 800687e:	d908      	bls.n	8006892 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006880:	6a3b      	ldr	r3, [r7, #32]
 8006882:	2220      	movs	r2, #32
 8006884:	4313      	orrs	r3, r2
 8006886:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006888:	2327      	movs	r3, #39	; 0x27
 800688a:	18fb      	adds	r3, r7, r3
 800688c:	2201      	movs	r2, #1
 800688e:	701a      	strb	r2, [r3, #0]

              break;
 8006890:	e00b      	b.n	80068aa <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	2220      	movs	r2, #32
 800689a:	4013      	ands	r3, r2
 800689c:	2127      	movs	r1, #39	; 0x27
 800689e:	187a      	adds	r2, r7, r1
 80068a0:	1879      	adds	r1, r7, r1
 80068a2:	7809      	ldrb	r1, [r1, #0]
 80068a4:	7011      	strb	r1, [r2, #0]
 80068a6:	2b20      	cmp	r3, #32
 80068a8:	d1e3      	bne.n	8006872 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	2220      	movs	r2, #32
 80068b2:	4013      	ands	r3, r2
 80068b4:	2b20      	cmp	r3, #32
 80068b6:	d004      	beq.n	80068c2 <I2C_IsErrorOccurred+0x112>
 80068b8:	2327      	movs	r3, #39	; 0x27
 80068ba:	18fb      	adds	r3, r7, r3
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d092      	beq.n	80067e8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80068c2:	2327      	movs	r3, #39	; 0x27
 80068c4:	18fb      	adds	r3, r7, r3
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d103      	bne.n	80068d4 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2220      	movs	r2, #32
 80068d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	2204      	movs	r2, #4
 80068d8:	4313      	orrs	r3, r2
 80068da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80068dc:	2327      	movs	r3, #39	; 0x27
 80068de:	18fb      	adds	r3, r7, r3
 80068e0:	2201      	movs	r2, #1
 80068e2:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	2380      	movs	r3, #128	; 0x80
 80068f0:	005b      	lsls	r3, r3, #1
 80068f2:	4013      	ands	r3, r2
 80068f4:	d00c      	beq.n	8006910 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	2201      	movs	r2, #1
 80068fa:	4313      	orrs	r3, r2
 80068fc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2280      	movs	r2, #128	; 0x80
 8006904:	0052      	lsls	r2, r2, #1
 8006906:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006908:	2327      	movs	r3, #39	; 0x27
 800690a:	18fb      	adds	r3, r7, r3
 800690c:	2201      	movs	r2, #1
 800690e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	2380      	movs	r3, #128	; 0x80
 8006914:	00db      	lsls	r3, r3, #3
 8006916:	4013      	ands	r3, r2
 8006918:	d00c      	beq.n	8006934 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	2208      	movs	r2, #8
 800691e:	4313      	orrs	r3, r2
 8006920:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2280      	movs	r2, #128	; 0x80
 8006928:	00d2      	lsls	r2, r2, #3
 800692a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800692c:	2327      	movs	r3, #39	; 0x27
 800692e:	18fb      	adds	r3, r7, r3
 8006930:	2201      	movs	r2, #1
 8006932:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	2380      	movs	r3, #128	; 0x80
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4013      	ands	r3, r2
 800693c:	d00c      	beq.n	8006958 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	2202      	movs	r2, #2
 8006942:	4313      	orrs	r3, r2
 8006944:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2280      	movs	r2, #128	; 0x80
 800694c:	0092      	lsls	r2, r2, #2
 800694e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006950:	2327      	movs	r3, #39	; 0x27
 8006952:	18fb      	adds	r3, r7, r3
 8006954:	2201      	movs	r2, #1
 8006956:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006958:	2327      	movs	r3, #39	; 0x27
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d01d      	beq.n	800699e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	0018      	movs	r0, r3
 8006966:	f7ff fe28 	bl	80065ba <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	490d      	ldr	r1, [pc, #52]	; (80069ac <I2C_IsErrorOccurred+0x1fc>)
 8006976:	400a      	ands	r2, r1
 8006978:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800697e:	6a3b      	ldr	r3, [r7, #32]
 8006980:	431a      	orrs	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2241      	movs	r2, #65	; 0x41
 800698a:	2120      	movs	r1, #32
 800698c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2242      	movs	r2, #66	; 0x42
 8006992:	2100      	movs	r1, #0
 8006994:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2240      	movs	r2, #64	; 0x40
 800699a:	2100      	movs	r1, #0
 800699c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800699e:	2327      	movs	r3, #39	; 0x27
 80069a0:	18fb      	adds	r3, r7, r3
 80069a2:	781b      	ldrb	r3, [r3, #0]
}
 80069a4:	0018      	movs	r0, r3
 80069a6:	46bd      	mov	sp, r7
 80069a8:	b00b      	add	sp, #44	; 0x2c
 80069aa:	bd90      	pop	{r4, r7, pc}
 80069ac:	fe00e800 	.word	0xfe00e800

080069b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80069b0:	b590      	push	{r4, r7, lr}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	0008      	movs	r0, r1
 80069ba:	0011      	movs	r1, r2
 80069bc:	607b      	str	r3, [r7, #4]
 80069be:	240a      	movs	r4, #10
 80069c0:	193b      	adds	r3, r7, r4
 80069c2:	1c02      	adds	r2, r0, #0
 80069c4:	801a      	strh	r2, [r3, #0]
 80069c6:	2009      	movs	r0, #9
 80069c8:	183b      	adds	r3, r7, r0
 80069ca:	1c0a      	adds	r2, r1, #0
 80069cc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069ce:	193b      	adds	r3, r7, r4
 80069d0:	881b      	ldrh	r3, [r3, #0]
 80069d2:	059b      	lsls	r3, r3, #22
 80069d4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069d6:	183b      	adds	r3, r7, r0
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	0419      	lsls	r1, r3, #16
 80069dc:	23ff      	movs	r3, #255	; 0xff
 80069de:	041b      	lsls	r3, r3, #16
 80069e0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069e2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ea:	4313      	orrs	r3, r2
 80069ec:	005b      	lsls	r3, r3, #1
 80069ee:	085b      	lsrs	r3, r3, #1
 80069f0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069fa:	0d51      	lsrs	r1, r2, #21
 80069fc:	2280      	movs	r2, #128	; 0x80
 80069fe:	00d2      	lsls	r2, r2, #3
 8006a00:	400a      	ands	r2, r1
 8006a02:	4907      	ldr	r1, [pc, #28]	; (8006a20 <I2C_TransferConfig+0x70>)
 8006a04:	430a      	orrs	r2, r1
 8006a06:	43d2      	mvns	r2, r2
 8006a08:	401a      	ands	r2, r3
 8006a0a:	0011      	movs	r1, r2
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	430a      	orrs	r2, r1
 8006a14:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006a16:	46c0      	nop			; (mov r8, r8)
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	b007      	add	sp, #28
 8006a1c:	bd90      	pop	{r4, r7, pc}
 8006a1e:	46c0      	nop			; (mov r8, r8)
 8006a20:	03ff63ff 	.word	0x03ff63ff

08006a24 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	000a      	movs	r2, r1
 8006a2e:	1cbb      	adds	r3, r7, #2
 8006a30:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8006a32:	2300      	movs	r3, #0
 8006a34:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006a36:	1cbb      	adds	r3, r7, #2
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	d010      	beq.n	8006a62 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2242      	movs	r2, #66	; 0x42
 8006a44:	4313      	orrs	r3, r2
 8006a46:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2241      	movs	r2, #65	; 0x41
 8006a4c:	5c9b      	ldrb	r3, [r3, r2]
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	001a      	movs	r2, r3
 8006a52:	2328      	movs	r3, #40	; 0x28
 8006a54:	4013      	ands	r3, r2
 8006a56:	2b28      	cmp	r3, #40	; 0x28
 8006a58:	d003      	beq.n	8006a62 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	22b0      	movs	r2, #176	; 0xb0
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006a62:	1cbb      	adds	r3, r7, #2
 8006a64:	881b      	ldrh	r3, [r3, #0]
 8006a66:	2202      	movs	r2, #2
 8006a68:	4013      	ands	r3, r2
 8006a6a:	d010      	beq.n	8006a8e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2244      	movs	r2, #68	; 0x44
 8006a70:	4313      	orrs	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2241      	movs	r2, #65	; 0x41
 8006a78:	5c9b      	ldrb	r3, [r3, r2]
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	001a      	movs	r2, r3
 8006a7e:	2328      	movs	r3, #40	; 0x28
 8006a80:	4013      	ands	r3, r2
 8006a82:	2b28      	cmp	r3, #40	; 0x28
 8006a84:	d003      	beq.n	8006a8e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	22b0      	movs	r2, #176	; 0xb0
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006a8e:	1cbb      	adds	r3, r7, #2
 8006a90:	2200      	movs	r2, #0
 8006a92:	5e9b      	ldrsh	r3, [r3, r2]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	da03      	bge.n	8006aa0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	22b8      	movs	r2, #184	; 0xb8
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006aa0:	1cbb      	adds	r3, r7, #2
 8006aa2:	881b      	ldrh	r3, [r3, #0]
 8006aa4:	2b10      	cmp	r3, #16
 8006aa6:	d103      	bne.n	8006ab0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2290      	movs	r2, #144	; 0x90
 8006aac:	4313      	orrs	r3, r2
 8006aae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006ab0:	1cbb      	adds	r3, r7, #2
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	2b20      	cmp	r3, #32
 8006ab6:	d103      	bne.n	8006ac0 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2220      	movs	r2, #32
 8006abc:	4313      	orrs	r3, r2
 8006abe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006ac0:	1cbb      	adds	r3, r7, #2
 8006ac2:	881b      	ldrh	r3, [r3, #0]
 8006ac4:	2b40      	cmp	r3, #64	; 0x40
 8006ac6:	d103      	bne.n	8006ad0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2240      	movs	r2, #64	; 0x40
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	43d9      	mvns	r1, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	400a      	ands	r2, r1
 8006ae0:	601a      	str	r2, [r3, #0]
}
 8006ae2:	46c0      	nop			; (mov r8, r8)
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	b004      	add	sp, #16
 8006ae8:	bd80      	pop	{r7, pc}
	...

08006aec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2241      	movs	r2, #65	; 0x41
 8006afa:	5c9b      	ldrb	r3, [r3, r2]
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	2b20      	cmp	r3, #32
 8006b00:	d138      	bne.n	8006b74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2240      	movs	r2, #64	; 0x40
 8006b06:	5c9b      	ldrb	r3, [r3, r2]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d101      	bne.n	8006b10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b0c:	2302      	movs	r3, #2
 8006b0e:	e032      	b.n	8006b76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2240      	movs	r2, #64	; 0x40
 8006b14:	2101      	movs	r1, #1
 8006b16:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2241      	movs	r2, #65	; 0x41
 8006b1c:	2124      	movs	r1, #36	; 0x24
 8006b1e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2101      	movs	r1, #1
 8006b2c:	438a      	bics	r2, r1
 8006b2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4911      	ldr	r1, [pc, #68]	; (8006b80 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006b3c:	400a      	ands	r2, r1
 8006b3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6819      	ldr	r1, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2101      	movs	r1, #1
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2241      	movs	r2, #65	; 0x41
 8006b64:	2120      	movs	r1, #32
 8006b66:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2240      	movs	r2, #64	; 0x40
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006b70:	2300      	movs	r3, #0
 8006b72:	e000      	b.n	8006b76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b74:	2302      	movs	r3, #2
  }
}
 8006b76:	0018      	movs	r0, r3
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b002      	add	sp, #8
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	ffffefff 	.word	0xffffefff

08006b84 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2241      	movs	r2, #65	; 0x41
 8006b92:	5c9b      	ldrb	r3, [r3, r2]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d139      	bne.n	8006c0e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2240      	movs	r2, #64	; 0x40
 8006b9e:	5c9b      	ldrb	r3, [r3, r2]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e033      	b.n	8006c10 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2240      	movs	r2, #64	; 0x40
 8006bac:	2101      	movs	r1, #1
 8006bae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2241      	movs	r2, #65	; 0x41
 8006bb4:	2124      	movs	r1, #36	; 0x24
 8006bb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	438a      	bics	r2, r1
 8006bc6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4a11      	ldr	r2, [pc, #68]	; (8006c18 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	021b      	lsls	r3, r3, #8
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2101      	movs	r1, #1
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2241      	movs	r2, #65	; 0x41
 8006bfe:	2120      	movs	r1, #32
 8006c00:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2240      	movs	r2, #64	; 0x40
 8006c06:	2100      	movs	r1, #0
 8006c08:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e000      	b.n	8006c10 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c0e:	2302      	movs	r3, #2
  }
}
 8006c10:	0018      	movs	r0, r3
 8006c12:	46bd      	mov	sp, r7
 8006c14:	b004      	add	sp, #16
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	fffff0ff 	.word	0xfffff0ff

08006c1c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b088      	sub	sp, #32
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e0e5      	b.n	8006dfa <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2235      	movs	r2, #53	; 0x35
 8006c32:	5c9b      	ldrb	r3, [r3, r2]
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d107      	bne.n	8006c4a <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2234      	movs	r2, #52	; 0x34
 8006c3e:	2100      	movs	r1, #0
 8006c40:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	0018      	movs	r0, r3
 8006c46:	f7fd f941 	bl	8003ecc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2235      	movs	r2, #53	; 0x35
 8006c4e:	2102      	movs	r1, #2
 8006c50:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	69da      	ldr	r2, [r3, #28]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4969      	ldr	r1, [pc, #420]	; (8006e04 <HAL_I2S_Init+0x1e8>)
 8006c5e:	400a      	ands	r2, r1
 8006c60:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2202      	movs	r2, #2
 8006c68:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d100      	bne.n	8006c74 <HAL_I2S_Init+0x58>
 8006c72:	e076      	b.n	8006d62 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d102      	bne.n	8006c82 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006c7c:	2310      	movs	r3, #16
 8006c7e:	617b      	str	r3, [r7, #20]
 8006c80:	e001      	b.n	8006c86 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006c82:	2320      	movs	r3, #32
 8006c84:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d802      	bhi.n	8006c94 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8006c94:	2380      	movs	r3, #128	; 0x80
 8006c96:	011b      	lsls	r3, r3, #4
 8006c98:	0018      	movs	r0, r3
 8006c9a:	f001 fa61 	bl	8008160 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c9e:	0003      	movs	r3, r0
 8006ca0:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	691a      	ldr	r2, [r3, #16]
 8006ca6:	2380      	movs	r3, #128	; 0x80
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d131      	bne.n	8006d12 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d016      	beq.n	8006ce4 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	0019      	movs	r1, r3
 8006cbc:	68f8      	ldr	r0, [r7, #12]
 8006cbe:	f7f9 fa21 	bl	8000104 <__udivsi3>
 8006cc2:	0003      	movs	r3, r0
 8006cc4:	001a      	movs	r2, r3
 8006cc6:	0013      	movs	r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	189b      	adds	r3, r3, r2
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	001a      	movs	r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	0019      	movs	r1, r3
 8006cd6:	0010      	movs	r0, r2
 8006cd8:	f7f9 fa14 	bl	8000104 <__udivsi3>
 8006cdc:	0003      	movs	r3, r0
 8006cde:	3305      	adds	r3, #5
 8006ce0:	613b      	str	r3, [r7, #16]
 8006ce2:	e02a      	b.n	8006d3a <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	00db      	lsls	r3, r3, #3
 8006ce8:	0019      	movs	r1, r3
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f7f9 fa0a 	bl	8000104 <__udivsi3>
 8006cf0:	0003      	movs	r3, r0
 8006cf2:	001a      	movs	r2, r3
 8006cf4:	0013      	movs	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	189b      	adds	r3, r3, r2
 8006cfa:	005b      	lsls	r3, r3, #1
 8006cfc:	001a      	movs	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	0019      	movs	r1, r3
 8006d04:	0010      	movs	r0, r2
 8006d06:	f7f9 f9fd 	bl	8000104 <__udivsi3>
 8006d0a:	0003      	movs	r3, r0
 8006d0c:	3305      	adds	r3, #5
 8006d0e:	613b      	str	r3, [r7, #16]
 8006d10:	e013      	b.n	8006d3a <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006d12:	6979      	ldr	r1, [r7, #20]
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7f9 f9f5 	bl	8000104 <__udivsi3>
 8006d1a:	0003      	movs	r3, r0
 8006d1c:	001a      	movs	r2, r3
 8006d1e:	0013      	movs	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	189b      	adds	r3, r3, r2
 8006d24:	005b      	lsls	r3, r3, #1
 8006d26:	001a      	movs	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	695b      	ldr	r3, [r3, #20]
 8006d2c:	0019      	movs	r1, r3
 8006d2e:	0010      	movs	r0, r2
 8006d30:	f7f9 f9e8 	bl	8000104 <__udivsi3>
 8006d34:	0003      	movs	r3, r0
 8006d36:	3305      	adds	r3, #5
 8006d38:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	210a      	movs	r1, #10
 8006d3e:	0018      	movs	r0, r3
 8006d40:	f7f9 f9e0 	bl	8000104 <__udivsi3>
 8006d44:	0003      	movs	r3, r0
 8006d46:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	085b      	lsrs	r3, r3, #1
 8006d58:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	021b      	lsls	r3, r3, #8
 8006d5e:	61bb      	str	r3, [r7, #24]
 8006d60:	e003      	b.n	8006d6a <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006d62:	2302      	movs	r3, #2
 8006d64:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006d66:	2300      	movs	r3, #0
 8006d68:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d902      	bls.n	8006d76 <HAL_I2S_Init+0x15a>
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	2bff      	cmp	r3, #255	; 0xff
 8006d74:	d907      	bls.n	8006d86 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7a:	2210      	movs	r2, #16
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e039      	b.n	8006dfa <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	691a      	ldr	r2, [r3, #16]
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	0011      	movs	r1, r2
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	69fa      	ldr	r2, [r7, #28]
 8006d96:	430a      	orrs	r2, r1
 8006d98:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	4a18      	ldr	r2, [pc, #96]	; (8006e04 <HAL_I2S_Init+0x1e8>)
 8006da2:	401a      	ands	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6859      	ldr	r1, [r3, #4]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	4319      	orrs	r1, r3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	4319      	orrs	r1, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	430b      	orrs	r3, r1
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2180      	movs	r1, #128	; 0x80
 8006dc2:	0109      	lsls	r1, r1, #4
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	2b30      	cmp	r3, #48	; 0x30
 8006dce:	d003      	beq.n	8006dd8 <HAL_I2S_Init+0x1bc>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	2bb0      	cmp	r3, #176	; 0xb0
 8006dd6:	d108      	bne.n	8006dea <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69da      	ldr	r2, [r3, #28]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2180      	movs	r1, #128	; 0x80
 8006de4:	0149      	lsls	r1, r1, #5
 8006de6:	430a      	orrs	r2, r1
 8006de8:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2235      	movs	r2, #53	; 0x35
 8006df4:	2101      	movs	r1, #1
 8006df6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	b008      	add	sp, #32
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	46c0      	nop			; (mov r8, r8)
 8006e04:	fffff040 	.word	0xfffff040

08006e08 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b086      	sub	sp, #24
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	1dbb      	adds	r3, r7, #6
 8006e14:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d003      	beq.n	8006e24 <HAL_I2S_Transmit_DMA+0x1c>
 8006e1c:	1dbb      	adds	r3, r7, #6
 8006e1e:	881b      	ldrh	r3, [r3, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d101      	bne.n	8006e28 <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e091      	b.n	8006f4c <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2234      	movs	r2, #52	; 0x34
 8006e2c:	5c9b      	ldrb	r3, [r3, r2]
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d101      	bne.n	8006e38 <HAL_I2S_Transmit_DMA+0x30>
 8006e34:	2302      	movs	r3, #2
 8006e36:	e089      	b.n	8006f4c <HAL_I2S_Transmit_DMA+0x144>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2234      	movs	r2, #52	; 0x34
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2235      	movs	r2, #53	; 0x35
 8006e44:	5c9b      	ldrb	r3, [r3, r2]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d005      	beq.n	8006e58 <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2234      	movs	r2, #52	; 0x34
 8006e50:	2100      	movs	r1, #0
 8006e52:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8006e54:	2302      	movs	r3, #2
 8006e56:	e079      	b.n	8006f4c <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2235      	movs	r2, #53	; 0x35
 8006e5c:	2103      	movs	r1, #3
 8006e5e:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	68ba      	ldr	r2, [r7, #8]
 8006e6a:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	69db      	ldr	r3, [r3, #28]
 8006e72:	2207      	movs	r2, #7
 8006e74:	4013      	ands	r3, r2
 8006e76:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d002      	beq.n	8006e84 <HAL_I2S_Transmit_DMA+0x7c>
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	2b05      	cmp	r3, #5
 8006e82:	d10c      	bne.n	8006e9e <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006e84:	1dbb      	adds	r3, r7, #6
 8006e86:	881b      	ldrh	r3, [r3, #0]
 8006e88:	18db      	adds	r3, r3, r3
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8006e90:	1dbb      	adds	r3, r7, #6
 8006e92:	881b      	ldrh	r3, [r3, #0]
 8006e94:	18db      	adds	r3, r3, r3
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	845a      	strh	r2, [r3, #34]	; 0x22
 8006e9c:	e007      	b.n	8006eae <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	1dba      	adds	r2, r7, #6
 8006ea2:	8812      	ldrh	r2, [r2, #0]
 8006ea4:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	1dba      	adds	r2, r7, #6
 8006eaa:	8812      	ldrh	r2, [r2, #0]
 8006eac:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb2:	4a28      	ldr	r2, [pc, #160]	; (8006f54 <HAL_I2S_Transmit_DMA+0x14c>)
 8006eb4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eba:	4a27      	ldr	r2, [pc, #156]	; (8006f58 <HAL_I2S_Transmit_DMA+0x150>)
 8006ebc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec2:	4a26      	ldr	r2, [pc, #152]	; (8006f5c <HAL_I2S_Transmit_DMA+0x154>)
 8006ec4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006ece:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006ed6:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8c1b      	ldrh	r3, [r3, #32]
 8006edc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006ede:	f7fe f86f 	bl	8004fc0 <HAL_DMA_Start_IT>
 8006ee2:	1e03      	subs	r3, r0, #0
 8006ee4:	d00f      	beq.n	8006f06 <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eea:	2208      	movs	r2, #8
 8006eec:	431a      	orrs	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2235      	movs	r2, #53	; 0x35
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2234      	movs	r2, #52	; 0x34
 8006efe:	2100      	movs	r1, #0
 8006f00:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e022      	b.n	8006f4c <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	69da      	ldr	r2, [r3, #28]
 8006f0c:	2380      	movs	r3, #128	; 0x80
 8006f0e:	00db      	lsls	r3, r3, #3
 8006f10:	4013      	ands	r3, r2
 8006f12:	d108      	bne.n	8006f26 <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69da      	ldr	r2, [r3, #28]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	2180      	movs	r1, #128	; 0x80
 8006f20:	00c9      	lsls	r1, r1, #3
 8006f22:	430a      	orrs	r2, r1
 8006f24:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	4013      	ands	r3, r2
 8006f30:	d107      	bne.n	8006f42 <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	685a      	ldr	r2, [r3, #4]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2102      	movs	r1, #2
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2234      	movs	r2, #52	; 0x34
 8006f46:	2100      	movs	r1, #0
 8006f48:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8006f4a:	2300      	movs	r3, #0
}
 8006f4c:	0018      	movs	r0, r3
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	b006      	add	sp, #24
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	08007233 	.word	0x08007233
 8006f58:	080071ef 	.word	0x080071ef
 8006f5c:	08007251 	.word	0x08007251

08006f60 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f68:	2317      	movs	r3, #23
 8006f6a:	18fb      	adds	r3, r7, r3
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	701a      	strb	r2, [r3, #0]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	2380      	movs	r3, #128	; 0x80
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d003      	beq.n	8006f84 <HAL_I2S_DMAStop+0x24>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d158      	bne.n	8007036 <HAL_I2S_DMAStop+0xd6>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d010      	beq.n	8006fae <HAL_I2S_DMAStop+0x4e>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f90:	0018      	movs	r0, r3
 8006f92:	f7fe f89b 	bl	80050cc <HAL_DMA_Abort>
 8006f96:	1e03      	subs	r3, r0, #0
 8006f98:	d009      	beq.n	8006fae <HAL_I2S_DMAStop+0x4e>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9e:	2208      	movs	r2, #8
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	639a      	str	r2, [r3, #56]	; 0x38
        errorcode = HAL_ERROR;
 8006fa6:	2317      	movs	r3, #23
 8006fa8:	18fb      	adds	r3, r7, r3
 8006faa:	2201      	movs	r2, #1
 8006fac:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	2364      	movs	r3, #100	; 0x64
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	2102      	movs	r1, #2
 8006fb6:	f000 f9d1 	bl	800735c <I2S_WaitFlagStateUntilTimeout>
 8006fba:	1e03      	subs	r3, r0, #0
 8006fbc:	d00d      	beq.n	8006fda <HAL_I2S_DMAStop+0x7a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	431a      	orrs	r2, r3
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2235      	movs	r2, #53	; 0x35
 8006fce:	2101      	movs	r1, #1
 8006fd0:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8006fd2:	2317      	movs	r3, #23
 8006fd4:	18fb      	adds	r3, r7, r3
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	701a      	strb	r2, [r3, #0]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	2364      	movs	r3, #100	; 0x64
 8006fde:	2200      	movs	r2, #0
 8006fe0:	2180      	movs	r1, #128	; 0x80
 8006fe2:	f000 f9bb 	bl	800735c <I2S_WaitFlagStateUntilTimeout>
 8006fe6:	1e03      	subs	r3, r0, #0
 8006fe8:	d00d      	beq.n	8007006 <HAL_I2S_DMAStop+0xa6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fee:	2201      	movs	r2, #1
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2235      	movs	r2, #53	; 0x35
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8006ffe:	2317      	movs	r3, #23
 8007000:	18fb      	adds	r3, r7, r3
 8007002:	2201      	movs	r2, #1
 8007004:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69da      	ldr	r2, [r3, #28]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4938      	ldr	r1, [pc, #224]	; (80070f4 <HAL_I2S_DMAStop+0x194>)
 8007012:	400a      	ands	r2, r1
 8007014:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007016:	2300      	movs	r3, #0
 8007018:	613b      	str	r3, [r7, #16]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	613b      	str	r3, [r7, #16]
 8007022:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2102      	movs	r1, #2
 8007030:	438a      	bics	r2, r1
 8007032:	605a      	str	r2, [r3, #4]
 8007034:	e053      	b.n	80070de <HAL_I2S_DMAStop+0x17e>

  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	23c0      	movs	r3, #192	; 0xc0
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	429a      	cmp	r2, r3
 8007040:	d005      	beq.n	800704e <HAL_I2S_DMAStop+0xee>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	685a      	ldr	r2, [r3, #4]
 8007046:	2380      	movs	r3, #128	; 0x80
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	429a      	cmp	r2, r3
 800704c:	d147      	bne.n	80070de <HAL_I2S_DMAStop+0x17e>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007052:	2b00      	cmp	r3, #0
 8007054:	d010      	beq.n	8007078 <HAL_I2S_DMAStop+0x118>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800705a:	0018      	movs	r0, r3
 800705c:	f7fe f836 	bl	80050cc <HAL_DMA_Abort>
 8007060:	1e03      	subs	r3, r0, #0
 8007062:	d009      	beq.n	8007078 <HAL_I2S_DMAStop+0x118>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007068:	2208      	movs	r2, #8
 800706a:	431a      	orrs	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	639a      	str	r2, [r3, #56]	; 0x38
        errorcode = HAL_ERROR;
 8007070:	2317      	movs	r3, #23
 8007072:	18fb      	adds	r3, r7, r3
 8007074:	2201      	movs	r2, #1
 8007076:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	69da      	ldr	r2, [r3, #28]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	491c      	ldr	r1, [pc, #112]	; (80070f4 <HAL_I2S_DMAStop+0x194>)
 8007084:	400a      	ands	r2, r1
 8007086:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007088:	2300      	movs	r3, #0
 800708a:	60fb      	str	r3, [r7, #12]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	60fb      	str	r3, [r7, #12]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	60fb      	str	r3, [r7, #12]
 800709c:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2101      	movs	r1, #1
 80070aa:	438a      	bics	r2, r1
 80070ac:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	2380      	movs	r3, #128	; 0x80
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d10e      	bne.n	80070d8 <HAL_I2S_DMAStop+0x178>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070be:	2240      	movs	r2, #64	; 0x40
 80070c0:	431a      	orrs	r2, r3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2235      	movs	r2, #53	; 0x35
 80070ca:	2101      	movs	r1, #1
 80070cc:	5499      	strb	r1, [r3, r2]
      errorcode = HAL_ERROR;
 80070ce:	2317      	movs	r3, #23
 80070d0:	18fb      	adds	r3, r7, r3
 80070d2:	2201      	movs	r2, #1
 80070d4:	701a      	strb	r2, [r3, #0]
 80070d6:	e002      	b.n	80070de <HAL_I2S_DMAStop+0x17e>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2235      	movs	r2, #53	; 0x35
 80070e2:	2101      	movs	r1, #1
 80070e4:	5499      	strb	r1, [r3, r2]

  return errorcode;
 80070e6:	2317      	movs	r3, #23
 80070e8:	18fb      	adds	r3, r7, r3
 80070ea:	781b      	ldrb	r3, [r3, #0]
}
 80070ec:	0018      	movs	r0, r3
 80070ee:	46bd      	mov	sp, r7
 80070f0:	b006      	add	sp, #24
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	fffffbff 	.word	0xfffffbff

080070f8 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	099b      	lsrs	r3, r3, #6
 8007114:	001a      	movs	r2, r3
 8007116:	2301      	movs	r3, #1
 8007118:	4013      	ands	r3, r2
 800711a:	d10e      	bne.n	800713a <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	2201      	movs	r2, #1
 8007120:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007122:	d00a      	beq.n	800713a <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	099b      	lsrs	r3, r3, #6
 8007128:	001a      	movs	r2, r3
 800712a:	2301      	movs	r3, #1
 800712c:	4013      	ands	r3, r2
 800712e:	d004      	beq.n	800713a <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	0018      	movs	r0, r3
 8007134:	f000 f8e2 	bl	80072fc <I2S_Receive_IT>
    return;
 8007138:	e046      	b.n	80071c8 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	085b      	lsrs	r3, r3, #1
 800713e:	001a      	movs	r2, r3
 8007140:	2301      	movs	r3, #1
 8007142:	4013      	ands	r3, r2
 8007144:	d00a      	beq.n	800715c <HAL_I2S_IRQHandler+0x64>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	09db      	lsrs	r3, r3, #7
 800714a:	001a      	movs	r2, r3
 800714c:	2301      	movs	r3, #1
 800714e:	4013      	ands	r3, r2
 8007150:	d004      	beq.n	800715c <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	0018      	movs	r0, r3
 8007156:	f000 f8a2 	bl	800729e <I2S_Transmit_IT>
    return;
 800715a:	e035      	b.n	80071c8 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	095b      	lsrs	r3, r3, #5
 8007160:	001a      	movs	r2, r3
 8007162:	2301      	movs	r3, #1
 8007164:	4013      	ands	r3, r2
 8007166:	d02f      	beq.n	80071c8 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	099b      	lsrs	r3, r3, #6
 800716c:	001a      	movs	r2, r3
 800716e:	2301      	movs	r3, #1
 8007170:	4013      	ands	r3, r2
 8007172:	d00d      	beq.n	8007190 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2160      	movs	r1, #96	; 0x60
 8007180:	438a      	bics	r2, r1
 8007182:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007188:	2202      	movs	r2, #2
 800718a:	431a      	orrs	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	08db      	lsrs	r3, r3, #3
 8007194:	001a      	movs	r2, r3
 8007196:	2301      	movs	r3, #1
 8007198:	4013      	ands	r3, r2
 800719a:	d00d      	beq.n	80071b8 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	21a0      	movs	r1, #160	; 0xa0
 80071a8:	438a      	bics	r2, r1
 80071aa:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b0:	2204      	movs	r2, #4
 80071b2:	431a      	orrs	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2235      	movs	r2, #53	; 0x35
 80071bc:	2101      	movs	r1, #1
 80071be:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	0018      	movs	r0, r3
 80071c4:	f000 f80b 	bl	80071de <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80071c8:	46bd      	mov	sp, r7
 80071ca:	b004      	add	sp, #16
 80071cc:	bd80      	pop	{r7, pc}

080071ce <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b082      	sub	sp, #8
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80071d6:	46c0      	nop			; (mov r8, r8)
 80071d8:	46bd      	mov	sp, r7
 80071da:	b002      	add	sp, #8
 80071dc:	bd80      	pop	{r7, pc}

080071de <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80071de:	b580      	push	{r7, lr}
 80071e0:	b082      	sub	sp, #8
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80071e6:	46c0      	nop			; (mov r8, r8)
 80071e8:	46bd      	mov	sp, r7
 80071ea:	b002      	add	sp, #8
 80071ec:	bd80      	pop	{r7, pc}

080071ee <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b084      	sub	sp, #16
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071fa:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	69db      	ldr	r3, [r3, #28]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10e      	bne.n	8007222 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2102      	movs	r1, #2
 8007210:	438a      	bics	r2, r1
 8007212:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	845a      	strh	r2, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2235      	movs	r2, #53	; 0x35
 800721e:	2101      	movs	r1, #1
 8007220:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	0018      	movs	r0, r3
 8007226:	f7f9 ffdd 	bl	80011e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800722a:	46c0      	nop			; (mov r8, r8)
 800722c:	46bd      	mov	sp, r7
 800722e:	b004      	add	sp, #16
 8007230:	bd80      	pop	{r7, pc}

08007232 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b084      	sub	sp, #16
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	0018      	movs	r0, r3
 8007244:	f7f9 ffc4 	bl	80011d0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007248:	46c0      	nop			; (mov r8, r8)
 800724a:	46bd      	mov	sp, r7
 800724c:	b004      	add	sp, #16
 800724e:	bd80      	pop	{r7, pc}

08007250 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2103      	movs	r1, #3
 800726a:	438a      	bics	r2, r1
 800726c:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	845a      	strh	r2, [r3, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	855a      	strh	r2, [r3, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2235      	movs	r2, #53	; 0x35
 800727e:	2101      	movs	r1, #1
 8007280:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007286:	2208      	movs	r2, #8
 8007288:	431a      	orrs	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	0018      	movs	r0, r3
 8007292:	f7ff ffa4 	bl	80071de <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007296:	46c0      	nop			; (mov r8, r8)
 8007298:	46bd      	mov	sp, r7
 800729a:	b004      	add	sp, #16
 800729c:	bd80      	pop	{r7, pc}

0800729e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b082      	sub	sp, #8
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	69db      	ldr	r3, [r3, #28]
 80072aa:	881a      	ldrh	r2, [r3, #0]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	1c9a      	adds	r2, r3, #2
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	3b01      	subs	r3, #1
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10f      	bne.n	80072f4 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	685a      	ldr	r2, [r3, #4]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	21a0      	movs	r1, #160	; 0xa0
 80072e0:	438a      	bics	r2, r1
 80072e2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2235      	movs	r2, #53	; 0x35
 80072e8:	2101      	movs	r1, #1
 80072ea:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	0018      	movs	r0, r3
 80072f0:	f7f9 ff78 	bl	80011e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80072f4:	46c0      	nop			; (mov r8, r8)
 80072f6:	46bd      	mov	sp, r7
 80072f8:	b002      	add	sp, #8
 80072fa:	bd80      	pop	{r7, pc}

080072fc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730e:	b292      	uxth	r2, r2
 8007310:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007316:	1c9a      	adds	r2, r3, #2
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007320:	b29b      	uxth	r3, r3
 8007322:	3b01      	subs	r3, #1
 8007324:	b29a      	uxth	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800732e:	b29b      	uxth	r3, r3
 8007330:	2b00      	cmp	r3, #0
 8007332:	d10f      	bne.n	8007354 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2160      	movs	r1, #96	; 0x60
 8007340:	438a      	bics	r2, r1
 8007342:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2235      	movs	r2, #53	; 0x35
 8007348:	2101      	movs	r1, #1
 800734a:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	0018      	movs	r0, r3
 8007350:	f7ff ff3d 	bl	80071ce <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007354:	46c0      	nop			; (mov r8, r8)
 8007356:	46bd      	mov	sp, r7
 8007358:	b002      	add	sp, #8
 800735a:	bd80      	pop	{r7, pc}

0800735c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	603b      	str	r3, [r7, #0]
 8007368:	1dfb      	adds	r3, r7, #7
 800736a:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800736c:	f7fd fa1c 	bl	80047a8 <HAL_GetTick>
 8007370:	0003      	movs	r3, r0
 8007372:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007374:	e017      	b.n	80073a6 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	3301      	adds	r3, #1
 800737a:	d014      	beq.n	80073a6 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800737c:	f7fd fa14 	bl	80047a8 <HAL_GetTick>
 8007380:	0002      	movs	r2, r0
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	1ad3      	subs	r3, r2, r3
 8007386:	683a      	ldr	r2, [r7, #0]
 8007388:	429a      	cmp	r2, r3
 800738a:	d902      	bls.n	8007392 <I2S_WaitFlagStateUntilTimeout+0x36>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d109      	bne.n	80073a6 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2235      	movs	r2, #53	; 0x35
 8007396:	2101      	movs	r1, #1
 8007398:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2234      	movs	r2, #52	; 0x34
 800739e:	2100      	movs	r1, #0
 80073a0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e00f      	b.n	80073c6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	4013      	ands	r3, r2
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	425a      	negs	r2, r3
 80073b6:	4153      	adcs	r3, r2
 80073b8:	b2db      	uxtb	r3, r3
 80073ba:	001a      	movs	r2, r3
 80073bc:	1dfb      	adds	r3, r7, #7
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d1d8      	bne.n	8007376 <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	0018      	movs	r0, r3
 80073c8:	46bd      	mov	sp, r7
 80073ca:	b006      	add	sp, #24
 80073cc:	bd80      	pop	{r7, pc}
	...

080073d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80073d8:	4b19      	ldr	r3, [pc, #100]	; (8007440 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a19      	ldr	r2, [pc, #100]	; (8007444 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80073de:	4013      	ands	r3, r2
 80073e0:	0019      	movs	r1, r3
 80073e2:	4b17      	ldr	r3, [pc, #92]	; (8007440 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	430a      	orrs	r2, r1
 80073e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	2380      	movs	r3, #128	; 0x80
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d11f      	bne.n	8007434 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80073f4:	4b14      	ldr	r3, [pc, #80]	; (8007448 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	0013      	movs	r3, r2
 80073fa:	005b      	lsls	r3, r3, #1
 80073fc:	189b      	adds	r3, r3, r2
 80073fe:	005b      	lsls	r3, r3, #1
 8007400:	4912      	ldr	r1, [pc, #72]	; (800744c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007402:	0018      	movs	r0, r3
 8007404:	f7f8 fe7e 	bl	8000104 <__udivsi3>
 8007408:	0003      	movs	r3, r0
 800740a:	3301      	adds	r3, #1
 800740c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800740e:	e008      	b.n	8007422 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3b01      	subs	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	e001      	b.n	8007422 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e009      	b.n	8007436 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007422:	4b07      	ldr	r3, [pc, #28]	; (8007440 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007424:	695a      	ldr	r2, [r3, #20]
 8007426:	2380      	movs	r3, #128	; 0x80
 8007428:	00db      	lsls	r3, r3, #3
 800742a:	401a      	ands	r2, r3
 800742c:	2380      	movs	r3, #128	; 0x80
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	429a      	cmp	r2, r3
 8007432:	d0ed      	beq.n	8007410 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	0018      	movs	r0, r3
 8007438:	46bd      	mov	sp, r7
 800743a:	b004      	add	sp, #16
 800743c:	bd80      	pop	{r7, pc}
 800743e:	46c0      	nop			; (mov r8, r8)
 8007440:	40007000 	.word	0x40007000
 8007444:	fffff9ff 	.word	0xfffff9ff
 8007448:	20000034 	.word	0x20000034
 800744c:	000f4240 	.word	0x000f4240

08007450 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007454:	4b03      	ldr	r3, [pc, #12]	; (8007464 <LL_RCC_GetAPB1Prescaler+0x14>)
 8007456:	689a      	ldr	r2, [r3, #8]
 8007458:	23e0      	movs	r3, #224	; 0xe0
 800745a:	01db      	lsls	r3, r3, #7
 800745c:	4013      	ands	r3, r2
}
 800745e:	0018      	movs	r0, r3
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	40021000 	.word	0x40021000

08007468 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b088      	sub	sp, #32
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e2fe      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2201      	movs	r2, #1
 8007480:	4013      	ands	r3, r2
 8007482:	d100      	bne.n	8007486 <HAL_RCC_OscConfig+0x1e>
 8007484:	e07c      	b.n	8007580 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007486:	4bc3      	ldr	r3, [pc, #780]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	2238      	movs	r2, #56	; 0x38
 800748c:	4013      	ands	r3, r2
 800748e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007490:	4bc0      	ldr	r3, [pc, #768]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	2203      	movs	r2, #3
 8007496:	4013      	ands	r3, r2
 8007498:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	2b10      	cmp	r3, #16
 800749e:	d102      	bne.n	80074a6 <HAL_RCC_OscConfig+0x3e>
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	2b03      	cmp	r3, #3
 80074a4:	d002      	beq.n	80074ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	2b08      	cmp	r3, #8
 80074aa:	d10b      	bne.n	80074c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074ac:	4bb9      	ldr	r3, [pc, #740]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	2380      	movs	r3, #128	; 0x80
 80074b2:	029b      	lsls	r3, r3, #10
 80074b4:	4013      	ands	r3, r2
 80074b6:	d062      	beq.n	800757e <HAL_RCC_OscConfig+0x116>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d15e      	bne.n	800757e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e2d9      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	2380      	movs	r3, #128	; 0x80
 80074ca:	025b      	lsls	r3, r3, #9
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d107      	bne.n	80074e0 <HAL_RCC_OscConfig+0x78>
 80074d0:	4bb0      	ldr	r3, [pc, #704]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	4baf      	ldr	r3, [pc, #700]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80074d6:	2180      	movs	r1, #128	; 0x80
 80074d8:	0249      	lsls	r1, r1, #9
 80074da:	430a      	orrs	r2, r1
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	e020      	b.n	8007522 <HAL_RCC_OscConfig+0xba>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	23a0      	movs	r3, #160	; 0xa0
 80074e6:	02db      	lsls	r3, r3, #11
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d10e      	bne.n	800750a <HAL_RCC_OscConfig+0xa2>
 80074ec:	4ba9      	ldr	r3, [pc, #676]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	4ba8      	ldr	r3, [pc, #672]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80074f2:	2180      	movs	r1, #128	; 0x80
 80074f4:	02c9      	lsls	r1, r1, #11
 80074f6:	430a      	orrs	r2, r1
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	4ba6      	ldr	r3, [pc, #664]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	4ba5      	ldr	r3, [pc, #660]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007500:	2180      	movs	r1, #128	; 0x80
 8007502:	0249      	lsls	r1, r1, #9
 8007504:	430a      	orrs	r2, r1
 8007506:	601a      	str	r2, [r3, #0]
 8007508:	e00b      	b.n	8007522 <HAL_RCC_OscConfig+0xba>
 800750a:	4ba2      	ldr	r3, [pc, #648]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	4ba1      	ldr	r3, [pc, #644]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007510:	49a1      	ldr	r1, [pc, #644]	; (8007798 <HAL_RCC_OscConfig+0x330>)
 8007512:	400a      	ands	r2, r1
 8007514:	601a      	str	r2, [r3, #0]
 8007516:	4b9f      	ldr	r3, [pc, #636]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	4b9e      	ldr	r3, [pc, #632]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800751c:	499f      	ldr	r1, [pc, #636]	; (800779c <HAL_RCC_OscConfig+0x334>)
 800751e:	400a      	ands	r2, r1
 8007520:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d014      	beq.n	8007554 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800752a:	f7fd f93d 	bl	80047a8 <HAL_GetTick>
 800752e:	0003      	movs	r3, r0
 8007530:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007532:	e008      	b.n	8007546 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007534:	f7fd f938 	bl	80047a8 <HAL_GetTick>
 8007538:	0002      	movs	r2, r0
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	2b64      	cmp	r3, #100	; 0x64
 8007540:	d901      	bls.n	8007546 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007542:	2303      	movs	r3, #3
 8007544:	e298      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007546:	4b93      	ldr	r3, [pc, #588]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	2380      	movs	r3, #128	; 0x80
 800754c:	029b      	lsls	r3, r3, #10
 800754e:	4013      	ands	r3, r2
 8007550:	d0f0      	beq.n	8007534 <HAL_RCC_OscConfig+0xcc>
 8007552:	e015      	b.n	8007580 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007554:	f7fd f928 	bl	80047a8 <HAL_GetTick>
 8007558:	0003      	movs	r3, r0
 800755a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800755c:	e008      	b.n	8007570 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800755e:	f7fd f923 	bl	80047a8 <HAL_GetTick>
 8007562:	0002      	movs	r2, r0
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	2b64      	cmp	r3, #100	; 0x64
 800756a:	d901      	bls.n	8007570 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800756c:	2303      	movs	r3, #3
 800756e:	e283      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007570:	4b88      	ldr	r3, [pc, #544]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	2380      	movs	r3, #128	; 0x80
 8007576:	029b      	lsls	r3, r3, #10
 8007578:	4013      	ands	r3, r2
 800757a:	d1f0      	bne.n	800755e <HAL_RCC_OscConfig+0xf6>
 800757c:	e000      	b.n	8007580 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800757e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2202      	movs	r2, #2
 8007586:	4013      	ands	r3, r2
 8007588:	d100      	bne.n	800758c <HAL_RCC_OscConfig+0x124>
 800758a:	e099      	b.n	80076c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800758c:	4b81      	ldr	r3, [pc, #516]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	2238      	movs	r2, #56	; 0x38
 8007592:	4013      	ands	r3, r2
 8007594:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007596:	4b7f      	ldr	r3, [pc, #508]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	2203      	movs	r2, #3
 800759c:	4013      	ands	r3, r2
 800759e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	2b10      	cmp	r3, #16
 80075a4:	d102      	bne.n	80075ac <HAL_RCC_OscConfig+0x144>
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d002      	beq.n	80075b2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d135      	bne.n	800761e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075b2:	4b78      	ldr	r3, [pc, #480]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	2380      	movs	r3, #128	; 0x80
 80075b8:	00db      	lsls	r3, r3, #3
 80075ba:	4013      	ands	r3, r2
 80075bc:	d005      	beq.n	80075ca <HAL_RCC_OscConfig+0x162>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e256      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075ca:	4b72      	ldr	r3, [pc, #456]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	4a74      	ldr	r2, [pc, #464]	; (80077a0 <HAL_RCC_OscConfig+0x338>)
 80075d0:	4013      	ands	r3, r2
 80075d2:	0019      	movs	r1, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	695b      	ldr	r3, [r3, #20]
 80075d8:	021a      	lsls	r2, r3, #8
 80075da:	4b6e      	ldr	r3, [pc, #440]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80075dc:	430a      	orrs	r2, r1
 80075de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d112      	bne.n	800760c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80075e6:	4b6b      	ldr	r3, [pc, #428]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a6e      	ldr	r2, [pc, #440]	; (80077a4 <HAL_RCC_OscConfig+0x33c>)
 80075ec:	4013      	ands	r3, r2
 80075ee:	0019      	movs	r1, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	691a      	ldr	r2, [r3, #16]
 80075f4:	4b67      	ldr	r3, [pc, #412]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80075f6:	430a      	orrs	r2, r1
 80075f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80075fa:	4b66      	ldr	r3, [pc, #408]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	0adb      	lsrs	r3, r3, #11
 8007600:	2207      	movs	r2, #7
 8007602:	4013      	ands	r3, r2
 8007604:	4a68      	ldr	r2, [pc, #416]	; (80077a8 <HAL_RCC_OscConfig+0x340>)
 8007606:	40da      	lsrs	r2, r3
 8007608:	4b68      	ldr	r3, [pc, #416]	; (80077ac <HAL_RCC_OscConfig+0x344>)
 800760a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800760c:	4b68      	ldr	r3, [pc, #416]	; (80077b0 <HAL_RCC_OscConfig+0x348>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	0018      	movs	r0, r3
 8007612:	f7fd f86d 	bl	80046f0 <HAL_InitTick>
 8007616:	1e03      	subs	r3, r0, #0
 8007618:	d051      	beq.n	80076be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e22c      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d030      	beq.n	8007688 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007626:	4b5b      	ldr	r3, [pc, #364]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a5e      	ldr	r2, [pc, #376]	; (80077a4 <HAL_RCC_OscConfig+0x33c>)
 800762c:	4013      	ands	r3, r2
 800762e:	0019      	movs	r1, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	691a      	ldr	r2, [r3, #16]
 8007634:	4b57      	ldr	r3, [pc, #348]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007636:	430a      	orrs	r2, r1
 8007638:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800763a:	4b56      	ldr	r3, [pc, #344]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	4b55      	ldr	r3, [pc, #340]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007640:	2180      	movs	r1, #128	; 0x80
 8007642:	0049      	lsls	r1, r1, #1
 8007644:	430a      	orrs	r2, r1
 8007646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007648:	f7fd f8ae 	bl	80047a8 <HAL_GetTick>
 800764c:	0003      	movs	r3, r0
 800764e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007650:	e008      	b.n	8007664 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007652:	f7fd f8a9 	bl	80047a8 <HAL_GetTick>
 8007656:	0002      	movs	r2, r0
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	2b02      	cmp	r3, #2
 800765e:	d901      	bls.n	8007664 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007660:	2303      	movs	r3, #3
 8007662:	e209      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007664:	4b4b      	ldr	r3, [pc, #300]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	2380      	movs	r3, #128	; 0x80
 800766a:	00db      	lsls	r3, r3, #3
 800766c:	4013      	ands	r3, r2
 800766e:	d0f0      	beq.n	8007652 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007670:	4b48      	ldr	r3, [pc, #288]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	4a4a      	ldr	r2, [pc, #296]	; (80077a0 <HAL_RCC_OscConfig+0x338>)
 8007676:	4013      	ands	r3, r2
 8007678:	0019      	movs	r1, r3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	695b      	ldr	r3, [r3, #20]
 800767e:	021a      	lsls	r2, r3, #8
 8007680:	4b44      	ldr	r3, [pc, #272]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007682:	430a      	orrs	r2, r1
 8007684:	605a      	str	r2, [r3, #4]
 8007686:	e01b      	b.n	80076c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007688:	4b42      	ldr	r3, [pc, #264]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	4b41      	ldr	r3, [pc, #260]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800768e:	4949      	ldr	r1, [pc, #292]	; (80077b4 <HAL_RCC_OscConfig+0x34c>)
 8007690:	400a      	ands	r2, r1
 8007692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007694:	f7fd f888 	bl	80047a8 <HAL_GetTick>
 8007698:	0003      	movs	r3, r0
 800769a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800769c:	e008      	b.n	80076b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800769e:	f7fd f883 	bl	80047a8 <HAL_GetTick>
 80076a2:	0002      	movs	r2, r0
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	1ad3      	subs	r3, r2, r3
 80076a8:	2b02      	cmp	r3, #2
 80076aa:	d901      	bls.n	80076b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80076ac:	2303      	movs	r3, #3
 80076ae:	e1e3      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80076b0:	4b38      	ldr	r3, [pc, #224]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	2380      	movs	r3, #128	; 0x80
 80076b6:	00db      	lsls	r3, r3, #3
 80076b8:	4013      	ands	r3, r2
 80076ba:	d1f0      	bne.n	800769e <HAL_RCC_OscConfig+0x236>
 80076bc:	e000      	b.n	80076c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076be:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2208      	movs	r2, #8
 80076c6:	4013      	ands	r3, r2
 80076c8:	d047      	beq.n	800775a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80076ca:	4b32      	ldr	r3, [pc, #200]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	2238      	movs	r2, #56	; 0x38
 80076d0:	4013      	ands	r3, r2
 80076d2:	2b18      	cmp	r3, #24
 80076d4:	d10a      	bne.n	80076ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80076d6:	4b2f      	ldr	r3, [pc, #188]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80076d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076da:	2202      	movs	r2, #2
 80076dc:	4013      	ands	r3, r2
 80076de:	d03c      	beq.n	800775a <HAL_RCC_OscConfig+0x2f2>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	699b      	ldr	r3, [r3, #24]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d138      	bne.n	800775a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e1c5      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	699b      	ldr	r3, [r3, #24]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d019      	beq.n	8007728 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80076f4:	4b27      	ldr	r3, [pc, #156]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80076f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80076f8:	4b26      	ldr	r3, [pc, #152]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 80076fa:	2101      	movs	r1, #1
 80076fc:	430a      	orrs	r2, r1
 80076fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007700:	f7fd f852 	bl	80047a8 <HAL_GetTick>
 8007704:	0003      	movs	r3, r0
 8007706:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007708:	e008      	b.n	800771c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800770a:	f7fd f84d 	bl	80047a8 <HAL_GetTick>
 800770e:	0002      	movs	r2, r0
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	1ad3      	subs	r3, r2, r3
 8007714:	2b02      	cmp	r3, #2
 8007716:	d901      	bls.n	800771c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007718:	2303      	movs	r3, #3
 800771a:	e1ad      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800771c:	4b1d      	ldr	r3, [pc, #116]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800771e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007720:	2202      	movs	r2, #2
 8007722:	4013      	ands	r3, r2
 8007724:	d0f1      	beq.n	800770a <HAL_RCC_OscConfig+0x2a2>
 8007726:	e018      	b.n	800775a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007728:	4b1a      	ldr	r3, [pc, #104]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800772a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800772c:	4b19      	ldr	r3, [pc, #100]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800772e:	2101      	movs	r1, #1
 8007730:	438a      	bics	r2, r1
 8007732:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007734:	f7fd f838 	bl	80047a8 <HAL_GetTick>
 8007738:	0003      	movs	r3, r0
 800773a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800773c:	e008      	b.n	8007750 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800773e:	f7fd f833 	bl	80047a8 <HAL_GetTick>
 8007742:	0002      	movs	r2, r0
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	2b02      	cmp	r3, #2
 800774a:	d901      	bls.n	8007750 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e193      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007750:	4b10      	ldr	r3, [pc, #64]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007754:	2202      	movs	r2, #2
 8007756:	4013      	ands	r3, r2
 8007758:	d1f1      	bne.n	800773e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2204      	movs	r2, #4
 8007760:	4013      	ands	r3, r2
 8007762:	d100      	bne.n	8007766 <HAL_RCC_OscConfig+0x2fe>
 8007764:	e0c6      	b.n	80078f4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007766:	231f      	movs	r3, #31
 8007768:	18fb      	adds	r3, r7, r3
 800776a:	2200      	movs	r2, #0
 800776c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800776e:	4b09      	ldr	r3, [pc, #36]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	2238      	movs	r2, #56	; 0x38
 8007774:	4013      	ands	r3, r2
 8007776:	2b20      	cmp	r3, #32
 8007778:	d11e      	bne.n	80077b8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800777a:	4b06      	ldr	r3, [pc, #24]	; (8007794 <HAL_RCC_OscConfig+0x32c>)
 800777c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800777e:	2202      	movs	r2, #2
 8007780:	4013      	ands	r3, r2
 8007782:	d100      	bne.n	8007786 <HAL_RCC_OscConfig+0x31e>
 8007784:	e0b6      	b.n	80078f4 <HAL_RCC_OscConfig+0x48c>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d000      	beq.n	8007790 <HAL_RCC_OscConfig+0x328>
 800778e:	e0b1      	b.n	80078f4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e171      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
 8007794:	40021000 	.word	0x40021000
 8007798:	fffeffff 	.word	0xfffeffff
 800779c:	fffbffff 	.word	0xfffbffff
 80077a0:	ffff80ff 	.word	0xffff80ff
 80077a4:	ffffc7ff 	.word	0xffffc7ff
 80077a8:	00f42400 	.word	0x00f42400
 80077ac:	20000034 	.word	0x20000034
 80077b0:	20000038 	.word	0x20000038
 80077b4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80077b8:	4bb1      	ldr	r3, [pc, #708]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80077ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077bc:	2380      	movs	r3, #128	; 0x80
 80077be:	055b      	lsls	r3, r3, #21
 80077c0:	4013      	ands	r3, r2
 80077c2:	d101      	bne.n	80077c8 <HAL_RCC_OscConfig+0x360>
 80077c4:	2301      	movs	r3, #1
 80077c6:	e000      	b.n	80077ca <HAL_RCC_OscConfig+0x362>
 80077c8:	2300      	movs	r3, #0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d011      	beq.n	80077f2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80077ce:	4bac      	ldr	r3, [pc, #688]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80077d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077d2:	4bab      	ldr	r3, [pc, #684]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80077d4:	2180      	movs	r1, #128	; 0x80
 80077d6:	0549      	lsls	r1, r1, #21
 80077d8:	430a      	orrs	r2, r1
 80077da:	63da      	str	r2, [r3, #60]	; 0x3c
 80077dc:	4ba8      	ldr	r3, [pc, #672]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80077de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077e0:	2380      	movs	r3, #128	; 0x80
 80077e2:	055b      	lsls	r3, r3, #21
 80077e4:	4013      	ands	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80077ea:	231f      	movs	r3, #31
 80077ec:	18fb      	adds	r3, r7, r3
 80077ee:	2201      	movs	r2, #1
 80077f0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077f2:	4ba4      	ldr	r3, [pc, #656]	; (8007a84 <HAL_RCC_OscConfig+0x61c>)
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	2380      	movs	r3, #128	; 0x80
 80077f8:	005b      	lsls	r3, r3, #1
 80077fa:	4013      	ands	r3, r2
 80077fc:	d11a      	bne.n	8007834 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077fe:	4ba1      	ldr	r3, [pc, #644]	; (8007a84 <HAL_RCC_OscConfig+0x61c>)
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	4ba0      	ldr	r3, [pc, #640]	; (8007a84 <HAL_RCC_OscConfig+0x61c>)
 8007804:	2180      	movs	r1, #128	; 0x80
 8007806:	0049      	lsls	r1, r1, #1
 8007808:	430a      	orrs	r2, r1
 800780a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800780c:	f7fc ffcc 	bl	80047a8 <HAL_GetTick>
 8007810:	0003      	movs	r3, r0
 8007812:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007814:	e008      	b.n	8007828 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007816:	f7fc ffc7 	bl	80047a8 <HAL_GetTick>
 800781a:	0002      	movs	r2, r0
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	2b02      	cmp	r3, #2
 8007822:	d901      	bls.n	8007828 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e127      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007828:	4b96      	ldr	r3, [pc, #600]	; (8007a84 <HAL_RCC_OscConfig+0x61c>)
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	2380      	movs	r3, #128	; 0x80
 800782e:	005b      	lsls	r3, r3, #1
 8007830:	4013      	ands	r3, r2
 8007832:	d0f0      	beq.n	8007816 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	2b01      	cmp	r3, #1
 800783a:	d106      	bne.n	800784a <HAL_RCC_OscConfig+0x3e2>
 800783c:	4b90      	ldr	r3, [pc, #576]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800783e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007840:	4b8f      	ldr	r3, [pc, #572]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007842:	2101      	movs	r1, #1
 8007844:	430a      	orrs	r2, r1
 8007846:	65da      	str	r2, [r3, #92]	; 0x5c
 8007848:	e01c      	b.n	8007884 <HAL_RCC_OscConfig+0x41c>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	2b05      	cmp	r3, #5
 8007850:	d10c      	bne.n	800786c <HAL_RCC_OscConfig+0x404>
 8007852:	4b8b      	ldr	r3, [pc, #556]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007854:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007856:	4b8a      	ldr	r3, [pc, #552]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007858:	2104      	movs	r1, #4
 800785a:	430a      	orrs	r2, r1
 800785c:	65da      	str	r2, [r3, #92]	; 0x5c
 800785e:	4b88      	ldr	r3, [pc, #544]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007860:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007862:	4b87      	ldr	r3, [pc, #540]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007864:	2101      	movs	r1, #1
 8007866:	430a      	orrs	r2, r1
 8007868:	65da      	str	r2, [r3, #92]	; 0x5c
 800786a:	e00b      	b.n	8007884 <HAL_RCC_OscConfig+0x41c>
 800786c:	4b84      	ldr	r3, [pc, #528]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800786e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007870:	4b83      	ldr	r3, [pc, #524]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007872:	2101      	movs	r1, #1
 8007874:	438a      	bics	r2, r1
 8007876:	65da      	str	r2, [r3, #92]	; 0x5c
 8007878:	4b81      	ldr	r3, [pc, #516]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800787a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800787c:	4b80      	ldr	r3, [pc, #512]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800787e:	2104      	movs	r1, #4
 8007880:	438a      	bics	r2, r1
 8007882:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d014      	beq.n	80078b6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800788c:	f7fc ff8c 	bl	80047a8 <HAL_GetTick>
 8007890:	0003      	movs	r3, r0
 8007892:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007894:	e009      	b.n	80078aa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007896:	f7fc ff87 	bl	80047a8 <HAL_GetTick>
 800789a:	0002      	movs	r2, r0
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	1ad3      	subs	r3, r2, r3
 80078a0:	4a79      	ldr	r2, [pc, #484]	; (8007a88 <HAL_RCC_OscConfig+0x620>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d901      	bls.n	80078aa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80078a6:	2303      	movs	r3, #3
 80078a8:	e0e6      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078aa:	4b75      	ldr	r3, [pc, #468]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80078ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078ae:	2202      	movs	r2, #2
 80078b0:	4013      	ands	r3, r2
 80078b2:	d0f0      	beq.n	8007896 <HAL_RCC_OscConfig+0x42e>
 80078b4:	e013      	b.n	80078de <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078b6:	f7fc ff77 	bl	80047a8 <HAL_GetTick>
 80078ba:	0003      	movs	r3, r0
 80078bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078be:	e009      	b.n	80078d4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078c0:	f7fc ff72 	bl	80047a8 <HAL_GetTick>
 80078c4:	0002      	movs	r2, r0
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	4a6f      	ldr	r2, [pc, #444]	; (8007a88 <HAL_RCC_OscConfig+0x620>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d901      	bls.n	80078d4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	e0d1      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078d4:	4b6a      	ldr	r3, [pc, #424]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80078d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078d8:	2202      	movs	r2, #2
 80078da:	4013      	ands	r3, r2
 80078dc:	d1f0      	bne.n	80078c0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80078de:	231f      	movs	r3, #31
 80078e0:	18fb      	adds	r3, r7, r3
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d105      	bne.n	80078f4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80078e8:	4b65      	ldr	r3, [pc, #404]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80078ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078ec:	4b64      	ldr	r3, [pc, #400]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80078ee:	4967      	ldr	r1, [pc, #412]	; (8007a8c <HAL_RCC_OscConfig+0x624>)
 80078f0:	400a      	ands	r2, r1
 80078f2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	69db      	ldr	r3, [r3, #28]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d100      	bne.n	80078fe <HAL_RCC_OscConfig+0x496>
 80078fc:	e0bb      	b.n	8007a76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80078fe:	4b60      	ldr	r3, [pc, #384]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	2238      	movs	r2, #56	; 0x38
 8007904:	4013      	ands	r3, r2
 8007906:	2b10      	cmp	r3, #16
 8007908:	d100      	bne.n	800790c <HAL_RCC_OscConfig+0x4a4>
 800790a:	e07b      	b.n	8007a04 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	69db      	ldr	r3, [r3, #28]
 8007910:	2b02      	cmp	r3, #2
 8007912:	d156      	bne.n	80079c2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007914:	4b5a      	ldr	r3, [pc, #360]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	4b59      	ldr	r3, [pc, #356]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800791a:	495d      	ldr	r1, [pc, #372]	; (8007a90 <HAL_RCC_OscConfig+0x628>)
 800791c:	400a      	ands	r2, r1
 800791e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007920:	f7fc ff42 	bl	80047a8 <HAL_GetTick>
 8007924:	0003      	movs	r3, r0
 8007926:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007928:	e008      	b.n	800793c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800792a:	f7fc ff3d 	bl	80047a8 <HAL_GetTick>
 800792e:	0002      	movs	r2, r0
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	2b02      	cmp	r3, #2
 8007936:	d901      	bls.n	800793c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8007938:	2303      	movs	r3, #3
 800793a:	e09d      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800793c:	4b50      	ldr	r3, [pc, #320]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	2380      	movs	r3, #128	; 0x80
 8007942:	049b      	lsls	r3, r3, #18
 8007944:	4013      	ands	r3, r2
 8007946:	d1f0      	bne.n	800792a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007948:	4b4d      	ldr	r3, [pc, #308]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	4a51      	ldr	r2, [pc, #324]	; (8007a94 <HAL_RCC_OscConfig+0x62c>)
 800794e:	4013      	ands	r3, r2
 8007950:	0019      	movs	r1, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a1a      	ldr	r2, [r3, #32]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795a:	431a      	orrs	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007960:	021b      	lsls	r3, r3, #8
 8007962:	431a      	orrs	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007968:	431a      	orrs	r2, r3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796e:	431a      	orrs	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007974:	431a      	orrs	r2, r3
 8007976:	4b42      	ldr	r3, [pc, #264]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007978:	430a      	orrs	r2, r1
 800797a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800797c:	4b40      	ldr	r3, [pc, #256]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	4b3f      	ldr	r3, [pc, #252]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007982:	2180      	movs	r1, #128	; 0x80
 8007984:	0449      	lsls	r1, r1, #17
 8007986:	430a      	orrs	r2, r1
 8007988:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800798a:	4b3d      	ldr	r3, [pc, #244]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 800798c:	68da      	ldr	r2, [r3, #12]
 800798e:	4b3c      	ldr	r3, [pc, #240]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007990:	2180      	movs	r1, #128	; 0x80
 8007992:	0549      	lsls	r1, r1, #21
 8007994:	430a      	orrs	r2, r1
 8007996:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007998:	f7fc ff06 	bl	80047a8 <HAL_GetTick>
 800799c:	0003      	movs	r3, r0
 800799e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079a0:	e008      	b.n	80079b4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079a2:	f7fc ff01 	bl	80047a8 <HAL_GetTick>
 80079a6:	0002      	movs	r2, r0
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d901      	bls.n	80079b4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e061      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079b4:	4b32      	ldr	r3, [pc, #200]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	2380      	movs	r3, #128	; 0x80
 80079ba:	049b      	lsls	r3, r3, #18
 80079bc:	4013      	ands	r3, r2
 80079be:	d0f0      	beq.n	80079a2 <HAL_RCC_OscConfig+0x53a>
 80079c0:	e059      	b.n	8007a76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079c2:	4b2f      	ldr	r3, [pc, #188]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	4b2e      	ldr	r3, [pc, #184]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80079c8:	4931      	ldr	r1, [pc, #196]	; (8007a90 <HAL_RCC_OscConfig+0x628>)
 80079ca:	400a      	ands	r2, r1
 80079cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079ce:	f7fc feeb 	bl	80047a8 <HAL_GetTick>
 80079d2:	0003      	movs	r3, r0
 80079d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079d6:	e008      	b.n	80079ea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079d8:	f7fc fee6 	bl	80047a8 <HAL_GetTick>
 80079dc:	0002      	movs	r2, r0
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d901      	bls.n	80079ea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e046      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079ea:	4b25      	ldr	r3, [pc, #148]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	2380      	movs	r3, #128	; 0x80
 80079f0:	049b      	lsls	r3, r3, #18
 80079f2:	4013      	ands	r3, r2
 80079f4:	d1f0      	bne.n	80079d8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80079f6:	4b22      	ldr	r3, [pc, #136]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80079f8:	68da      	ldr	r2, [r3, #12]
 80079fa:	4b21      	ldr	r3, [pc, #132]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 80079fc:	4926      	ldr	r1, [pc, #152]	; (8007a98 <HAL_RCC_OscConfig+0x630>)
 80079fe:	400a      	ands	r2, r1
 8007a00:	60da      	str	r2, [r3, #12]
 8007a02:	e038      	b.n	8007a76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	69db      	ldr	r3, [r3, #28]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d101      	bne.n	8007a10 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e033      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8007a10:	4b1b      	ldr	r3, [pc, #108]	; (8007a80 <HAL_RCC_OscConfig+0x618>)
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	2203      	movs	r2, #3
 8007a1a:	401a      	ands	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a1b      	ldr	r3, [r3, #32]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d126      	bne.n	8007a72 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	2270      	movs	r2, #112	; 0x70
 8007a28:	401a      	ands	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d11f      	bne.n	8007a72 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	23fe      	movs	r3, #254	; 0xfe
 8007a36:	01db      	lsls	r3, r3, #7
 8007a38:	401a      	ands	r2, r3
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a3e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d116      	bne.n	8007a72 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	23f8      	movs	r3, #248	; 0xf8
 8007a48:	039b      	lsls	r3, r3, #14
 8007a4a:	401a      	ands	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d10e      	bne.n	8007a72 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	23e0      	movs	r3, #224	; 0xe0
 8007a58:	051b      	lsls	r3, r3, #20
 8007a5a:	401a      	ands	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d106      	bne.n	8007a72 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	0f5b      	lsrs	r3, r3, #29
 8007a68:	075a      	lsls	r2, r3, #29
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d001      	beq.n	8007a76 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e000      	b.n	8007a78 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	0018      	movs	r0, r3
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	b008      	add	sp, #32
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	40021000 	.word	0x40021000
 8007a84:	40007000 	.word	0x40007000
 8007a88:	00001388 	.word	0x00001388
 8007a8c:	efffffff 	.word	0xefffffff
 8007a90:	feffffff 	.word	0xfeffffff
 8007a94:	11c1808c 	.word	0x11c1808c
 8007a98:	eefefffc 	.word	0xeefefffc

08007a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d101      	bne.n	8007ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e0e9      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ab0:	4b76      	ldr	r3, [pc, #472]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2207      	movs	r2, #7
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d91e      	bls.n	8007afc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007abe:	4b73      	ldr	r3, [pc, #460]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2207      	movs	r2, #7
 8007ac4:	4393      	bics	r3, r2
 8007ac6:	0019      	movs	r1, r3
 8007ac8:	4b70      	ldr	r3, [pc, #448]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ad0:	f7fc fe6a 	bl	80047a8 <HAL_GetTick>
 8007ad4:	0003      	movs	r3, r0
 8007ad6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007ad8:	e009      	b.n	8007aee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ada:	f7fc fe65 	bl	80047a8 <HAL_GetTick>
 8007ade:	0002      	movs	r2, r0
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	4a6a      	ldr	r2, [pc, #424]	; (8007c90 <HAL_RCC_ClockConfig+0x1f4>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d901      	bls.n	8007aee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	e0ca      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007aee:	4b67      	ldr	r3, [pc, #412]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2207      	movs	r2, #7
 8007af4:	4013      	ands	r3, r2
 8007af6:	683a      	ldr	r2, [r7, #0]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d1ee      	bne.n	8007ada <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2202      	movs	r2, #2
 8007b02:	4013      	ands	r3, r2
 8007b04:	d015      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2204      	movs	r2, #4
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	d006      	beq.n	8007b1e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8007b10:	4b60      	ldr	r3, [pc, #384]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b12:	689a      	ldr	r2, [r3, #8]
 8007b14:	4b5f      	ldr	r3, [pc, #380]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b16:	21e0      	movs	r1, #224	; 0xe0
 8007b18:	01c9      	lsls	r1, r1, #7
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b1e:	4b5d      	ldr	r3, [pc, #372]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	4a5d      	ldr	r2, [pc, #372]	; (8007c98 <HAL_RCC_ClockConfig+0x1fc>)
 8007b24:	4013      	ands	r3, r2
 8007b26:	0019      	movs	r1, r3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	689a      	ldr	r2, [r3, #8]
 8007b2c:	4b59      	ldr	r3, [pc, #356]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2201      	movs	r2, #1
 8007b38:	4013      	ands	r3, r2
 8007b3a:	d057      	beq.n	8007bec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d107      	bne.n	8007b54 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b44:	4b53      	ldr	r3, [pc, #332]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	2380      	movs	r3, #128	; 0x80
 8007b4a:	029b      	lsls	r3, r3, #10
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	d12b      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e097      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d107      	bne.n	8007b6c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b5c:	4b4d      	ldr	r3, [pc, #308]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	2380      	movs	r3, #128	; 0x80
 8007b62:	049b      	lsls	r3, r3, #18
 8007b64:	4013      	ands	r3, r2
 8007b66:	d11f      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e08b      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d107      	bne.n	8007b84 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b74:	4b47      	ldr	r3, [pc, #284]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	2380      	movs	r3, #128	; 0x80
 8007b7a:	00db      	lsls	r3, r3, #3
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	d113      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e07f      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	2b03      	cmp	r3, #3
 8007b8a:	d106      	bne.n	8007b9a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b8c:	4b41      	ldr	r3, [pc, #260]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b90:	2202      	movs	r2, #2
 8007b92:	4013      	ands	r3, r2
 8007b94:	d108      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e074      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b9a:	4b3e      	ldr	r3, [pc, #248]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	4013      	ands	r3, r2
 8007ba2:	d101      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e06d      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ba8:	4b3a      	ldr	r3, [pc, #232]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	2207      	movs	r2, #7
 8007bae:	4393      	bics	r3, r2
 8007bb0:	0019      	movs	r1, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685a      	ldr	r2, [r3, #4]
 8007bb6:	4b37      	ldr	r3, [pc, #220]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007bb8:	430a      	orrs	r2, r1
 8007bba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bbc:	f7fc fdf4 	bl	80047a8 <HAL_GetTick>
 8007bc0:	0003      	movs	r3, r0
 8007bc2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bc4:	e009      	b.n	8007bda <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bc6:	f7fc fdef 	bl	80047a8 <HAL_GetTick>
 8007bca:	0002      	movs	r2, r0
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	4a2f      	ldr	r2, [pc, #188]	; (8007c90 <HAL_RCC_ClockConfig+0x1f4>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d901      	bls.n	8007bda <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	e054      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bda:	4b2e      	ldr	r3, [pc, #184]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	2238      	movs	r2, #56	; 0x38
 8007be0:	401a      	ands	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	00db      	lsls	r3, r3, #3
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d1ec      	bne.n	8007bc6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007bec:	4b27      	ldr	r3, [pc, #156]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2207      	movs	r2, #7
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d21e      	bcs.n	8007c38 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bfa:	4b24      	ldr	r3, [pc, #144]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2207      	movs	r2, #7
 8007c00:	4393      	bics	r3, r2
 8007c02:	0019      	movs	r1, r3
 8007c04:	4b21      	ldr	r3, [pc, #132]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007c0c:	f7fc fdcc 	bl	80047a8 <HAL_GetTick>
 8007c10:	0003      	movs	r3, r0
 8007c12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007c14:	e009      	b.n	8007c2a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c16:	f7fc fdc7 	bl	80047a8 <HAL_GetTick>
 8007c1a:	0002      	movs	r2, r0
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	1ad3      	subs	r3, r2, r3
 8007c20:	4a1b      	ldr	r2, [pc, #108]	; (8007c90 <HAL_RCC_ClockConfig+0x1f4>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d901      	bls.n	8007c2a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8007c26:	2303      	movs	r3, #3
 8007c28:	e02c      	b.n	8007c84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007c2a:	4b18      	ldr	r3, [pc, #96]	; (8007c8c <HAL_RCC_ClockConfig+0x1f0>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2207      	movs	r2, #7
 8007c30:	4013      	ands	r3, r2
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d1ee      	bne.n	8007c16 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2204      	movs	r2, #4
 8007c3e:	4013      	ands	r3, r2
 8007c40:	d009      	beq.n	8007c56 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007c42:	4b14      	ldr	r3, [pc, #80]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	4a15      	ldr	r2, [pc, #84]	; (8007c9c <HAL_RCC_ClockConfig+0x200>)
 8007c48:	4013      	ands	r3, r2
 8007c4a:	0019      	movs	r1, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	68da      	ldr	r2, [r3, #12]
 8007c50:	4b10      	ldr	r3, [pc, #64]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007c52:	430a      	orrs	r2, r1
 8007c54:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8007c56:	f000 f829 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 8007c5a:	0001      	movs	r1, r0
 8007c5c:	4b0d      	ldr	r3, [pc, #52]	; (8007c94 <HAL_RCC_ClockConfig+0x1f8>)
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	0a1b      	lsrs	r3, r3, #8
 8007c62:	220f      	movs	r2, #15
 8007c64:	401a      	ands	r2, r3
 8007c66:	4b0e      	ldr	r3, [pc, #56]	; (8007ca0 <HAL_RCC_ClockConfig+0x204>)
 8007c68:	0092      	lsls	r2, r2, #2
 8007c6a:	58d3      	ldr	r3, [r2, r3]
 8007c6c:	221f      	movs	r2, #31
 8007c6e:	4013      	ands	r3, r2
 8007c70:	000a      	movs	r2, r1
 8007c72:	40da      	lsrs	r2, r3
 8007c74:	4b0b      	ldr	r3, [pc, #44]	; (8007ca4 <HAL_RCC_ClockConfig+0x208>)
 8007c76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007c78:	4b0b      	ldr	r3, [pc, #44]	; (8007ca8 <HAL_RCC_ClockConfig+0x20c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f7fc fd37 	bl	80046f0 <HAL_InitTick>
 8007c82:	0003      	movs	r3, r0
}
 8007c84:	0018      	movs	r0, r3
 8007c86:	46bd      	mov	sp, r7
 8007c88:	b004      	add	sp, #16
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	40022000 	.word	0x40022000
 8007c90:	00001388 	.word	0x00001388
 8007c94:	40021000 	.word	0x40021000
 8007c98:	fffff0ff 	.word	0xfffff0ff
 8007c9c:	ffff8fff 	.word	0xffff8fff
 8007ca0:	0801839c 	.word	0x0801839c
 8007ca4:	20000034 	.word	0x20000034
 8007ca8:	20000038 	.word	0x20000038

08007cac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b086      	sub	sp, #24
 8007cb0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cb2:	4b3c      	ldr	r3, [pc, #240]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	2238      	movs	r2, #56	; 0x38
 8007cb8:	4013      	ands	r3, r2
 8007cba:	d10f      	bne.n	8007cdc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8007cbc:	4b39      	ldr	r3, [pc, #228]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	0adb      	lsrs	r3, r3, #11
 8007cc2:	2207      	movs	r2, #7
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	409a      	lsls	r2, r3
 8007cca:	0013      	movs	r3, r2
 8007ccc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8007cce:	6839      	ldr	r1, [r7, #0]
 8007cd0:	4835      	ldr	r0, [pc, #212]	; (8007da8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007cd2:	f7f8 fa17 	bl	8000104 <__udivsi3>
 8007cd6:	0003      	movs	r3, r0
 8007cd8:	613b      	str	r3, [r7, #16]
 8007cda:	e05d      	b.n	8007d98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007cdc:	4b31      	ldr	r3, [pc, #196]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	2238      	movs	r2, #56	; 0x38
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	2b08      	cmp	r3, #8
 8007ce6:	d102      	bne.n	8007cee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007ce8:	4b30      	ldr	r3, [pc, #192]	; (8007dac <HAL_RCC_GetSysClockFreq+0x100>)
 8007cea:	613b      	str	r3, [r7, #16]
 8007cec:	e054      	b.n	8007d98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007cee:	4b2d      	ldr	r3, [pc, #180]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	2238      	movs	r2, #56	; 0x38
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	2b10      	cmp	r3, #16
 8007cf8:	d138      	bne.n	8007d6c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007cfa:	4b2a      	ldr	r3, [pc, #168]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cfc:	68db      	ldr	r3, [r3, #12]
 8007cfe:	2203      	movs	r2, #3
 8007d00:	4013      	ands	r3, r2
 8007d02:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d04:	4b27      	ldr	r3, [pc, #156]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	091b      	lsrs	r3, r3, #4
 8007d0a:	2207      	movs	r2, #7
 8007d0c:	4013      	ands	r3, r2
 8007d0e:	3301      	adds	r3, #1
 8007d10:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2b03      	cmp	r3, #3
 8007d16:	d10d      	bne.n	8007d34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d18:	68b9      	ldr	r1, [r7, #8]
 8007d1a:	4824      	ldr	r0, [pc, #144]	; (8007dac <HAL_RCC_GetSysClockFreq+0x100>)
 8007d1c:	f7f8 f9f2 	bl	8000104 <__udivsi3>
 8007d20:	0003      	movs	r3, r0
 8007d22:	0019      	movs	r1, r3
 8007d24:	4b1f      	ldr	r3, [pc, #124]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	0a1b      	lsrs	r3, r3, #8
 8007d2a:	227f      	movs	r2, #127	; 0x7f
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	434b      	muls	r3, r1
 8007d30:	617b      	str	r3, [r7, #20]
        break;
 8007d32:	e00d      	b.n	8007d50 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8007d34:	68b9      	ldr	r1, [r7, #8]
 8007d36:	481c      	ldr	r0, [pc, #112]	; (8007da8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007d38:	f7f8 f9e4 	bl	8000104 <__udivsi3>
 8007d3c:	0003      	movs	r3, r0
 8007d3e:	0019      	movs	r1, r3
 8007d40:	4b18      	ldr	r3, [pc, #96]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	0a1b      	lsrs	r3, r3, #8
 8007d46:	227f      	movs	r2, #127	; 0x7f
 8007d48:	4013      	ands	r3, r2
 8007d4a:	434b      	muls	r3, r1
 8007d4c:	617b      	str	r3, [r7, #20]
        break;
 8007d4e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007d50:	4b14      	ldr	r3, [pc, #80]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	0f5b      	lsrs	r3, r3, #29
 8007d56:	2207      	movs	r2, #7
 8007d58:	4013      	ands	r3, r2
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8007d5e:	6879      	ldr	r1, [r7, #4]
 8007d60:	6978      	ldr	r0, [r7, #20]
 8007d62:	f7f8 f9cf 	bl	8000104 <__udivsi3>
 8007d66:	0003      	movs	r3, r0
 8007d68:	613b      	str	r3, [r7, #16]
 8007d6a:	e015      	b.n	8007d98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007d6c:	4b0d      	ldr	r3, [pc, #52]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	2238      	movs	r2, #56	; 0x38
 8007d72:	4013      	ands	r3, r2
 8007d74:	2b20      	cmp	r3, #32
 8007d76:	d103      	bne.n	8007d80 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007d78:	2380      	movs	r3, #128	; 0x80
 8007d7a:	021b      	lsls	r3, r3, #8
 8007d7c:	613b      	str	r3, [r7, #16]
 8007d7e:	e00b      	b.n	8007d98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007d80:	4b08      	ldr	r3, [pc, #32]	; (8007da4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	2238      	movs	r2, #56	; 0x38
 8007d86:	4013      	ands	r3, r2
 8007d88:	2b18      	cmp	r3, #24
 8007d8a:	d103      	bne.n	8007d94 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007d8c:	23fa      	movs	r3, #250	; 0xfa
 8007d8e:	01db      	lsls	r3, r3, #7
 8007d90:	613b      	str	r3, [r7, #16]
 8007d92:	e001      	b.n	8007d98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8007d94:	2300      	movs	r3, #0
 8007d96:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007d98:	693b      	ldr	r3, [r7, #16]
}
 8007d9a:	0018      	movs	r0, r3
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	b006      	add	sp, #24
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	46c0      	nop			; (mov r8, r8)
 8007da4:	40021000 	.word	0x40021000
 8007da8:	00f42400 	.word	0x00f42400
 8007dac:	007a1200 	.word	0x007a1200

08007db0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007db4:	4b02      	ldr	r3, [pc, #8]	; (8007dc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8007db6:	681b      	ldr	r3, [r3, #0]
}
 8007db8:	0018      	movs	r0, r3
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	46c0      	nop			; (mov r8, r8)
 8007dc0:	20000034 	.word	0x20000034

08007dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007dc4:	b5b0      	push	{r4, r5, r7, lr}
 8007dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007dc8:	f7ff fff2 	bl	8007db0 <HAL_RCC_GetHCLKFreq>
 8007dcc:	0004      	movs	r4, r0
 8007dce:	f7ff fb3f 	bl	8007450 <LL_RCC_GetAPB1Prescaler>
 8007dd2:	0003      	movs	r3, r0
 8007dd4:	0b1a      	lsrs	r2, r3, #12
 8007dd6:	4b05      	ldr	r3, [pc, #20]	; (8007dec <HAL_RCC_GetPCLK1Freq+0x28>)
 8007dd8:	0092      	lsls	r2, r2, #2
 8007dda:	58d3      	ldr	r3, [r2, r3]
 8007ddc:	221f      	movs	r2, #31
 8007dde:	4013      	ands	r3, r2
 8007de0:	40dc      	lsrs	r4, r3
 8007de2:	0023      	movs	r3, r4
}
 8007de4:	0018      	movs	r0, r3
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bdb0      	pop	{r4, r5, r7, pc}
 8007dea:	46c0      	nop			; (mov r8, r8)
 8007dec:	080183dc 	.word	0x080183dc

08007df0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8007df8:	2313      	movs	r3, #19
 8007dfa:	18fb      	adds	r3, r7, r3
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007e00:	2312      	movs	r3, #18
 8007e02:	18fb      	adds	r3, r7, r3
 8007e04:	2200      	movs	r2, #0
 8007e06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	2380      	movs	r3, #128	; 0x80
 8007e0e:	029b      	lsls	r3, r3, #10
 8007e10:	4013      	ands	r3, r2
 8007e12:	d100      	bne.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007e14:	e0a3      	b.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e16:	2011      	movs	r0, #17
 8007e18:	183b      	adds	r3, r7, r0
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e1e:	4bc3      	ldr	r3, [pc, #780]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e22:	2380      	movs	r3, #128	; 0x80
 8007e24:	055b      	lsls	r3, r3, #21
 8007e26:	4013      	ands	r3, r2
 8007e28:	d110      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e2a:	4bc0      	ldr	r3, [pc, #768]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e2e:	4bbf      	ldr	r3, [pc, #764]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e30:	2180      	movs	r1, #128	; 0x80
 8007e32:	0549      	lsls	r1, r1, #21
 8007e34:	430a      	orrs	r2, r1
 8007e36:	63da      	str	r2, [r3, #60]	; 0x3c
 8007e38:	4bbc      	ldr	r3, [pc, #752]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e3c:	2380      	movs	r3, #128	; 0x80
 8007e3e:	055b      	lsls	r3, r3, #21
 8007e40:	4013      	ands	r3, r2
 8007e42:	60bb      	str	r3, [r7, #8]
 8007e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e46:	183b      	adds	r3, r7, r0
 8007e48:	2201      	movs	r2, #1
 8007e4a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e4c:	4bb8      	ldr	r3, [pc, #736]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	4bb7      	ldr	r3, [pc, #732]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8007e52:	2180      	movs	r1, #128	; 0x80
 8007e54:	0049      	lsls	r1, r1, #1
 8007e56:	430a      	orrs	r2, r1
 8007e58:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e5a:	f7fc fca5 	bl	80047a8 <HAL_GetTick>
 8007e5e:	0003      	movs	r3, r0
 8007e60:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e62:	e00b      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e64:	f7fc fca0 	bl	80047a8 <HAL_GetTick>
 8007e68:	0002      	movs	r2, r0
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d904      	bls.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8007e72:	2313      	movs	r3, #19
 8007e74:	18fb      	adds	r3, r7, r3
 8007e76:	2203      	movs	r2, #3
 8007e78:	701a      	strb	r2, [r3, #0]
        break;
 8007e7a:	e005      	b.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e7c:	4bac      	ldr	r3, [pc, #688]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	2380      	movs	r3, #128	; 0x80
 8007e82:	005b      	lsls	r3, r3, #1
 8007e84:	4013      	ands	r3, r2
 8007e86:	d0ed      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007e88:	2313      	movs	r3, #19
 8007e8a:	18fb      	adds	r3, r7, r3
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d154      	bne.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e92:	4ba6      	ldr	r3, [pc, #664]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e94:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007e96:	23c0      	movs	r3, #192	; 0xc0
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d019      	beq.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ea8:	697a      	ldr	r2, [r7, #20]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d014      	beq.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007eae:	4b9f      	ldr	r3, [pc, #636]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007eb2:	4aa0      	ldr	r2, [pc, #640]	; (8008134 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007eb8:	4b9c      	ldr	r3, [pc, #624]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007eba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007ebc:	4b9b      	ldr	r3, [pc, #620]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ebe:	2180      	movs	r1, #128	; 0x80
 8007ec0:	0249      	lsls	r1, r1, #9
 8007ec2:	430a      	orrs	r2, r1
 8007ec4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ec6:	4b99      	ldr	r3, [pc, #612]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ec8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007eca:	4b98      	ldr	r3, [pc, #608]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ecc:	499a      	ldr	r1, [pc, #616]	; (8008138 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8007ece:	400a      	ands	r2, r1
 8007ed0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007ed2:	4b96      	ldr	r3, [pc, #600]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	2201      	movs	r2, #1
 8007edc:	4013      	ands	r3, r2
 8007ede:	d016      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ee0:	f7fc fc62 	bl	80047a8 <HAL_GetTick>
 8007ee4:	0003      	movs	r3, r0
 8007ee6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ee8:	e00c      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007eea:	f7fc fc5d 	bl	80047a8 <HAL_GetTick>
 8007eee:	0002      	movs	r2, r0
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	1ad3      	subs	r3, r2, r3
 8007ef4:	4a91      	ldr	r2, [pc, #580]	; (800813c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d904      	bls.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8007efa:	2313      	movs	r3, #19
 8007efc:	18fb      	adds	r3, r7, r3
 8007efe:	2203      	movs	r2, #3
 8007f00:	701a      	strb	r2, [r3, #0]
            break;
 8007f02:	e004      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f04:	4b89      	ldr	r3, [pc, #548]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f08:	2202      	movs	r2, #2
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	d0ed      	beq.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8007f0e:	2313      	movs	r3, #19
 8007f10:	18fb      	adds	r3, r7, r3
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10a      	bne.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f18:	4b84      	ldr	r3, [pc, #528]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f1c:	4a85      	ldr	r2, [pc, #532]	; (8008134 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007f1e:	4013      	ands	r3, r2
 8007f20:	0019      	movs	r1, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f26:	4b81      	ldr	r3, [pc, #516]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	65da      	str	r2, [r3, #92]	; 0x5c
 8007f2c:	e00c      	b.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007f2e:	2312      	movs	r3, #18
 8007f30:	18fb      	adds	r3, r7, r3
 8007f32:	2213      	movs	r2, #19
 8007f34:	18ba      	adds	r2, r7, r2
 8007f36:	7812      	ldrb	r2, [r2, #0]
 8007f38:	701a      	strb	r2, [r3, #0]
 8007f3a:	e005      	b.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f3c:	2312      	movs	r3, #18
 8007f3e:	18fb      	adds	r3, r7, r3
 8007f40:	2213      	movs	r2, #19
 8007f42:	18ba      	adds	r2, r7, r2
 8007f44:	7812      	ldrb	r2, [r2, #0]
 8007f46:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007f48:	2311      	movs	r3, #17
 8007f4a:	18fb      	adds	r3, r7, r3
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d105      	bne.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f52:	4b76      	ldr	r3, [pc, #472]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f56:	4b75      	ldr	r3, [pc, #468]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f58:	4979      	ldr	r1, [pc, #484]	; (8008140 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8007f5a:	400a      	ands	r2, r1
 8007f5c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2201      	movs	r2, #1
 8007f64:	4013      	ands	r3, r2
 8007f66:	d009      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f68:	4b70      	ldr	r3, [pc, #448]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f6c:	2203      	movs	r2, #3
 8007f6e:	4393      	bics	r3, r2
 8007f70:	0019      	movs	r1, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	685a      	ldr	r2, [r3, #4]
 8007f76:	4b6d      	ldr	r3, [pc, #436]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2202      	movs	r2, #2
 8007f82:	4013      	ands	r3, r2
 8007f84:	d009      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f86:	4b69      	ldr	r3, [pc, #420]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f8a:	220c      	movs	r2, #12
 8007f8c:	4393      	bics	r3, r2
 8007f8e:	0019      	movs	r1, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	689a      	ldr	r2, [r3, #8]
 8007f94:	4b65      	ldr	r3, [pc, #404]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f96:	430a      	orrs	r2, r1
 8007f98:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2210      	movs	r2, #16
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	d009      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007fa4:	4b61      	ldr	r3, [pc, #388]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fa8:	4a66      	ldr	r2, [pc, #408]	; (8008144 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8007faa:	4013      	ands	r3, r2
 8007fac:	0019      	movs	r1, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68da      	ldr	r2, [r3, #12]
 8007fb2:	4b5e      	ldr	r3, [pc, #376]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fb4:	430a      	orrs	r2, r1
 8007fb6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	2380      	movs	r3, #128	; 0x80
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	d009      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fc4:	4b59      	ldr	r3, [pc, #356]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc8:	4a5f      	ldr	r2, [pc, #380]	; (8008148 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007fca:	4013      	ands	r3, r2
 8007fcc:	0019      	movs	r1, r3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	699a      	ldr	r2, [r3, #24]
 8007fd2:	4b56      	ldr	r3, [pc, #344]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	2380      	movs	r3, #128	; 0x80
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	d009      	beq.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fe4:	4b51      	ldr	r3, [pc, #324]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fe8:	4a58      	ldr	r2, [pc, #352]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007fea:	4013      	ands	r3, r2
 8007fec:	0019      	movs	r1, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	69da      	ldr	r2, [r3, #28]
 8007ff2:	4b4e      	ldr	r3, [pc, #312]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ff4:	430a      	orrs	r2, r1
 8007ff6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	4013      	ands	r3, r2
 8008000:	d009      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008002:	4b4a      	ldr	r3, [pc, #296]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008006:	4a52      	ldr	r2, [pc, #328]	; (8008150 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008008:	4013      	ands	r3, r2
 800800a:	0019      	movs	r1, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	691a      	ldr	r2, [r3, #16]
 8008010:	4b46      	ldr	r3, [pc, #280]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008012:	430a      	orrs	r2, r1
 8008014:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	2380      	movs	r3, #128	; 0x80
 800801c:	01db      	lsls	r3, r3, #7
 800801e:	4013      	ands	r3, r2
 8008020:	d015      	beq.n	800804e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008022:	4b42      	ldr	r3, [pc, #264]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	0899      	lsrs	r1, r3, #2
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a1a      	ldr	r2, [r3, #32]
 800802e:	4b3f      	ldr	r3, [pc, #252]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008030:	430a      	orrs	r2, r1
 8008032:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a1a      	ldr	r2, [r3, #32]
 8008038:	2380      	movs	r3, #128	; 0x80
 800803a:	05db      	lsls	r3, r3, #23
 800803c:	429a      	cmp	r2, r3
 800803e:	d106      	bne.n	800804e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008040:	4b3a      	ldr	r3, [pc, #232]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008042:	68da      	ldr	r2, [r3, #12]
 8008044:	4b39      	ldr	r3, [pc, #228]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008046:	2180      	movs	r1, #128	; 0x80
 8008048:	0249      	lsls	r1, r1, #9
 800804a:	430a      	orrs	r2, r1
 800804c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	2380      	movs	r3, #128	; 0x80
 8008054:	031b      	lsls	r3, r3, #12
 8008056:	4013      	ands	r3, r2
 8008058:	d009      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800805a:	4b34      	ldr	r3, [pc, #208]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800805c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800805e:	2240      	movs	r2, #64	; 0x40
 8008060:	4393      	bics	r3, r2
 8008062:	0019      	movs	r1, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008068:	4b30      	ldr	r3, [pc, #192]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800806a:	430a      	orrs	r2, r1
 800806c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	2380      	movs	r3, #128	; 0x80
 8008074:	039b      	lsls	r3, r3, #14
 8008076:	4013      	ands	r3, r2
 8008078:	d016      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800807a:	4b2c      	ldr	r3, [pc, #176]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800807c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800807e:	4a35      	ldr	r2, [pc, #212]	; (8008154 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008080:	4013      	ands	r3, r2
 8008082:	0019      	movs	r1, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008088:	4b28      	ldr	r3, [pc, #160]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800808a:	430a      	orrs	r2, r1
 800808c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008092:	2380      	movs	r3, #128	; 0x80
 8008094:	03db      	lsls	r3, r3, #15
 8008096:	429a      	cmp	r2, r3
 8008098:	d106      	bne.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800809a:	4b24      	ldr	r3, [pc, #144]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800809c:	68da      	ldr	r2, [r3, #12]
 800809e:	4b23      	ldr	r3, [pc, #140]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080a0:	2180      	movs	r1, #128	; 0x80
 80080a2:	0449      	lsls	r1, r1, #17
 80080a4:	430a      	orrs	r2, r1
 80080a6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	2380      	movs	r3, #128	; 0x80
 80080ae:	03db      	lsls	r3, r3, #15
 80080b0:	4013      	ands	r3, r2
 80080b2:	d016      	beq.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80080b4:	4b1d      	ldr	r3, [pc, #116]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080b8:	4a27      	ldr	r2, [pc, #156]	; (8008158 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80080ba:	4013      	ands	r3, r2
 80080bc:	0019      	movs	r1, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080c2:	4b1a      	ldr	r3, [pc, #104]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080c4:	430a      	orrs	r2, r1
 80080c6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080cc:	2380      	movs	r3, #128	; 0x80
 80080ce:	045b      	lsls	r3, r3, #17
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d106      	bne.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80080d4:	4b15      	ldr	r3, [pc, #84]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080d6:	68da      	ldr	r2, [r3, #12]
 80080d8:	4b14      	ldr	r3, [pc, #80]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080da:	2180      	movs	r1, #128	; 0x80
 80080dc:	0449      	lsls	r1, r1, #17
 80080de:	430a      	orrs	r2, r1
 80080e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	2380      	movs	r3, #128	; 0x80
 80080e8:	011b      	lsls	r3, r3, #4
 80080ea:	4013      	ands	r3, r2
 80080ec:	d016      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80080ee:	4b0f      	ldr	r3, [pc, #60]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080f2:	4a1a      	ldr	r2, [pc, #104]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80080f4:	4013      	ands	r3, r2
 80080f6:	0019      	movs	r1, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	695a      	ldr	r2, [r3, #20]
 80080fc:	4b0b      	ldr	r3, [pc, #44]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80080fe:	430a      	orrs	r2, r1
 8008100:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	695a      	ldr	r2, [r3, #20]
 8008106:	2380      	movs	r3, #128	; 0x80
 8008108:	01db      	lsls	r3, r3, #7
 800810a:	429a      	cmp	r2, r3
 800810c:	d106      	bne.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800810e:	4b07      	ldr	r3, [pc, #28]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008110:	68da      	ldr	r2, [r3, #12]
 8008112:	4b06      	ldr	r3, [pc, #24]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008114:	2180      	movs	r1, #128	; 0x80
 8008116:	0249      	lsls	r1, r1, #9
 8008118:	430a      	orrs	r2, r1
 800811a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800811c:	2312      	movs	r3, #18
 800811e:	18fb      	adds	r3, r7, r3
 8008120:	781b      	ldrb	r3, [r3, #0]
}
 8008122:	0018      	movs	r0, r3
 8008124:	46bd      	mov	sp, r7
 8008126:	b006      	add	sp, #24
 8008128:	bd80      	pop	{r7, pc}
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	40021000 	.word	0x40021000
 8008130:	40007000 	.word	0x40007000
 8008134:	fffffcff 	.word	0xfffffcff
 8008138:	fffeffff 	.word	0xfffeffff
 800813c:	00001388 	.word	0x00001388
 8008140:	efffffff 	.word	0xefffffff
 8008144:	fffff3ff 	.word	0xfffff3ff
 8008148:	fff3ffff 	.word	0xfff3ffff
 800814c:	ffcfffff 	.word	0xffcfffff
 8008150:	ffffcfff 	.word	0xffffcfff
 8008154:	ffbfffff 	.word	0xffbfffff
 8008158:	feffffff 	.word	0xfeffffff
 800815c:	ffff3fff 	.word	0xffff3fff

08008160 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b086      	sub	sp, #24
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008168:	2300      	movs	r3, #0
 800816a:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	2380      	movs	r3, #128	; 0x80
 8008170:	029b      	lsls	r3, r3, #10
 8008172:	429a      	cmp	r2, r3
 8008174:	d136      	bne.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008176:	4bcd      	ldr	r3, [pc, #820]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008178:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800817a:	23c0      	movs	r3, #192	; 0xc0
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	4013      	ands	r3, r2
 8008180:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008182:	4bca      	ldr	r3, [pc, #808]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008186:	2202      	movs	r2, #2
 8008188:	4013      	ands	r3, r2
 800818a:	2b02      	cmp	r3, #2
 800818c:	d108      	bne.n	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	2380      	movs	r3, #128	; 0x80
 8008192:	005b      	lsls	r3, r3, #1
 8008194:	429a      	cmp	r2, r3
 8008196:	d103      	bne.n	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8008198:	2380      	movs	r3, #128	; 0x80
 800819a:	021b      	lsls	r3, r3, #8
 800819c:	617b      	str	r3, [r7, #20]
 800819e:	e31c      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80081a0:	4bc2      	ldr	r3, [pc, #776]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80081a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081a4:	2202      	movs	r2, #2
 80081a6:	4013      	ands	r3, r2
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d108      	bne.n	80081be <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	2380      	movs	r3, #128	; 0x80
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d103      	bne.n	80081be <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 80081b6:	23fa      	movs	r3, #250	; 0xfa
 80081b8:	01db      	lsls	r3, r3, #7
 80081ba:	617b      	str	r3, [r7, #20]
 80081bc:	e30d      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80081be:	4bbb      	ldr	r3, [pc, #748]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	2380      	movs	r3, #128	; 0x80
 80081c4:	029b      	lsls	r3, r3, #10
 80081c6:	401a      	ands	r2, r3
 80081c8:	2380      	movs	r3, #128	; 0x80
 80081ca:	029b      	lsls	r3, r3, #10
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d000      	beq.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 80081d0:	e303      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	23c0      	movs	r3, #192	; 0xc0
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	429a      	cmp	r2, r3
 80081da:	d000      	beq.n	80081de <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 80081dc:	e2fd      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 80081de:	4bb4      	ldr	r3, [pc, #720]	; (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80081e0:	617b      	str	r3, [r7, #20]
 80081e2:	e2fa      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 80081e4:	4bb1      	ldr	r3, [pc, #708]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	2203      	movs	r2, #3
 80081ea:	4013      	ands	r3, r2
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d102      	bne.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 80081f0:	4bb0      	ldr	r3, [pc, #704]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80081f2:	613b      	str	r3, [r7, #16]
 80081f4:	e00a      	b.n	800820c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 80081f6:	4bad      	ldr	r3, [pc, #692]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80081f8:	68db      	ldr	r3, [r3, #12]
 80081fa:	2203      	movs	r2, #3
 80081fc:	4013      	ands	r3, r2
 80081fe:	2b03      	cmp	r3, #3
 8008200:	d102      	bne.n	8008208 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008202:	4bad      	ldr	r3, [pc, #692]	; (80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008204:	613b      	str	r3, [r7, #16]
 8008206:	e001      	b.n	800820c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8008208:	2300      	movs	r3, #0
 800820a:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800820c:	4ba7      	ldr	r3, [pc, #668]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	091b      	lsrs	r3, r3, #4
 8008212:	2207      	movs	r2, #7
 8008214:	4013      	ands	r3, r2
 8008216:	3301      	adds	r3, #1
 8008218:	0019      	movs	r1, r3
 800821a:	6938      	ldr	r0, [r7, #16]
 800821c:	f7f7 ff72 	bl	8000104 <__udivsi3>
 8008220:	0003      	movs	r3, r0
 8008222:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	2380      	movs	r3, #128	; 0x80
 8008228:	03db      	lsls	r3, r3, #15
 800822a:	429a      	cmp	r2, r3
 800822c:	d100      	bne.n	8008230 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 800822e:	e28e      	b.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	2380      	movs	r3, #128	; 0x80
 8008234:	03db      	lsls	r3, r3, #15
 8008236:	429a      	cmp	r2, r3
 8008238:	d900      	bls.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800823a:	e2b7      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	2380      	movs	r3, #128	; 0x80
 8008240:	039b      	lsls	r3, r3, #14
 8008242:	429a      	cmp	r2, r3
 8008244:	d100      	bne.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008246:	e253      	b.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	2380      	movs	r3, #128	; 0x80
 800824c:	039b      	lsls	r3, r3, #14
 800824e:	429a      	cmp	r2, r3
 8008250:	d900      	bls.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008252:	e2ab      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	2380      	movs	r3, #128	; 0x80
 8008258:	031b      	lsls	r3, r3, #12
 800825a:	429a      	cmp	r2, r3
 800825c:	d100      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800825e:	e0b2      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	2380      	movs	r3, #128	; 0x80
 8008264:	031b      	lsls	r3, r3, #12
 8008266:	429a      	cmp	r2, r3
 8008268:	d900      	bls.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800826a:	e29f      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	2380      	movs	r3, #128	; 0x80
 8008270:	01db      	lsls	r3, r3, #7
 8008272:	429a      	cmp	r2, r3
 8008274:	d100      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008276:	e103      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	2380      	movs	r3, #128	; 0x80
 800827c:	01db      	lsls	r3, r3, #7
 800827e:	429a      	cmp	r2, r3
 8008280:	d900      	bls.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008282:	e293      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	2380      	movs	r3, #128	; 0x80
 8008288:	011b      	lsls	r3, r3, #4
 800828a:	429a      	cmp	r2, r3
 800828c:	d100      	bne.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 800828e:	e165      	b.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	2380      	movs	r3, #128	; 0x80
 8008294:	011b      	lsls	r3, r3, #4
 8008296:	429a      	cmp	r2, r3
 8008298:	d900      	bls.n	800829c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800829a:	e287      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	2380      	movs	r3, #128	; 0x80
 80082a0:	00db      	lsls	r3, r3, #3
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d100      	bne.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80082a6:	e1e3      	b.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	2380      	movs	r3, #128	; 0x80
 80082ac:	00db      	lsls	r3, r3, #3
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d900      	bls.n	80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80082b2:	e27b      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	2380      	movs	r3, #128	; 0x80
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d100      	bne.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80082be:	e197      	b.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	2380      	movs	r3, #128	; 0x80
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d900      	bls.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 80082ca:	e26f      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2b20      	cmp	r3, #32
 80082d0:	d100      	bne.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 80082d2:	e118      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2b20      	cmp	r3, #32
 80082d8:	d900      	bls.n	80082dc <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 80082da:	e267      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2b10      	cmp	r3, #16
 80082e0:	d100      	bne.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80082e2:	e093      	b.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2b10      	cmp	r3, #16
 80082e8:	d900      	bls.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80082ea:	e25f      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d003      	beq.n	80082fa <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2b02      	cmp	r3, #2
 80082f6:	d033      	beq.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 80082f8:	e258      	b.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80082fa:	4b6c      	ldr	r3, [pc, #432]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80082fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fe:	2203      	movs	r2, #3
 8008300:	4013      	ands	r3, r2
 8008302:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d104      	bne.n	8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800830a:	f7ff fd5b 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 800830e:	0003      	movs	r3, r0
 8008310:	617b      	str	r3, [r7, #20]
        break;
 8008312:	e24d      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2b01      	cmp	r3, #1
 8008318:	d104      	bne.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 800831a:	f7ff fcc7 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 800831e:	0003      	movs	r3, r0
 8008320:	617b      	str	r3, [r7, #20]
        break;
 8008322:	e245      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008324:	4b61      	ldr	r3, [pc, #388]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	2380      	movs	r3, #128	; 0x80
 800832a:	00db      	lsls	r3, r3, #3
 800832c:	401a      	ands	r2, r3
 800832e:	2380      	movs	r3, #128	; 0x80
 8008330:	00db      	lsls	r3, r3, #3
 8008332:	429a      	cmp	r2, r3
 8008334:	d105      	bne.n	8008342 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2b02      	cmp	r3, #2
 800833a:	d102      	bne.n	8008342 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 800833c:	4b5d      	ldr	r3, [pc, #372]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800833e:	617b      	str	r3, [r7, #20]
        break;
 8008340:	e236      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008342:	4b5a      	ldr	r3, [pc, #360]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008346:	2202      	movs	r2, #2
 8008348:	4013      	ands	r3, r2
 800834a:	2b02      	cmp	r3, #2
 800834c:	d000      	beq.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 800834e:	e22f      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2b03      	cmp	r3, #3
 8008354:	d000      	beq.n	8008358 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008356:	e22b      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8008358:	2380      	movs	r3, #128	; 0x80
 800835a:	021b      	lsls	r3, r3, #8
 800835c:	617b      	str	r3, [r7, #20]
        break;
 800835e:	e227      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008360:	4b52      	ldr	r3, [pc, #328]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008364:	220c      	movs	r2, #12
 8008366:	4013      	ands	r3, r2
 8008368:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d104      	bne.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008370:	f7ff fd28 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 8008374:	0003      	movs	r3, r0
 8008376:	617b      	str	r3, [r7, #20]
        break;
 8008378:	e21c      	b.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2b04      	cmp	r3, #4
 800837e:	d104      	bne.n	800838a <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008380:	f7ff fc94 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 8008384:	0003      	movs	r3, r0
 8008386:	617b      	str	r3, [r7, #20]
        break;
 8008388:	e214      	b.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800838a:	4b48      	ldr	r3, [pc, #288]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	2380      	movs	r3, #128	; 0x80
 8008390:	00db      	lsls	r3, r3, #3
 8008392:	401a      	ands	r2, r3
 8008394:	2380      	movs	r3, #128	; 0x80
 8008396:	00db      	lsls	r3, r3, #3
 8008398:	429a      	cmp	r2, r3
 800839a:	d105      	bne.n	80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2b08      	cmp	r3, #8
 80083a0:	d102      	bne.n	80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 80083a2:	4b44      	ldr	r3, [pc, #272]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80083a4:	617b      	str	r3, [r7, #20]
        break;
 80083a6:	e205      	b.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80083a8:	4b40      	ldr	r3, [pc, #256]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80083aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ac:	2202      	movs	r2, #2
 80083ae:	4013      	ands	r3, r2
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d000      	beq.n	80083b6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80083b4:	e1fe      	b.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2b0c      	cmp	r3, #12
 80083ba:	d000      	beq.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 80083bc:	e1fa      	b.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 80083be:	2380      	movs	r3, #128	; 0x80
 80083c0:	021b      	lsls	r3, r3, #8
 80083c2:	617b      	str	r3, [r7, #20]
        break;
 80083c4:	e1f6      	b.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80083c6:	4b39      	ldr	r3, [pc, #228]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80083c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ca:	2240      	movs	r2, #64	; 0x40
 80083cc:	4013      	ands	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 80083d0:	4b36      	ldr	r3, [pc, #216]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	2380      	movs	r3, #128	; 0x80
 80083d6:	00db      	lsls	r3, r3, #3
 80083d8:	401a      	ands	r2, r3
 80083da:	2380      	movs	r3, #128	; 0x80
 80083dc:	00db      	lsls	r3, r3, #3
 80083de:	429a      	cmp	r2, r3
 80083e0:	d105      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d102      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 80083e8:	4b34      	ldr	r3, [pc, #208]	; (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 80083ea:	617b      	str	r3, [r7, #20]
        break;
 80083ec:	e1e4      	b.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80083ee:	4b2f      	ldr	r3, [pc, #188]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80083f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083f2:	2202      	movs	r2, #2
 80083f4:	4013      	ands	r3, r2
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d000      	beq.n	80083fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 80083fa:	e1dd      	b.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2b40      	cmp	r3, #64	; 0x40
 8008400:	d000      	beq.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008402:	e1d9      	b.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008404:	2380      	movs	r3, #128	; 0x80
 8008406:	021b      	lsls	r3, r3, #8
 8008408:	617b      	str	r3, [r7, #20]
        break;
 800840a:	e1d5      	b.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800840c:	4b27      	ldr	r3, [pc, #156]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800840e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008410:	23c0      	movs	r3, #192	; 0xc0
 8008412:	011b      	lsls	r3, r3, #4
 8008414:	4013      	ands	r3, r2
 8008416:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d104      	bne.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800841e:	f7ff fcd1 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 8008422:	0003      	movs	r3, r0
 8008424:	617b      	str	r3, [r7, #20]
        break;
 8008426:	e1c9      	b.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	2380      	movs	r3, #128	; 0x80
 800842c:	00db      	lsls	r3, r3, #3
 800842e:	429a      	cmp	r2, r3
 8008430:	d104      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008432:	f7ff fc3b 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 8008436:	0003      	movs	r3, r0
 8008438:	617b      	str	r3, [r7, #20]
        break;
 800843a:	e1bf      	b.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800843c:	4b1b      	ldr	r3, [pc, #108]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800843e:	681a      	ldr	r2, [r3, #0]
 8008440:	2380      	movs	r3, #128	; 0x80
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	401a      	ands	r2, r3
 8008446:	2380      	movs	r3, #128	; 0x80
 8008448:	00db      	lsls	r3, r3, #3
 800844a:	429a      	cmp	r2, r3
 800844c:	d107      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	2380      	movs	r3, #128	; 0x80
 8008452:	011b      	lsls	r3, r3, #4
 8008454:	429a      	cmp	r2, r3
 8008456:	d102      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8008458:	4b16      	ldr	r3, [pc, #88]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800845a:	617b      	str	r3, [r7, #20]
        break;
 800845c:	e1ae      	b.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800845e:	4b13      	ldr	r3, [pc, #76]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008462:	2202      	movs	r2, #2
 8008464:	4013      	ands	r3, r2
 8008466:	2b02      	cmp	r3, #2
 8008468:	d000      	beq.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800846a:	e1a7      	b.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800846c:	68fa      	ldr	r2, [r7, #12]
 800846e:	23c0      	movs	r3, #192	; 0xc0
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	429a      	cmp	r2, r3
 8008474:	d000      	beq.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008476:	e1a1      	b.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8008478:	2380      	movs	r3, #128	; 0x80
 800847a:	021b      	lsls	r3, r3, #8
 800847c:	617b      	str	r3, [r7, #20]
        break;
 800847e:	e19d      	b.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008480:	4b0a      	ldr	r3, [pc, #40]	; (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008484:	0f9b      	lsrs	r3, r3, #30
 8008486:	079b      	lsls	r3, r3, #30
 8008488:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d104      	bne.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008490:	f7ff fc0c 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 8008494:	0003      	movs	r3, r0
 8008496:	617b      	str	r3, [r7, #20]
        break;
 8008498:	e192      	b.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	2380      	movs	r3, #128	; 0x80
 800849e:	061b      	lsls	r3, r3, #24
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d10d      	bne.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 80084a4:	4b03      	ldr	r3, [pc, #12]	; (80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80084a6:	617b      	str	r3, [r7, #20]
        break;
 80084a8:	e18a      	b.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80084aa:	46c0      	nop			; (mov r8, r8)
 80084ac:	40021000 	.word	0x40021000
 80084b0:	0003d090 	.word	0x0003d090
 80084b4:	00f42400 	.word	0x00f42400
 80084b8:	007a1200 	.word	0x007a1200
 80084bc:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	2380      	movs	r3, #128	; 0x80
 80084c4:	05db      	lsls	r3, r3, #23
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d000      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 80084ca:	e179      	b.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 80084cc:	4bc5      	ldr	r3, [pc, #788]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084ce:	68da      	ldr	r2, [r3, #12]
 80084d0:	2380      	movs	r3, #128	; 0x80
 80084d2:	025b      	lsls	r3, r3, #9
 80084d4:	4013      	ands	r3, r2
 80084d6:	d100      	bne.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 80084d8:	e172      	b.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80084da:	4bc2      	ldr	r3, [pc, #776]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	0a1b      	lsrs	r3, r3, #8
 80084e0:	227f      	movs	r2, #127	; 0x7f
 80084e2:	4013      	ands	r3, r2
 80084e4:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	435a      	muls	r2, r3
 80084ec:	4bbd      	ldr	r3, [pc, #756]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	0c5b      	lsrs	r3, r3, #17
 80084f2:	211f      	movs	r1, #31
 80084f4:	400b      	ands	r3, r1
 80084f6:	3301      	adds	r3, #1
 80084f8:	0019      	movs	r1, r3
 80084fa:	0010      	movs	r0, r2
 80084fc:	f7f7 fe02 	bl	8000104 <__udivsi3>
 8008500:	0003      	movs	r3, r0
 8008502:	617b      	str	r3, [r7, #20]
        break;
 8008504:	e15c      	b.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008506:	4bb7      	ldr	r3, [pc, #732]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008508:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800850a:	23c0      	movs	r3, #192	; 0xc0
 800850c:	019b      	lsls	r3, r3, #6
 800850e:	4013      	ands	r3, r2
 8008510:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d104      	bne.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008518:	f7ff fc54 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 800851c:	0003      	movs	r3, r0
 800851e:	617b      	str	r3, [r7, #20]
        break;
 8008520:	e150      	b.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	2380      	movs	r3, #128	; 0x80
 8008526:	015b      	lsls	r3, r3, #5
 8008528:	429a      	cmp	r2, r3
 800852a:	d104      	bne.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 800852c:	f7ff fbbe 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 8008530:	0003      	movs	r3, r0
 8008532:	617b      	str	r3, [r7, #20]
        break;
 8008534:	e146      	b.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008536:	4bab      	ldr	r3, [pc, #684]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	2380      	movs	r3, #128	; 0x80
 800853c:	00db      	lsls	r3, r3, #3
 800853e:	401a      	ands	r2, r3
 8008540:	2380      	movs	r3, #128	; 0x80
 8008542:	00db      	lsls	r3, r3, #3
 8008544:	429a      	cmp	r2, r3
 8008546:	d000      	beq.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8008548:	e13c      	b.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	2380      	movs	r3, #128	; 0x80
 800854e:	019b      	lsls	r3, r3, #6
 8008550:	429a      	cmp	r2, r3
 8008552:	d000      	beq.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8008554:	e136      	b.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8008556:	4ba4      	ldr	r3, [pc, #656]	; (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008558:	617b      	str	r3, [r7, #20]
        break;
 800855a:	e133      	b.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 800855c:	4ba1      	ldr	r3, [pc, #644]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800855e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008560:	23c0      	movs	r3, #192	; 0xc0
 8008562:	021b      	lsls	r3, r3, #8
 8008564:	4013      	ands	r3, r2
 8008566:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	2380      	movs	r3, #128	; 0x80
 800856c:	01db      	lsls	r3, r3, #7
 800856e:	429a      	cmp	r2, r3
 8008570:	d11c      	bne.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008572:	4b9c      	ldr	r3, [pc, #624]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008574:	68da      	ldr	r2, [r3, #12]
 8008576:	2380      	movs	r3, #128	; 0x80
 8008578:	025b      	lsls	r3, r3, #9
 800857a:	4013      	ands	r3, r2
 800857c:	d100      	bne.n	8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 800857e:	e123      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008580:	4b98      	ldr	r3, [pc, #608]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	0a1b      	lsrs	r3, r3, #8
 8008586:	227f      	movs	r2, #127	; 0x7f
 8008588:	4013      	ands	r3, r2
 800858a:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	68ba      	ldr	r2, [r7, #8]
 8008590:	435a      	muls	r2, r3
 8008592:	4b94      	ldr	r3, [pc, #592]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	0c5b      	lsrs	r3, r3, #17
 8008598:	211f      	movs	r1, #31
 800859a:	400b      	ands	r3, r1
 800859c:	3301      	adds	r3, #1
 800859e:	0019      	movs	r1, r3
 80085a0:	0010      	movs	r0, r2
 80085a2:	f7f7 fdaf 	bl	8000104 <__udivsi3>
 80085a6:	0003      	movs	r3, r0
 80085a8:	617b      	str	r3, [r7, #20]
        break;
 80085aa:	e10d      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d104      	bne.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 80085b2:	f7ff fb7b 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 80085b6:	0003      	movs	r3, r0
 80085b8:	617b      	str	r3, [r7, #20]
        break;
 80085ba:	e105      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 80085bc:	4b89      	ldr	r3, [pc, #548]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	2380      	movs	r3, #128	; 0x80
 80085c2:	00db      	lsls	r3, r3, #3
 80085c4:	401a      	ands	r2, r3
 80085c6:	2380      	movs	r3, #128	; 0x80
 80085c8:	00db      	lsls	r3, r3, #3
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d107      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	2380      	movs	r3, #128	; 0x80
 80085d2:	021b      	lsls	r3, r3, #8
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d102      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 80085d8:	4b83      	ldr	r3, [pc, #524]	; (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80085da:	617b      	str	r3, [r7, #20]
        break;
 80085dc:	e0f4      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	23c0      	movs	r3, #192	; 0xc0
 80085e2:	021b      	lsls	r3, r3, #8
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d000      	beq.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80085e8:	e0ee      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 80085ea:	4b80      	ldr	r3, [pc, #512]	; (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 80085ec:	617b      	str	r3, [r7, #20]
        break;
 80085ee:	e0eb      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80085f0:	4b7c      	ldr	r3, [pc, #496]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80085f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085f4:	23c0      	movs	r3, #192	; 0xc0
 80085f6:	031b      	lsls	r3, r3, #12
 80085f8:	4013      	ands	r3, r2
 80085fa:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d104      	bne.n	800860c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008602:	f7ff fbdf 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 8008606:	0003      	movs	r3, r0
 8008608:	617b      	str	r3, [r7, #20]
        break;
 800860a:	e0df      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800860c:	4b75      	ldr	r3, [pc, #468]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800860e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008610:	2202      	movs	r2, #2
 8008612:	4013      	ands	r3, r2
 8008614:	2b02      	cmp	r3, #2
 8008616:	d108      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	2380      	movs	r3, #128	; 0x80
 800861c:	02db      	lsls	r3, r3, #11
 800861e:	429a      	cmp	r2, r3
 8008620:	d103      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 8008622:	23fa      	movs	r3, #250	; 0xfa
 8008624:	01db      	lsls	r3, r3, #7
 8008626:	617b      	str	r3, [r7, #20]
 8008628:	e021      	b.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800862a:	4b6e      	ldr	r3, [pc, #440]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	2380      	movs	r3, #128	; 0x80
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	401a      	ands	r2, r3
 8008634:	2380      	movs	r3, #128	; 0x80
 8008636:	00db      	lsls	r3, r3, #3
 8008638:	429a      	cmp	r2, r3
 800863a:	d107      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 800863c:	68fa      	ldr	r2, [r7, #12]
 800863e:	2380      	movs	r3, #128	; 0x80
 8008640:	031b      	lsls	r3, r3, #12
 8008642:	429a      	cmp	r2, r3
 8008644:	d102      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 8008646:	4b68      	ldr	r3, [pc, #416]	; (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008648:	617b      	str	r3, [r7, #20]
 800864a:	e010      	b.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800864c:	4b65      	ldr	r3, [pc, #404]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800864e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008650:	2202      	movs	r2, #2
 8008652:	4013      	ands	r3, r2
 8008654:	2b02      	cmp	r3, #2
 8008656:	d000      	beq.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008658:	e0b8      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	23c0      	movs	r3, #192	; 0xc0
 800865e:	031b      	lsls	r3, r3, #12
 8008660:	429a      	cmp	r2, r3
 8008662:	d000      	beq.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008664:	e0b2      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 8008666:	2380      	movs	r3, #128	; 0x80
 8008668:	021b      	lsls	r3, r3, #8
 800866a:	617b      	str	r3, [r7, #20]
        break;
 800866c:	e0ae      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800866e:	e0ad      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008670:	4b5c      	ldr	r3, [pc, #368]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008672:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008674:	23c0      	movs	r3, #192	; 0xc0
 8008676:	039b      	lsls	r3, r3, #14
 8008678:	4013      	ands	r3, r2
 800867a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d104      	bne.n	800868c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008682:	f7ff fb9f 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 8008686:	0003      	movs	r3, r0
 8008688:	617b      	str	r3, [r7, #20]
        break;
 800868a:	e0a1      	b.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800868c:	4b55      	ldr	r3, [pc, #340]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800868e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008690:	2202      	movs	r2, #2
 8008692:	4013      	ands	r3, r2
 8008694:	2b02      	cmp	r3, #2
 8008696:	d108      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	2380      	movs	r3, #128	; 0x80
 800869c:	035b      	lsls	r3, r3, #13
 800869e:	429a      	cmp	r2, r3
 80086a0:	d103      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 80086a2:	23fa      	movs	r3, #250	; 0xfa
 80086a4:	01db      	lsls	r3, r3, #7
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	e021      	b.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80086aa:	4b4e      	ldr	r3, [pc, #312]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	2380      	movs	r3, #128	; 0x80
 80086b0:	00db      	lsls	r3, r3, #3
 80086b2:	401a      	ands	r2, r3
 80086b4:	2380      	movs	r3, #128	; 0x80
 80086b6:	00db      	lsls	r3, r3, #3
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d107      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	2380      	movs	r3, #128	; 0x80
 80086c0:	039b      	lsls	r3, r3, #14
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d102      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 80086c6:	4b48      	ldr	r3, [pc, #288]	; (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80086c8:	617b      	str	r3, [r7, #20]
 80086ca:	e010      	b.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80086cc:	4b45      	ldr	r3, [pc, #276]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086d0:	2202      	movs	r2, #2
 80086d2:	4013      	ands	r3, r2
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d000      	beq.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80086d8:	e07a      	b.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	23c0      	movs	r3, #192	; 0xc0
 80086de:	039b      	lsls	r3, r3, #14
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d000      	beq.n	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 80086e4:	e074      	b.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 80086e6:	2380      	movs	r3, #128	; 0x80
 80086e8:	021b      	lsls	r3, r3, #8
 80086ea:	617b      	str	r3, [r7, #20]
        break;
 80086ec:	e070      	b.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 80086ee:	e06f      	b.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 80086f0:	4b3c      	ldr	r3, [pc, #240]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80086f4:	2380      	movs	r3, #128	; 0x80
 80086f6:	03db      	lsls	r3, r3, #15
 80086f8:	4013      	ands	r3, r2
 80086fa:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	2380      	movs	r3, #128	; 0x80
 8008700:	03db      	lsls	r3, r3, #15
 8008702:	429a      	cmp	r2, r3
 8008704:	d11b      	bne.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8008706:	4b37      	ldr	r3, [pc, #220]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008708:	68da      	ldr	r2, [r3, #12]
 800870a:	2380      	movs	r3, #128	; 0x80
 800870c:	045b      	lsls	r3, r3, #17
 800870e:	4013      	ands	r3, r2
 8008710:	d060      	beq.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008712:	4b34      	ldr	r3, [pc, #208]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	0a1b      	lsrs	r3, r3, #8
 8008718:	227f      	movs	r2, #127	; 0x7f
 800871a:	4013      	ands	r3, r2
 800871c:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	68ba      	ldr	r2, [r7, #8]
 8008722:	435a      	muls	r2, r3
 8008724:	4b2f      	ldr	r3, [pc, #188]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	0e5b      	lsrs	r3, r3, #25
 800872a:	2107      	movs	r1, #7
 800872c:	400b      	ands	r3, r1
 800872e:	3301      	adds	r3, #1
 8008730:	0019      	movs	r1, r3
 8008732:	0010      	movs	r0, r2
 8008734:	f7f7 fce6 	bl	8000104 <__udivsi3>
 8008738:	0003      	movs	r3, r0
 800873a:	617b      	str	r3, [r7, #20]
        break;
 800873c:	e04a      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d147      	bne.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008744:	f7ff fb3e 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 8008748:	0003      	movs	r3, r0
 800874a:	617b      	str	r3, [r7, #20]
        break;
 800874c:	e042      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 800874e:	4b25      	ldr	r3, [pc, #148]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008750:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008752:	2380      	movs	r3, #128	; 0x80
 8008754:	045b      	lsls	r3, r3, #17
 8008756:	4013      	ands	r3, r2
 8008758:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	2380      	movs	r3, #128	; 0x80
 800875e:	045b      	lsls	r3, r3, #17
 8008760:	429a      	cmp	r2, r3
 8008762:	d11b      	bne.n	800879c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8008764:	4b1f      	ldr	r3, [pc, #124]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008766:	68da      	ldr	r2, [r3, #12]
 8008768:	2380      	movs	r3, #128	; 0x80
 800876a:	045b      	lsls	r3, r3, #17
 800876c:	4013      	ands	r3, r2
 800876e:	d033      	beq.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008770:	4b1c      	ldr	r3, [pc, #112]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	0a1b      	lsrs	r3, r3, #8
 8008776:	227f      	movs	r2, #127	; 0x7f
 8008778:	4013      	ands	r3, r2
 800877a:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	435a      	muls	r2, r3
 8008782:	4b18      	ldr	r3, [pc, #96]	; (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008784:	68db      	ldr	r3, [r3, #12]
 8008786:	0e5b      	lsrs	r3, r3, #25
 8008788:	2107      	movs	r1, #7
 800878a:	400b      	ands	r3, r1
 800878c:	3301      	adds	r3, #1
 800878e:	0019      	movs	r1, r3
 8008790:	0010      	movs	r0, r2
 8008792:	f7f7 fcb7 	bl	8000104 <__udivsi3>
 8008796:	0003      	movs	r3, r0
 8008798:	617b      	str	r3, [r7, #20]
        break;
 800879a:	e01d      	b.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d11a      	bne.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 80087a2:	f7ff fb0f 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 80087a6:	0003      	movs	r3, r0
 80087a8:	617b      	str	r3, [r7, #20]
        break;
 80087aa:	e015      	b.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 80087ac:	46c0      	nop			; (mov r8, r8)
 80087ae:	e014      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087b0:	46c0      	nop			; (mov r8, r8)
 80087b2:	e012      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087b4:	46c0      	nop			; (mov r8, r8)
 80087b6:	e010      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087b8:	46c0      	nop			; (mov r8, r8)
 80087ba:	e00e      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087bc:	46c0      	nop			; (mov r8, r8)
 80087be:	e00c      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087c0:	46c0      	nop			; (mov r8, r8)
 80087c2:	e00a      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087c4:	46c0      	nop			; (mov r8, r8)
 80087c6:	e008      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087c8:	46c0      	nop			; (mov r8, r8)
 80087ca:	e006      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087cc:	46c0      	nop			; (mov r8, r8)
 80087ce:	e004      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087d0:	46c0      	nop			; (mov r8, r8)
 80087d2:	e002      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087d4:	46c0      	nop			; (mov r8, r8)
 80087d6:	e000      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80087d8:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 80087da:	697b      	ldr	r3, [r7, #20]
}
 80087dc:	0018      	movs	r0, r3
 80087de:	46bd      	mov	sp, r7
 80087e0:	b006      	add	sp, #24
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	40021000 	.word	0x40021000
 80087e8:	00f42400 	.word	0x00f42400
 80087ec:	0000bb80 	.word	0x0000bb80

080087f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d101      	bne.n	8008802 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e0a8      	b.n	8008954 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008806:	2b00      	cmp	r3, #0
 8008808:	d109      	bne.n	800881e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	685a      	ldr	r2, [r3, #4]
 800880e:	2382      	movs	r3, #130	; 0x82
 8008810:	005b      	lsls	r3, r3, #1
 8008812:	429a      	cmp	r2, r3
 8008814:	d009      	beq.n	800882a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	61da      	str	r2, [r3, #28]
 800881c:	e005      	b.n	800882a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	225d      	movs	r2, #93	; 0x5d
 8008834:	5c9b      	ldrb	r3, [r3, r2]
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b00      	cmp	r3, #0
 800883a:	d107      	bne.n	800884c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	225c      	movs	r2, #92	; 0x5c
 8008840:	2100      	movs	r1, #0
 8008842:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	0018      	movs	r0, r3
 8008848:	f7fb fc00 	bl	800404c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	225d      	movs	r2, #93	; 0x5d
 8008850:	2102      	movs	r1, #2
 8008852:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2140      	movs	r1, #64	; 0x40
 8008860:	438a      	bics	r2, r1
 8008862:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	68da      	ldr	r2, [r3, #12]
 8008868:	23e0      	movs	r3, #224	; 0xe0
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	429a      	cmp	r2, r3
 800886e:	d902      	bls.n	8008876 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008870:	2300      	movs	r3, #0
 8008872:	60fb      	str	r3, [r7, #12]
 8008874:	e002      	b.n	800887c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008876:	2380      	movs	r3, #128	; 0x80
 8008878:	015b      	lsls	r3, r3, #5
 800887a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	68da      	ldr	r2, [r3, #12]
 8008880:	23f0      	movs	r3, #240	; 0xf0
 8008882:	011b      	lsls	r3, r3, #4
 8008884:	429a      	cmp	r2, r3
 8008886:	d008      	beq.n	800889a <HAL_SPI_Init+0xaa>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	68da      	ldr	r2, [r3, #12]
 800888c:	23e0      	movs	r3, #224	; 0xe0
 800888e:	00db      	lsls	r3, r3, #3
 8008890:	429a      	cmp	r2, r3
 8008892:	d002      	beq.n	800889a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	685a      	ldr	r2, [r3, #4]
 800889e:	2382      	movs	r3, #130	; 0x82
 80088a0:	005b      	lsls	r3, r3, #1
 80088a2:	401a      	ands	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6899      	ldr	r1, [r3, #8]
 80088a8:	2384      	movs	r3, #132	; 0x84
 80088aa:	021b      	lsls	r3, r3, #8
 80088ac:	400b      	ands	r3, r1
 80088ae:	431a      	orrs	r2, r3
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	691b      	ldr	r3, [r3, #16]
 80088b4:	2102      	movs	r1, #2
 80088b6:	400b      	ands	r3, r1
 80088b8:	431a      	orrs	r2, r3
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	695b      	ldr	r3, [r3, #20]
 80088be:	2101      	movs	r1, #1
 80088c0:	400b      	ands	r3, r1
 80088c2:	431a      	orrs	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6999      	ldr	r1, [r3, #24]
 80088c8:	2380      	movs	r3, #128	; 0x80
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	400b      	ands	r3, r1
 80088ce:	431a      	orrs	r2, r3
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	69db      	ldr	r3, [r3, #28]
 80088d4:	2138      	movs	r1, #56	; 0x38
 80088d6:	400b      	ands	r3, r1
 80088d8:	431a      	orrs	r2, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a1b      	ldr	r3, [r3, #32]
 80088de:	2180      	movs	r1, #128	; 0x80
 80088e0:	400b      	ands	r3, r1
 80088e2:	431a      	orrs	r2, r3
 80088e4:	0011      	movs	r1, r2
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088ea:	2380      	movs	r3, #128	; 0x80
 80088ec:	019b      	lsls	r3, r3, #6
 80088ee:	401a      	ands	r2, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	430a      	orrs	r2, r1
 80088f6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	699b      	ldr	r3, [r3, #24]
 80088fc:	0c1b      	lsrs	r3, r3, #16
 80088fe:	2204      	movs	r2, #4
 8008900:	401a      	ands	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008906:	2110      	movs	r1, #16
 8008908:	400b      	ands	r3, r1
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008910:	2108      	movs	r1, #8
 8008912:	400b      	ands	r3, r1
 8008914:	431a      	orrs	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	68d9      	ldr	r1, [r3, #12]
 800891a:	23f0      	movs	r3, #240	; 0xf0
 800891c:	011b      	lsls	r3, r3, #4
 800891e:	400b      	ands	r3, r1
 8008920:	431a      	orrs	r2, r3
 8008922:	0011      	movs	r1, r2
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	2380      	movs	r3, #128	; 0x80
 8008928:	015b      	lsls	r3, r3, #5
 800892a:	401a      	ands	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	430a      	orrs	r2, r1
 8008932:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	69da      	ldr	r2, [r3, #28]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4907      	ldr	r1, [pc, #28]	; (800895c <HAL_SPI_Init+0x16c>)
 8008940:	400a      	ands	r2, r1
 8008942:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	225d      	movs	r2, #93	; 0x5d
 800894e:	2101      	movs	r1, #1
 8008950:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	0018      	movs	r0, r3
 8008956:	46bd      	mov	sp, r7
 8008958:	b004      	add	sp, #16
 800895a:	bd80      	pop	{r7, pc}
 800895c:	fffff7ff 	.word	0xfffff7ff

08008960 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b088      	sub	sp, #32
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	603b      	str	r3, [r7, #0]
 800896c:	1dbb      	adds	r3, r7, #6
 800896e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008970:	231f      	movs	r3, #31
 8008972:	18fb      	adds	r3, r7, r3
 8008974:	2200      	movs	r2, #0
 8008976:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	225c      	movs	r2, #92	; 0x5c
 800897c:	5c9b      	ldrb	r3, [r3, r2]
 800897e:	2b01      	cmp	r3, #1
 8008980:	d101      	bne.n	8008986 <HAL_SPI_Transmit+0x26>
 8008982:	2302      	movs	r3, #2
 8008984:	e140      	b.n	8008c08 <HAL_SPI_Transmit+0x2a8>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	225c      	movs	r2, #92	; 0x5c
 800898a:	2101      	movs	r1, #1
 800898c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800898e:	f7fb ff0b 	bl	80047a8 <HAL_GetTick>
 8008992:	0003      	movs	r3, r0
 8008994:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008996:	2316      	movs	r3, #22
 8008998:	18fb      	adds	r3, r7, r3
 800899a:	1dba      	adds	r2, r7, #6
 800899c:	8812      	ldrh	r2, [r2, #0]
 800899e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	225d      	movs	r2, #93	; 0x5d
 80089a4:	5c9b      	ldrb	r3, [r3, r2]
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d004      	beq.n	80089b6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80089ac:	231f      	movs	r3, #31
 80089ae:	18fb      	adds	r3, r7, r3
 80089b0:	2202      	movs	r2, #2
 80089b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80089b4:	e11d      	b.n	8008bf2 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d003      	beq.n	80089c4 <HAL_SPI_Transmit+0x64>
 80089bc:	1dbb      	adds	r3, r7, #6
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d104      	bne.n	80089ce <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80089c4:	231f      	movs	r3, #31
 80089c6:	18fb      	adds	r3, r7, r3
 80089c8:	2201      	movs	r2, #1
 80089ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80089cc:	e111      	b.n	8008bf2 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	225d      	movs	r2, #93	; 0x5d
 80089d2:	2103      	movs	r1, #3
 80089d4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	68ba      	ldr	r2, [r7, #8]
 80089e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	1dba      	adds	r2, r7, #6
 80089e6:	8812      	ldrh	r2, [r2, #0]
 80089e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	1dba      	adds	r2, r7, #6
 80089ee:	8812      	ldrh	r2, [r2, #0]
 80089f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2200      	movs	r2, #0
 80089f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2244      	movs	r2, #68	; 0x44
 80089fc:	2100      	movs	r1, #0
 80089fe:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2246      	movs	r2, #70	; 0x46
 8008a04:	2100      	movs	r1, #0
 8008a06:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	689a      	ldr	r2, [r3, #8]
 8008a18:	2380      	movs	r3, #128	; 0x80
 8008a1a:	021b      	lsls	r3, r3, #8
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d110      	bne.n	8008a42 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2140      	movs	r1, #64	; 0x40
 8008a2c:	438a      	bics	r2, r1
 8008a2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2180      	movs	r1, #128	; 0x80
 8008a3c:	01c9      	lsls	r1, r1, #7
 8008a3e:	430a      	orrs	r2, r1
 8008a40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2240      	movs	r2, #64	; 0x40
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	2b40      	cmp	r3, #64	; 0x40
 8008a4e:	d007      	beq.n	8008a60 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2140      	movs	r1, #64	; 0x40
 8008a5c:	430a      	orrs	r2, r1
 8008a5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	68da      	ldr	r2, [r3, #12]
 8008a64:	23e0      	movs	r3, #224	; 0xe0
 8008a66:	00db      	lsls	r3, r3, #3
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d94e      	bls.n	8008b0a <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d004      	beq.n	8008a7e <HAL_SPI_Transmit+0x11e>
 8008a74:	2316      	movs	r3, #22
 8008a76:	18fb      	adds	r3, r7, r3
 8008a78:	881b      	ldrh	r3, [r3, #0]
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d13f      	bne.n	8008afe <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a82:	881a      	ldrh	r2, [r3, #0]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8e:	1c9a      	adds	r2, r3, #2
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008aa2:	e02c      	b.n	8008afe <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	2202      	movs	r2, #2
 8008aac:	4013      	ands	r3, r2
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d112      	bne.n	8008ad8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ab6:	881a      	ldrh	r2, [r3, #0]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac2:	1c9a      	adds	r2, r3, #2
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ad6:	e012      	b.n	8008afe <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ad8:	f7fb fe66 	bl	80047a8 <HAL_GetTick>
 8008adc:	0002      	movs	r2, r0
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d802      	bhi.n	8008aee <HAL_SPI_Transmit+0x18e>
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	3301      	adds	r3, #1
 8008aec:	d102      	bne.n	8008af4 <HAL_SPI_Transmit+0x194>
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d104      	bne.n	8008afe <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8008af4:	231f      	movs	r3, #31
 8008af6:	18fb      	adds	r3, r7, r3
 8008af8:	2203      	movs	r2, #3
 8008afa:	701a      	strb	r2, [r3, #0]
          goto error;
 8008afc:	e079      	b.n	8008bf2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d1cd      	bne.n	8008aa4 <HAL_SPI_Transmit+0x144>
 8008b08:	e04f      	b.n	8008baa <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d004      	beq.n	8008b1c <HAL_SPI_Transmit+0x1bc>
 8008b12:	2316      	movs	r3, #22
 8008b14:	18fb      	adds	r3, r7, r3
 8008b16:	881b      	ldrh	r3, [r3, #0]
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d141      	bne.n	8008ba0 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	330c      	adds	r3, #12
 8008b26:	7812      	ldrb	r2, [r2, #0]
 8008b28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b2e:	1c5a      	adds	r2, r3, #1
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	b29a      	uxth	r2, r3
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8008b42:	e02d      	b.n	8008ba0 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	2202      	movs	r2, #2
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d113      	bne.n	8008b7a <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	330c      	adds	r3, #12
 8008b5c:	7812      	ldrb	r2, [r2, #0]
 8008b5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b64:	1c5a      	adds	r2, r3, #1
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	3b01      	subs	r3, #1
 8008b72:	b29a      	uxth	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b78:	e012      	b.n	8008ba0 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b7a:	f7fb fe15 	bl	80047a8 <HAL_GetTick>
 8008b7e:	0002      	movs	r2, r0
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	1ad3      	subs	r3, r2, r3
 8008b84:	683a      	ldr	r2, [r7, #0]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d802      	bhi.n	8008b90 <HAL_SPI_Transmit+0x230>
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	d102      	bne.n	8008b96 <HAL_SPI_Transmit+0x236>
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d104      	bne.n	8008ba0 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8008b96:	231f      	movs	r3, #31
 8008b98:	18fb      	adds	r3, r7, r3
 8008b9a:	2203      	movs	r2, #3
 8008b9c:	701a      	strb	r2, [r3, #0]
          goto error;
 8008b9e:	e028      	b.n	8008bf2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1cc      	bne.n	8008b44 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008baa:	69ba      	ldr	r2, [r7, #24]
 8008bac:	6839      	ldr	r1, [r7, #0]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	0018      	movs	r0, r3
 8008bb2:	f001 f9d7 	bl	8009f64 <SPI_EndRxTxTransaction>
 8008bb6:	1e03      	subs	r3, r0, #0
 8008bb8:	d002      	beq.n	8008bc0 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2220      	movs	r2, #32
 8008bbe:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10a      	bne.n	8008bde <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008bc8:	2300      	movs	r3, #0
 8008bca:	613b      	str	r3, [r7, #16]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	613b      	str	r3, [r7, #16]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	613b      	str	r3, [r7, #16]
 8008bdc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d004      	beq.n	8008bf0 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8008be6:	231f      	movs	r3, #31
 8008be8:	18fb      	adds	r3, r7, r3
 8008bea:	2201      	movs	r2, #1
 8008bec:	701a      	strb	r2, [r3, #0]
 8008bee:	e000      	b.n	8008bf2 <HAL_SPI_Transmit+0x292>
  }

error:
 8008bf0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	225d      	movs	r2, #93	; 0x5d
 8008bf6:	2101      	movs	r1, #1
 8008bf8:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	225c      	movs	r2, #92	; 0x5c
 8008bfe:	2100      	movs	r1, #0
 8008c00:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008c02:	231f      	movs	r3, #31
 8008c04:	18fb      	adds	r3, r7, r3
 8008c06:	781b      	ldrb	r3, [r3, #0]
}
 8008c08:	0018      	movs	r0, r3
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	b008      	add	sp, #32
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c10:	b590      	push	{r4, r7, lr}
 8008c12:	b089      	sub	sp, #36	; 0x24
 8008c14:	af02      	add	r7, sp, #8
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	603b      	str	r3, [r7, #0]
 8008c1c:	1dbb      	adds	r3, r7, #6
 8008c1e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008c20:	2317      	movs	r3, #23
 8008c22:	18fb      	adds	r3, r7, r3
 8008c24:	2200      	movs	r2, #0
 8008c26:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	685a      	ldr	r2, [r3, #4]
 8008c2c:	2382      	movs	r3, #130	; 0x82
 8008c2e:	005b      	lsls	r3, r3, #1
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d113      	bne.n	8008c5c <HAL_SPI_Receive+0x4c>
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d10f      	bne.n	8008c5c <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	225d      	movs	r2, #93	; 0x5d
 8008c40:	2104      	movs	r1, #4
 8008c42:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008c44:	1dbb      	adds	r3, r7, #6
 8008c46:	881c      	ldrh	r4, [r3, #0]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	68b9      	ldr	r1, [r7, #8]
 8008c4c:	68f8      	ldr	r0, [r7, #12]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	9300      	str	r3, [sp, #0]
 8008c52:	0023      	movs	r3, r4
 8008c54:	f000 f928 	bl	8008ea8 <HAL_SPI_TransmitReceive>
 8008c58:	0003      	movs	r3, r0
 8008c5a:	e11c      	b.n	8008e96 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	225c      	movs	r2, #92	; 0x5c
 8008c60:	5c9b      	ldrb	r3, [r3, r2]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d101      	bne.n	8008c6a <HAL_SPI_Receive+0x5a>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e115      	b.n	8008e96 <HAL_SPI_Receive+0x286>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	225c      	movs	r2, #92	; 0x5c
 8008c6e:	2101      	movs	r1, #1
 8008c70:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c72:	f7fb fd99 	bl	80047a8 <HAL_GetTick>
 8008c76:	0003      	movs	r3, r0
 8008c78:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	225d      	movs	r2, #93	; 0x5d
 8008c7e:	5c9b      	ldrb	r3, [r3, r2]
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d004      	beq.n	8008c90 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8008c86:	2317      	movs	r3, #23
 8008c88:	18fb      	adds	r3, r7, r3
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	701a      	strb	r2, [r3, #0]
    goto error;
 8008c8e:	e0f7      	b.n	8008e80 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d003      	beq.n	8008c9e <HAL_SPI_Receive+0x8e>
 8008c96:	1dbb      	adds	r3, r7, #6
 8008c98:	881b      	ldrh	r3, [r3, #0]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d104      	bne.n	8008ca8 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8008c9e:	2317      	movs	r3, #23
 8008ca0:	18fb      	adds	r3, r7, r3
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	701a      	strb	r2, [r3, #0]
    goto error;
 8008ca6:	e0eb      	b.n	8008e80 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	225d      	movs	r2, #93	; 0x5d
 8008cac:	2104      	movs	r1, #4
 8008cae:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	1dba      	adds	r2, r7, #6
 8008cc0:	2144      	movs	r1, #68	; 0x44
 8008cc2:	8812      	ldrh	r2, [r2, #0]
 8008cc4:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	1dba      	adds	r2, r7, #6
 8008cca:	2146      	movs	r1, #70	; 0x46
 8008ccc:	8812      	ldrh	r2, [r2, #0]
 8008cce:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2200      	movs	r2, #0
 8008cec:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	23e0      	movs	r3, #224	; 0xe0
 8008cf4:	00db      	lsls	r3, r3, #3
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d908      	bls.n	8008d0c <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	685a      	ldr	r2, [r3, #4]
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4966      	ldr	r1, [pc, #408]	; (8008ea0 <HAL_SPI_Receive+0x290>)
 8008d06:	400a      	ands	r2, r1
 8008d08:	605a      	str	r2, [r3, #4]
 8008d0a:	e008      	b.n	8008d1e <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2180      	movs	r1, #128	; 0x80
 8008d18:	0149      	lsls	r1, r1, #5
 8008d1a:	430a      	orrs	r2, r1
 8008d1c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	689a      	ldr	r2, [r3, #8]
 8008d22:	2380      	movs	r3, #128	; 0x80
 8008d24:	021b      	lsls	r3, r3, #8
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d10f      	bne.n	8008d4a <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2140      	movs	r1, #64	; 0x40
 8008d36:	438a      	bics	r2, r1
 8008d38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4957      	ldr	r1, [pc, #348]	; (8008ea4 <HAL_SPI_Receive+0x294>)
 8008d46:	400a      	ands	r2, r1
 8008d48:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2240      	movs	r2, #64	; 0x40
 8008d52:	4013      	ands	r3, r2
 8008d54:	2b40      	cmp	r3, #64	; 0x40
 8008d56:	d007      	beq.n	8008d68 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2140      	movs	r1, #64	; 0x40
 8008d64:	430a      	orrs	r2, r1
 8008d66:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	68da      	ldr	r2, [r3, #12]
 8008d6c:	23e0      	movs	r3, #224	; 0xe0
 8008d6e:	00db      	lsls	r3, r3, #3
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d900      	bls.n	8008d76 <HAL_SPI_Receive+0x166>
 8008d74:	e069      	b.n	8008e4a <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008d76:	e031      	b.n	8008ddc <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	4013      	ands	r3, r2
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d117      	bne.n	8008db6 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	330c      	adds	r3, #12
 8008d8c:	001a      	movs	r2, r3
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d92:	7812      	ldrb	r2, [r2, #0]
 8008d94:	b2d2      	uxtb	r2, r2
 8008d96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9c:	1c5a      	adds	r2, r3, #1
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2246      	movs	r2, #70	; 0x46
 8008da6:	5a9b      	ldrh	r3, [r3, r2]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	3b01      	subs	r3, #1
 8008dac:	b299      	uxth	r1, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2246      	movs	r2, #70	; 0x46
 8008db2:	5299      	strh	r1, [r3, r2]
 8008db4:	e012      	b.n	8008ddc <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008db6:	f7fb fcf7 	bl	80047a8 <HAL_GetTick>
 8008dba:	0002      	movs	r2, r0
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	1ad3      	subs	r3, r2, r3
 8008dc0:	683a      	ldr	r2, [r7, #0]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d802      	bhi.n	8008dcc <HAL_SPI_Receive+0x1bc>
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	3301      	adds	r3, #1
 8008dca:	d102      	bne.n	8008dd2 <HAL_SPI_Receive+0x1c2>
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d104      	bne.n	8008ddc <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8008dd2:	2317      	movs	r3, #23
 8008dd4:	18fb      	adds	r3, r7, r3
 8008dd6:	2203      	movs	r2, #3
 8008dd8:	701a      	strb	r2, [r3, #0]
          goto error;
 8008dda:	e051      	b.n	8008e80 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2246      	movs	r2, #70	; 0x46
 8008de0:	5a9b      	ldrh	r3, [r3, r2]
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d1c7      	bne.n	8008d78 <HAL_SPI_Receive+0x168>
 8008de8:	e035      	b.n	8008e56 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	2201      	movs	r2, #1
 8008df2:	4013      	ands	r3, r2
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d115      	bne.n	8008e24 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	68da      	ldr	r2, [r3, #12]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e02:	b292      	uxth	r2, r2
 8008e04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0a:	1c9a      	adds	r2, r3, #2
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2246      	movs	r2, #70	; 0x46
 8008e14:	5a9b      	ldrh	r3, [r3, r2]
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	b299      	uxth	r1, r3
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2246      	movs	r2, #70	; 0x46
 8008e20:	5299      	strh	r1, [r3, r2]
 8008e22:	e012      	b.n	8008e4a <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e24:	f7fb fcc0 	bl	80047a8 <HAL_GetTick>
 8008e28:	0002      	movs	r2, r0
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d802      	bhi.n	8008e3a <HAL_SPI_Receive+0x22a>
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	3301      	adds	r3, #1
 8008e38:	d102      	bne.n	8008e40 <HAL_SPI_Receive+0x230>
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d104      	bne.n	8008e4a <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8008e40:	2317      	movs	r3, #23
 8008e42:	18fb      	adds	r3, r7, r3
 8008e44:	2203      	movs	r2, #3
 8008e46:	701a      	strb	r2, [r3, #0]
          goto error;
 8008e48:	e01a      	b.n	8008e80 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2246      	movs	r2, #70	; 0x46
 8008e4e:	5a9b      	ldrh	r3, [r3, r2]
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1c9      	bne.n	8008dea <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e56:	693a      	ldr	r2, [r7, #16]
 8008e58:	6839      	ldr	r1, [r7, #0]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	0018      	movs	r0, r3
 8008e5e:	f001 f823 	bl	8009ea8 <SPI_EndRxTransaction>
 8008e62:	1e03      	subs	r3, r0, #0
 8008e64:	d002      	beq.n	8008e6c <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2220      	movs	r2, #32
 8008e6a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d004      	beq.n	8008e7e <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8008e74:	2317      	movs	r3, #23
 8008e76:	18fb      	adds	r3, r7, r3
 8008e78:	2201      	movs	r2, #1
 8008e7a:	701a      	strb	r2, [r3, #0]
 8008e7c:	e000      	b.n	8008e80 <HAL_SPI_Receive+0x270>
  }

error :
 8008e7e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	225d      	movs	r2, #93	; 0x5d
 8008e84:	2101      	movs	r1, #1
 8008e86:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	225c      	movs	r2, #92	; 0x5c
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008e90:	2317      	movs	r3, #23
 8008e92:	18fb      	adds	r3, r7, r3
 8008e94:	781b      	ldrb	r3, [r3, #0]
}
 8008e96:	0018      	movs	r0, r3
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	b007      	add	sp, #28
 8008e9c:	bd90      	pop	{r4, r7, pc}
 8008e9e:	46c0      	nop			; (mov r8, r8)
 8008ea0:	ffffefff 	.word	0xffffefff
 8008ea4:	ffffbfff 	.word	0xffffbfff

08008ea8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b08a      	sub	sp, #40	; 0x28
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
 8008eb4:	001a      	movs	r2, r3
 8008eb6:	1cbb      	adds	r3, r7, #2
 8008eb8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008ebe:	2323      	movs	r3, #35	; 0x23
 8008ec0:	18fb      	adds	r3, r7, r3
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	225c      	movs	r2, #92	; 0x5c
 8008eca:	5c9b      	ldrb	r3, [r3, r2]
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d101      	bne.n	8008ed4 <HAL_SPI_TransmitReceive+0x2c>
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	e1b5      	b.n	8009240 <HAL_SPI_TransmitReceive+0x398>
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	225c      	movs	r2, #92	; 0x5c
 8008ed8:	2101      	movs	r1, #1
 8008eda:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008edc:	f7fb fc64 	bl	80047a8 <HAL_GetTick>
 8008ee0:	0003      	movs	r3, r0
 8008ee2:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008ee4:	201b      	movs	r0, #27
 8008ee6:	183b      	adds	r3, r7, r0
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	215d      	movs	r1, #93	; 0x5d
 8008eec:	5c52      	ldrb	r2, [r2, r1]
 8008eee:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008ef6:	2312      	movs	r3, #18
 8008ef8:	18fb      	adds	r3, r7, r3
 8008efa:	1cba      	adds	r2, r7, #2
 8008efc:	8812      	ldrh	r2, [r2, #0]
 8008efe:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008f00:	183b      	adds	r3, r7, r0
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d011      	beq.n	8008f2c <HAL_SPI_TransmitReceive+0x84>
 8008f08:	697a      	ldr	r2, [r7, #20]
 8008f0a:	2382      	movs	r3, #130	; 0x82
 8008f0c:	005b      	lsls	r3, r3, #1
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d107      	bne.n	8008f22 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d103      	bne.n	8008f22 <HAL_SPI_TransmitReceive+0x7a>
 8008f1a:	183b      	adds	r3, r7, r0
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	2b04      	cmp	r3, #4
 8008f20:	d004      	beq.n	8008f2c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8008f22:	2323      	movs	r3, #35	; 0x23
 8008f24:	18fb      	adds	r3, r7, r3
 8008f26:	2202      	movs	r2, #2
 8008f28:	701a      	strb	r2, [r3, #0]
    goto error;
 8008f2a:	e17e      	b.n	800922a <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d006      	beq.n	8008f40 <HAL_SPI_TransmitReceive+0x98>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d003      	beq.n	8008f40 <HAL_SPI_TransmitReceive+0x98>
 8008f38:	1cbb      	adds	r3, r7, #2
 8008f3a:	881b      	ldrh	r3, [r3, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d104      	bne.n	8008f4a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8008f40:	2323      	movs	r3, #35	; 0x23
 8008f42:	18fb      	adds	r3, r7, r3
 8008f44:	2201      	movs	r2, #1
 8008f46:	701a      	strb	r2, [r3, #0]
    goto error;
 8008f48:	e16f      	b.n	800922a <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	225d      	movs	r2, #93	; 0x5d
 8008f4e:	5c9b      	ldrb	r3, [r3, r2]
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	2b04      	cmp	r3, #4
 8008f54:	d003      	beq.n	8008f5e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	225d      	movs	r2, #93	; 0x5d
 8008f5a:	2105      	movs	r1, #5
 8008f5c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2200      	movs	r2, #0
 8008f62:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	1cba      	adds	r2, r7, #2
 8008f6e:	2146      	movs	r1, #70	; 0x46
 8008f70:	8812      	ldrh	r2, [r2, #0]
 8008f72:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	1cba      	adds	r2, r7, #2
 8008f78:	2144      	movs	r1, #68	; 0x44
 8008f7a:	8812      	ldrh	r2, [r2, #0]
 8008f7c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	68ba      	ldr	r2, [r7, #8]
 8008f82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	1cba      	adds	r2, r7, #2
 8008f88:	8812      	ldrh	r2, [r2, #0]
 8008f8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	1cba      	adds	r2, r7, #2
 8008f90:	8812      	ldrh	r2, [r2, #0]
 8008f92:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2200      	movs	r2, #0
 8008f98:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	68da      	ldr	r2, [r3, #12]
 8008fa4:	23e0      	movs	r3, #224	; 0xe0
 8008fa6:	00db      	lsls	r3, r3, #3
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d908      	bls.n	8008fbe <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685a      	ldr	r2, [r3, #4]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	49a4      	ldr	r1, [pc, #656]	; (8009248 <HAL_SPI_TransmitReceive+0x3a0>)
 8008fb8:	400a      	ands	r2, r1
 8008fba:	605a      	str	r2, [r3, #4]
 8008fbc:	e008      	b.n	8008fd0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	685a      	ldr	r2, [r3, #4]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2180      	movs	r1, #128	; 0x80
 8008fca:	0149      	lsls	r1, r1, #5
 8008fcc:	430a      	orrs	r2, r1
 8008fce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2240      	movs	r2, #64	; 0x40
 8008fd8:	4013      	ands	r3, r2
 8008fda:	2b40      	cmp	r3, #64	; 0x40
 8008fdc:	d007      	beq.n	8008fee <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2140      	movs	r1, #64	; 0x40
 8008fea:	430a      	orrs	r2, r1
 8008fec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	68da      	ldr	r2, [r3, #12]
 8008ff2:	23e0      	movs	r3, #224	; 0xe0
 8008ff4:	00db      	lsls	r3, r3, #3
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d800      	bhi.n	8008ffc <HAL_SPI_TransmitReceive+0x154>
 8008ffa:	e07f      	b.n	80090fc <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d005      	beq.n	8009010 <HAL_SPI_TransmitReceive+0x168>
 8009004:	2312      	movs	r3, #18
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d000      	beq.n	8009010 <HAL_SPI_TransmitReceive+0x168>
 800900e:	e069      	b.n	80090e4 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009014:	881a      	ldrh	r2, [r3, #0]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009020:	1c9a      	adds	r2, r3, #2
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800902a:	b29b      	uxth	r3, r3
 800902c:	3b01      	subs	r3, #1
 800902e:	b29a      	uxth	r2, r3
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009034:	e056      	b.n	80090e4 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	2202      	movs	r2, #2
 800903e:	4013      	ands	r3, r2
 8009040:	2b02      	cmp	r3, #2
 8009042:	d11b      	bne.n	800907c <HAL_SPI_TransmitReceive+0x1d4>
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009048:	b29b      	uxth	r3, r3
 800904a:	2b00      	cmp	r3, #0
 800904c:	d016      	beq.n	800907c <HAL_SPI_TransmitReceive+0x1d4>
 800904e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009050:	2b01      	cmp	r3, #1
 8009052:	d113      	bne.n	800907c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009058:	881a      	ldrh	r2, [r3, #0]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009064:	1c9a      	adds	r2, r3, #2
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800906e:	b29b      	uxth	r3, r3
 8009070:	3b01      	subs	r3, #1
 8009072:	b29a      	uxth	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009078:	2300      	movs	r3, #0
 800907a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	2201      	movs	r2, #1
 8009084:	4013      	ands	r3, r2
 8009086:	2b01      	cmp	r3, #1
 8009088:	d11c      	bne.n	80090c4 <HAL_SPI_TransmitReceive+0x21c>
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2246      	movs	r2, #70	; 0x46
 800908e:	5a9b      	ldrh	r3, [r3, r2]
 8009090:	b29b      	uxth	r3, r3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d016      	beq.n	80090c4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	68da      	ldr	r2, [r3, #12]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a0:	b292      	uxth	r2, r2
 80090a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a8:	1c9a      	adds	r2, r3, #2
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2246      	movs	r2, #70	; 0x46
 80090b2:	5a9b      	ldrh	r3, [r3, r2]
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	3b01      	subs	r3, #1
 80090b8:	b299      	uxth	r1, r3
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2246      	movs	r2, #70	; 0x46
 80090be:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80090c0:	2301      	movs	r3, #1
 80090c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80090c4:	f7fb fb70 	bl	80047a8 <HAL_GetTick>
 80090c8:	0002      	movs	r2, r0
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	1ad3      	subs	r3, r2, r3
 80090ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d807      	bhi.n	80090e4 <HAL_SPI_TransmitReceive+0x23c>
 80090d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d6:	3301      	adds	r3, #1
 80090d8:	d004      	beq.n	80090e4 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80090da:	2323      	movs	r3, #35	; 0x23
 80090dc:	18fb      	adds	r3, r7, r3
 80090de:	2203      	movs	r2, #3
 80090e0:	701a      	strb	r2, [r3, #0]
        goto error;
 80090e2:	e0a2      	b.n	800922a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1a3      	bne.n	8009036 <HAL_SPI_TransmitReceive+0x18e>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2246      	movs	r2, #70	; 0x46
 80090f2:	5a9b      	ldrh	r3, [r3, r2]
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d19d      	bne.n	8009036 <HAL_SPI_TransmitReceive+0x18e>
 80090fa:	e085      	b.n	8009208 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d005      	beq.n	8009110 <HAL_SPI_TransmitReceive+0x268>
 8009104:	2312      	movs	r3, #18
 8009106:	18fb      	adds	r3, r7, r3
 8009108:	881b      	ldrh	r3, [r3, #0]
 800910a:	2b01      	cmp	r3, #1
 800910c:	d000      	beq.n	8009110 <HAL_SPI_TransmitReceive+0x268>
 800910e:	e070      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	330c      	adds	r3, #12
 800911a:	7812      	ldrb	r2, [r2, #0]
 800911c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009122:	1c5a      	adds	r2, r3, #1
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800912c:	b29b      	uxth	r3, r3
 800912e:	3b01      	subs	r3, #1
 8009130:	b29a      	uxth	r2, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009136:	e05c      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	2202      	movs	r2, #2
 8009140:	4013      	ands	r3, r2
 8009142:	2b02      	cmp	r3, #2
 8009144:	d11c      	bne.n	8009180 <HAL_SPI_TransmitReceive+0x2d8>
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800914a:	b29b      	uxth	r3, r3
 800914c:	2b00      	cmp	r3, #0
 800914e:	d017      	beq.n	8009180 <HAL_SPI_TransmitReceive+0x2d8>
 8009150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009152:	2b01      	cmp	r3, #1
 8009154:	d114      	bne.n	8009180 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	330c      	adds	r3, #12
 8009160:	7812      	ldrb	r2, [r2, #0]
 8009162:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009168:	1c5a      	adds	r2, r3, #1
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009172:	b29b      	uxth	r3, r3
 8009174:	3b01      	subs	r3, #1
 8009176:	b29a      	uxth	r2, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800917c:	2300      	movs	r3, #0
 800917e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	2201      	movs	r2, #1
 8009188:	4013      	ands	r3, r2
 800918a:	2b01      	cmp	r3, #1
 800918c:	d11e      	bne.n	80091cc <HAL_SPI_TransmitReceive+0x324>
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2246      	movs	r2, #70	; 0x46
 8009192:	5a9b      	ldrh	r3, [r3, r2]
 8009194:	b29b      	uxth	r3, r3
 8009196:	2b00      	cmp	r3, #0
 8009198:	d018      	beq.n	80091cc <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	330c      	adds	r3, #12
 80091a0:	001a      	movs	r2, r3
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a6:	7812      	ldrb	r2, [r2, #0]
 80091a8:	b2d2      	uxtb	r2, r2
 80091aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b0:	1c5a      	adds	r2, r3, #1
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2246      	movs	r2, #70	; 0x46
 80091ba:	5a9b      	ldrh	r3, [r3, r2]
 80091bc:	b29b      	uxth	r3, r3
 80091be:	3b01      	subs	r3, #1
 80091c0:	b299      	uxth	r1, r3
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2246      	movs	r2, #70	; 0x46
 80091c6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80091c8:	2301      	movs	r3, #1
 80091ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80091cc:	f7fb faec 	bl	80047a8 <HAL_GetTick>
 80091d0:	0002      	movs	r2, r0
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	1ad3      	subs	r3, r2, r3
 80091d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091d8:	429a      	cmp	r2, r3
 80091da:	d802      	bhi.n	80091e2 <HAL_SPI_TransmitReceive+0x33a>
 80091dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091de:	3301      	adds	r3, #1
 80091e0:	d102      	bne.n	80091e8 <HAL_SPI_TransmitReceive+0x340>
 80091e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d104      	bne.n	80091f2 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80091e8:	2323      	movs	r3, #35	; 0x23
 80091ea:	18fb      	adds	r3, r7, r3
 80091ec:	2203      	movs	r2, #3
 80091ee:	701a      	strb	r2, [r3, #0]
        goto error;
 80091f0:	e01b      	b.n	800922a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d19d      	bne.n	8009138 <HAL_SPI_TransmitReceive+0x290>
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2246      	movs	r2, #70	; 0x46
 8009200:	5a9b      	ldrh	r3, [r3, r2]
 8009202:	b29b      	uxth	r3, r3
 8009204:	2b00      	cmp	r3, #0
 8009206:	d197      	bne.n	8009138 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009208:	69fa      	ldr	r2, [r7, #28]
 800920a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	0018      	movs	r0, r3
 8009210:	f000 fea8 	bl	8009f64 <SPI_EndRxTxTransaction>
 8009214:	1e03      	subs	r3, r0, #0
 8009216:	d007      	beq.n	8009228 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8009218:	2323      	movs	r3, #35	; 0x23
 800921a:	18fb      	adds	r3, r7, r3
 800921c:	2201      	movs	r2, #1
 800921e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2220      	movs	r2, #32
 8009224:	661a      	str	r2, [r3, #96]	; 0x60
 8009226:	e000      	b.n	800922a <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8009228:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	225d      	movs	r2, #93	; 0x5d
 800922e:	2101      	movs	r1, #1
 8009230:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	225c      	movs	r2, #92	; 0x5c
 8009236:	2100      	movs	r1, #0
 8009238:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800923a:	2323      	movs	r3, #35	; 0x23
 800923c:	18fb      	adds	r3, r7, r3
 800923e:	781b      	ldrb	r3, [r3, #0]
}
 8009240:	0018      	movs	r0, r3
 8009242:	46bd      	mov	sp, r7
 8009244:	b00a      	add	sp, #40	; 0x28
 8009246:	bd80      	pop	{r7, pc}
 8009248:	ffffefff 	.word	0xffffefff

0800924c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800924c:	b590      	push	{r4, r7, lr}
 800924e:	b087      	sub	sp, #28
 8009250:	af00      	add	r7, sp, #0
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	60b9      	str	r1, [r7, #8]
 8009256:	1dbb      	adds	r3, r7, #6
 8009258:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800925a:	2317      	movs	r3, #23
 800925c:	18fb      	adds	r3, r7, r3
 800925e:	2200      	movs	r2, #0
 8009260:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d112      	bne.n	8009290 <HAL_SPI_Receive_DMA+0x44>
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	685a      	ldr	r2, [r3, #4]
 800926e:	2382      	movs	r3, #130	; 0x82
 8009270:	005b      	lsls	r3, r3, #1
 8009272:	429a      	cmp	r2, r3
 8009274:	d10c      	bne.n	8009290 <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	225d      	movs	r2, #93	; 0x5d
 800927a:	2104      	movs	r1, #4
 800927c:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800927e:	1dbb      	adds	r3, r7, #6
 8009280:	881b      	ldrh	r3, [r3, #0]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	68b9      	ldr	r1, [r7, #8]
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f000 f91e 	bl	80094c8 <HAL_SPI_TransmitReceive_DMA>
 800928c:	0003      	movs	r3, r0
 800928e:	e10b      	b.n	80094a8 <HAL_SPI_Receive_DMA+0x25c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	225c      	movs	r2, #92	; 0x5c
 8009294:	5c9b      	ldrb	r3, [r3, r2]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d101      	bne.n	800929e <HAL_SPI_Receive_DMA+0x52>
 800929a:	2302      	movs	r3, #2
 800929c:	e104      	b.n	80094a8 <HAL_SPI_Receive_DMA+0x25c>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	225c      	movs	r2, #92	; 0x5c
 80092a2:	2101      	movs	r1, #1
 80092a4:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	225d      	movs	r2, #93	; 0x5d
 80092aa:	5c9b      	ldrb	r3, [r3, r2]
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d004      	beq.n	80092bc <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 80092b2:	2317      	movs	r3, #23
 80092b4:	18fb      	adds	r3, r7, r3
 80092b6:	2202      	movs	r2, #2
 80092b8:	701a      	strb	r2, [r3, #0]
    goto error;
 80092ba:	e0ee      	b.n	800949a <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d003      	beq.n	80092ca <HAL_SPI_Receive_DMA+0x7e>
 80092c2:	1dbb      	adds	r3, r7, #6
 80092c4:	881b      	ldrh	r3, [r3, #0]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d104      	bne.n	80092d4 <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 80092ca:	2317      	movs	r3, #23
 80092cc:	18fb      	adds	r3, r7, r3
 80092ce:	2201      	movs	r2, #1
 80092d0:	701a      	strb	r2, [r3, #0]
    goto error;
 80092d2:	e0e2      	b.n	800949a <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	225d      	movs	r2, #93	; 0x5d
 80092d8:	2104      	movs	r1, #4
 80092da:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	1dba      	adds	r2, r7, #6
 80092ec:	2144      	movs	r1, #68	; 0x44
 80092ee:	8812      	ldrh	r2, [r2, #0]
 80092f0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	1dba      	adds	r2, r7, #6
 80092f6:	2146      	movs	r1, #70	; 0x46
 80092f8:	8812      	ldrh	r2, [r2, #0]
 80092fa:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2200      	movs	r2, #0
 8009306:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2200      	movs	r2, #0
 800930c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	689a      	ldr	r2, [r3, #8]
 8009318:	2380      	movs	r3, #128	; 0x80
 800931a:	021b      	lsls	r3, r3, #8
 800931c:	429a      	cmp	r2, r3
 800931e:	d10f      	bne.n	8009340 <HAL_SPI_Receive_DMA+0xf4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	2140      	movs	r1, #64	; 0x40
 800932c:	438a      	bics	r2, r1
 800932e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	495d      	ldr	r1, [pc, #372]	; (80094b0 <HAL_SPI_Receive_DMA+0x264>)
 800933c:	400a      	ands	r2, r1
 800933e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	685a      	ldr	r2, [r3, #4]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	495a      	ldr	r1, [pc, #360]	; (80094b4 <HAL_SPI_Receive_DMA+0x268>)
 800934c:	400a      	ands	r2, r1
 800934e:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	68da      	ldr	r2, [r3, #12]
 8009354:	23e0      	movs	r3, #224	; 0xe0
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	429a      	cmp	r2, r3
 800935a:	d908      	bls.n	800936e <HAL_SPI_Receive_DMA+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	685a      	ldr	r2, [r3, #4]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4954      	ldr	r1, [pc, #336]	; (80094b8 <HAL_SPI_Receive_DMA+0x26c>)
 8009368:	400a      	ands	r2, r1
 800936a:	605a      	str	r2, [r3, #4]
 800936c:	e045      	b.n	80093fa <HAL_SPI_Receive_DMA+0x1ae>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	685a      	ldr	r2, [r3, #4]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2180      	movs	r1, #128	; 0x80
 800937a:	0149      	lsls	r1, r1, #5
 800937c:	430a      	orrs	r2, r1
 800937e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009384:	699a      	ldr	r2, [r3, #24]
 8009386:	2380      	movs	r3, #128	; 0x80
 8009388:	00db      	lsls	r3, r3, #3
 800938a:	429a      	cmp	r2, r3
 800938c:	d135      	bne.n	80093fa <HAL_SPI_Receive_DMA+0x1ae>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	685a      	ldr	r2, [r3, #4]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4947      	ldr	r1, [pc, #284]	; (80094b8 <HAL_SPI_Receive_DMA+0x26c>)
 800939a:	400a      	ands	r2, r1
 800939c:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2246      	movs	r2, #70	; 0x46
 80093a2:	5a9b      	ldrh	r3, [r3, r2]
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	001a      	movs	r2, r3
 80093a8:	2301      	movs	r3, #1
 80093aa:	4013      	ands	r3, r2
 80093ac:	d111      	bne.n	80093d2 <HAL_SPI_Receive_DMA+0x186>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	685a      	ldr	r2, [r3, #4]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	493e      	ldr	r1, [pc, #248]	; (80094b4 <HAL_SPI_Receive_DMA+0x268>)
 80093ba:	400a      	ands	r2, r1
 80093bc:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2246      	movs	r2, #70	; 0x46
 80093c2:	5a9b      	ldrh	r3, [r3, r2]
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	085b      	lsrs	r3, r3, #1
 80093c8:	b299      	uxth	r1, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2246      	movs	r2, #70	; 0x46
 80093ce:	5299      	strh	r1, [r3, r2]
 80093d0:	e013      	b.n	80093fa <HAL_SPI_Receive_DMA+0x1ae>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	685a      	ldr	r2, [r3, #4]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	2180      	movs	r1, #128	; 0x80
 80093de:	0189      	lsls	r1, r1, #6
 80093e0:	430a      	orrs	r2, r1
 80093e2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2246      	movs	r2, #70	; 0x46
 80093e8:	5a9b      	ldrh	r3, [r3, r2]
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	085b      	lsrs	r3, r3, #1
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	3301      	adds	r3, #1
 80093f2:	b299      	uxth	r1, r3
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2246      	movs	r2, #70	; 0x46
 80093f8:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093fe:	4a2f      	ldr	r2, [pc, #188]	; (80094bc <HAL_SPI_Receive_DMA+0x270>)
 8009400:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009406:	4a2e      	ldr	r2, [pc, #184]	; (80094c0 <HAL_SPI_Receive_DMA+0x274>)
 8009408:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800940e:	4a2d      	ldr	r2, [pc, #180]	; (80094c4 <HAL_SPI_Receive_DMA+0x278>)
 8009410:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009416:	2200      	movs	r2, #0
 8009418:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	330c      	adds	r3, #12
 8009424:	0019      	movs	r1, r3
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800942a:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2246      	movs	r2, #70	; 0x46
 8009430:	5a9b      	ldrh	r3, [r3, r2]
 8009432:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009434:	0022      	movs	r2, r4
 8009436:	f7fb fdc3 	bl	8004fc0 <HAL_DMA_Start_IT>
 800943a:	1e03      	subs	r3, r0, #0
 800943c:	d00e      	beq.n	800945c <HAL_SPI_Receive_DMA+0x210>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009442:	2210      	movs	r2, #16
 8009444:	431a      	orrs	r2, r3
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800944a:	2317      	movs	r3, #23
 800944c:	18fb      	adds	r3, r7, r3
 800944e:	2201      	movs	r2, #1
 8009450:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	225d      	movs	r2, #93	; 0x5d
 8009456:	2101      	movs	r1, #1
 8009458:	5499      	strb	r1, [r3, r2]
    goto error;
 800945a:	e01e      	b.n	800949a <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2240      	movs	r2, #64	; 0x40
 8009464:	4013      	ands	r3, r2
 8009466:	2b40      	cmp	r3, #64	; 0x40
 8009468:	d007      	beq.n	800947a <HAL_SPI_Receive_DMA+0x22e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2140      	movs	r1, #64	; 0x40
 8009476:	430a      	orrs	r2, r1
 8009478:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	685a      	ldr	r2, [r3, #4]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2120      	movs	r1, #32
 8009486:	430a      	orrs	r2, r1
 8009488:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2101      	movs	r1, #1
 8009496:	430a      	orrs	r2, r1
 8009498:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	225c      	movs	r2, #92	; 0x5c
 800949e:	2100      	movs	r1, #0
 80094a0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80094a2:	2317      	movs	r3, #23
 80094a4:	18fb      	adds	r3, r7, r3
 80094a6:	781b      	ldrb	r3, [r3, #0]
}
 80094a8:	0018      	movs	r0, r3
 80094aa:	46bd      	mov	sp, r7
 80094ac:	b007      	add	sp, #28
 80094ae:	bd90      	pop	{r4, r7, pc}
 80094b0:	ffffbfff 	.word	0xffffbfff
 80094b4:	ffffdfff 	.word	0xffffdfff
 80094b8:	ffffefff 	.word	0xffffefff
 80094bc:	08009b9f 	.word	0x08009b9f
 80094c0:	08009a59 	.word	0x08009a59
 80094c4:	08009bdb 	.word	0x08009bdb

080094c8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80094c8:	b590      	push	{r4, r7, lr}
 80094ca:	b087      	sub	sp, #28
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
 80094d4:	001a      	movs	r2, r3
 80094d6:	1cbb      	adds	r3, r7, #2
 80094d8:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80094da:	2317      	movs	r3, #23
 80094dc:	18fb      	adds	r3, r7, r3
 80094de:	2200      	movs	r2, #0
 80094e0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	225c      	movs	r2, #92	; 0x5c
 80094e6:	5c9b      	ldrb	r3, [r3, r2]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d101      	bne.n	80094f0 <HAL_SPI_TransmitReceive_DMA+0x28>
 80094ec:	2302      	movs	r3, #2
 80094ee:	e186      	b.n	80097fe <HAL_SPI_TransmitReceive_DMA+0x336>
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	225c      	movs	r2, #92	; 0x5c
 80094f4:	2101      	movs	r1, #1
 80094f6:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80094f8:	2016      	movs	r0, #22
 80094fa:	183b      	adds	r3, r7, r0
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	215d      	movs	r1, #93	; 0x5d
 8009500:	5c52      	ldrb	r2, [r2, r1]
 8009502:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800950a:	0001      	movs	r1, r0
 800950c:	187b      	adds	r3, r7, r1
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	2b01      	cmp	r3, #1
 8009512:	d011      	beq.n	8009538 <HAL_SPI_TransmitReceive_DMA+0x70>
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	2382      	movs	r3, #130	; 0x82
 8009518:	005b      	lsls	r3, r3, #1
 800951a:	429a      	cmp	r2, r3
 800951c:	d107      	bne.n	800952e <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d103      	bne.n	800952e <HAL_SPI_TransmitReceive_DMA+0x66>
 8009526:	187b      	adds	r3, r7, r1
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	2b04      	cmp	r3, #4
 800952c:	d004      	beq.n	8009538 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 800952e:	2317      	movs	r3, #23
 8009530:	18fb      	adds	r3, r7, r3
 8009532:	2202      	movs	r2, #2
 8009534:	701a      	strb	r2, [r3, #0]
    goto error;
 8009536:	e15b      	b.n	80097f0 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d006      	beq.n	800954c <HAL_SPI_TransmitReceive_DMA+0x84>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d003      	beq.n	800954c <HAL_SPI_TransmitReceive_DMA+0x84>
 8009544:	1cbb      	adds	r3, r7, #2
 8009546:	881b      	ldrh	r3, [r3, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d104      	bne.n	8009556 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 800954c:	2317      	movs	r3, #23
 800954e:	18fb      	adds	r3, r7, r3
 8009550:	2201      	movs	r2, #1
 8009552:	701a      	strb	r2, [r3, #0]
    goto error;
 8009554:	e14c      	b.n	80097f0 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	225d      	movs	r2, #93	; 0x5d
 800955a:	5c9b      	ldrb	r3, [r3, r2]
 800955c:	b2db      	uxtb	r3, r3
 800955e:	2b04      	cmp	r3, #4
 8009560:	d003      	beq.n	800956a <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	225d      	movs	r2, #93	; 0x5d
 8009566:	2105      	movs	r1, #5
 8009568:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2200      	movs	r2, #0
 800956e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	1cba      	adds	r2, r7, #2
 800957a:	8812      	ldrh	r2, [r2, #0]
 800957c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	1cba      	adds	r2, r7, #2
 8009582:	8812      	ldrh	r2, [r2, #0]
 8009584:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	687a      	ldr	r2, [r7, #4]
 800958a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	1cba      	adds	r2, r7, #2
 8009590:	2144      	movs	r1, #68	; 0x44
 8009592:	8812      	ldrh	r2, [r2, #0]
 8009594:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	1cba      	adds	r2, r7, #2
 800959a:	2146      	movs	r1, #70	; 0x46
 800959c:	8812      	ldrh	r2, [r2, #0]
 800959e:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2200      	movs	r2, #0
 80095aa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4994      	ldr	r1, [pc, #592]	; (8009808 <HAL_SPI_TransmitReceive_DMA+0x340>)
 80095b8:	400a      	ands	r2, r1
 80095ba:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	68da      	ldr	r2, [r3, #12]
 80095c0:	23e0      	movs	r3, #224	; 0xe0
 80095c2:	00db      	lsls	r3, r3, #3
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d908      	bls.n	80095da <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	685a      	ldr	r2, [r3, #4]
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	498e      	ldr	r1, [pc, #568]	; (800980c <HAL_SPI_TransmitReceive_DMA+0x344>)
 80095d4:	400a      	ands	r2, r1
 80095d6:	605a      	str	r2, [r3, #4]
 80095d8:	e074      	b.n	80096c4 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2180      	movs	r1, #128	; 0x80
 80095e6:	0149      	lsls	r1, r1, #5
 80095e8:	430a      	orrs	r2, r1
 80095ea:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095f0:	699a      	ldr	r2, [r3, #24]
 80095f2:	2380      	movs	r3, #128	; 0x80
 80095f4:	00db      	lsls	r3, r3, #3
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d127      	bne.n	800964a <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80095fe:	001a      	movs	r2, r3
 8009600:	2301      	movs	r3, #1
 8009602:	4013      	ands	r3, r2
 8009604:	d10f      	bne.n	8009626 <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	685a      	ldr	r2, [r3, #4]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	497f      	ldr	r1, [pc, #508]	; (8009810 <HAL_SPI_TransmitReceive_DMA+0x348>)
 8009612:	400a      	ands	r2, r1
 8009614:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800961a:	b29b      	uxth	r3, r3
 800961c:	085b      	lsrs	r3, r3, #1
 800961e:	b29a      	uxth	r2, r3
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009624:	e011      	b.n	800964a <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	685a      	ldr	r2, [r3, #4]
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2180      	movs	r1, #128	; 0x80
 8009632:	01c9      	lsls	r1, r1, #7
 8009634:	430a      	orrs	r2, r1
 8009636:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800963c:	b29b      	uxth	r3, r3
 800963e:	085b      	lsrs	r3, r3, #1
 8009640:	b29b      	uxth	r3, r3
 8009642:	3301      	adds	r3, #1
 8009644:	b29a      	uxth	r2, r3
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800964e:	699a      	ldr	r2, [r3, #24]
 8009650:	2380      	movs	r3, #128	; 0x80
 8009652:	00db      	lsls	r3, r3, #3
 8009654:	429a      	cmp	r2, r3
 8009656:	d135      	bne.n	80096c4 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	685a      	ldr	r2, [r3, #4]
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	496a      	ldr	r1, [pc, #424]	; (800980c <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009664:	400a      	ands	r2, r1
 8009666:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2246      	movs	r2, #70	; 0x46
 800966c:	5a9b      	ldrh	r3, [r3, r2]
 800966e:	b29b      	uxth	r3, r3
 8009670:	001a      	movs	r2, r3
 8009672:	2301      	movs	r3, #1
 8009674:	4013      	ands	r3, r2
 8009676:	d111      	bne.n	800969c <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4964      	ldr	r1, [pc, #400]	; (8009814 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 8009684:	400a      	ands	r2, r1
 8009686:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2246      	movs	r2, #70	; 0x46
 800968c:	5a9b      	ldrh	r3, [r3, r2]
 800968e:	b29b      	uxth	r3, r3
 8009690:	085b      	lsrs	r3, r3, #1
 8009692:	b299      	uxth	r1, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2246      	movs	r2, #70	; 0x46
 8009698:	5299      	strh	r1, [r3, r2]
 800969a:	e013      	b.n	80096c4 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2180      	movs	r1, #128	; 0x80
 80096a8:	0189      	lsls	r1, r1, #6
 80096aa:	430a      	orrs	r2, r1
 80096ac:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2246      	movs	r2, #70	; 0x46
 80096b2:	5a9b      	ldrh	r3, [r3, r2]
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	085b      	lsrs	r3, r3, #1
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	3301      	adds	r3, #1
 80096bc:	b299      	uxth	r1, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2246      	movs	r2, #70	; 0x46
 80096c2:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	225d      	movs	r2, #93	; 0x5d
 80096c8:	5c9b      	ldrb	r3, [r3, r2]
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	2b04      	cmp	r3, #4
 80096ce:	d108      	bne.n	80096e2 <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096d4:	4a50      	ldr	r2, [pc, #320]	; (8009818 <HAL_SPI_TransmitReceive_DMA+0x350>)
 80096d6:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096dc:	4a4f      	ldr	r2, [pc, #316]	; (800981c <HAL_SPI_TransmitReceive_DMA+0x354>)
 80096de:	62da      	str	r2, [r3, #44]	; 0x2c
 80096e0:	e007      	b.n	80096f2 <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096e6:	4a4e      	ldr	r2, [pc, #312]	; (8009820 <HAL_SPI_TransmitReceive_DMA+0x358>)
 80096e8:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096ee:	4a4d      	ldr	r2, [pc, #308]	; (8009824 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 80096f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096f6:	4a4c      	ldr	r2, [pc, #304]	; (8009828 <HAL_SPI_TransmitReceive_DMA+0x360>)
 80096f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096fe:	2200      	movs	r2, #0
 8009700:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	330c      	adds	r3, #12
 800970c:	0019      	movs	r1, r3
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009712:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2246      	movs	r2, #70	; 0x46
 8009718:	5a9b      	ldrh	r3, [r3, r2]
 800971a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800971c:	0022      	movs	r2, r4
 800971e:	f7fb fc4f 	bl	8004fc0 <HAL_DMA_Start_IT>
 8009722:	1e03      	subs	r3, r0, #0
 8009724:	d00e      	beq.n	8009744 <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800972a:	2210      	movs	r2, #16
 800972c:	431a      	orrs	r2, r3
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009732:	2317      	movs	r3, #23
 8009734:	18fb      	adds	r3, r7, r3
 8009736:	2201      	movs	r2, #1
 8009738:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	225d      	movs	r2, #93	; 0x5d
 800973e:	2101      	movs	r1, #1
 8009740:	5499      	strb	r1, [r3, r2]
    goto error;
 8009742:	e055      	b.n	80097f0 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2101      	movs	r1, #1
 8009750:	430a      	orrs	r2, r1
 8009752:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009758:	2200      	movs	r2, #0
 800975a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009760:	2200      	movs	r2, #0
 8009762:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009768:	2200      	movs	r2, #0
 800976a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009770:	2200      	movs	r2, #0
 8009772:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800977c:	0019      	movs	r1, r3
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	330c      	adds	r3, #12
 8009784:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800978a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800978c:	f7fb fc18 	bl	8004fc0 <HAL_DMA_Start_IT>
 8009790:	1e03      	subs	r3, r0, #0
 8009792:	d00e      	beq.n	80097b2 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009798:	2210      	movs	r2, #16
 800979a:	431a      	orrs	r2, r3
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80097a0:	2317      	movs	r3, #23
 80097a2:	18fb      	adds	r3, r7, r3
 80097a4:	2201      	movs	r2, #1
 80097a6:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	225d      	movs	r2, #93	; 0x5d
 80097ac:	2101      	movs	r1, #1
 80097ae:	5499      	strb	r1, [r3, r2]
    goto error;
 80097b0:	e01e      	b.n	80097f0 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	2240      	movs	r2, #64	; 0x40
 80097ba:	4013      	ands	r3, r2
 80097bc:	2b40      	cmp	r3, #64	; 0x40
 80097be:	d007      	beq.n	80097d0 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2140      	movs	r1, #64	; 0x40
 80097cc:	430a      	orrs	r2, r1
 80097ce:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	685a      	ldr	r2, [r3, #4]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	2120      	movs	r1, #32
 80097dc:	430a      	orrs	r2, r1
 80097de:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	685a      	ldr	r2, [r3, #4]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2102      	movs	r1, #2
 80097ec:	430a      	orrs	r2, r1
 80097ee:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	225c      	movs	r2, #92	; 0x5c
 80097f4:	2100      	movs	r1, #0
 80097f6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80097f8:	2317      	movs	r3, #23
 80097fa:	18fb      	adds	r3, r7, r3
 80097fc:	781b      	ldrb	r3, [r3, #0]
}
 80097fe:	0018      	movs	r0, r3
 8009800:	46bd      	mov	sp, r7
 8009802:	b007      	add	sp, #28
 8009804:	bd90      	pop	{r4, r7, pc}
 8009806:	46c0      	nop			; (mov r8, r8)
 8009808:	ffff9fff 	.word	0xffff9fff
 800980c:	ffffefff 	.word	0xffffefff
 8009810:	ffffbfff 	.word	0xffffbfff
 8009814:	ffffdfff 	.word	0xffffdfff
 8009818:	08009b9f 	.word	0x08009b9f
 800981c:	08009a59 	.word	0x08009a59
 8009820:	08009bbd 	.word	0x08009bbd
 8009824:	08009b09 	.word	0x08009b09
 8009828:	08009bdb 	.word	0x08009bdb

0800982c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b088      	sub	sp, #32
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	689b      	ldr	r3, [r3, #8]
 8009842:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	099b      	lsrs	r3, r3, #6
 8009848:	001a      	movs	r2, r3
 800984a:	2301      	movs	r3, #1
 800984c:	4013      	ands	r3, r2
 800984e:	d10f      	bne.n	8009870 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009850:	69bb      	ldr	r3, [r7, #24]
 8009852:	2201      	movs	r2, #1
 8009854:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009856:	d00b      	beq.n	8009870 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	099b      	lsrs	r3, r3, #6
 800985c:	001a      	movs	r2, r3
 800985e:	2301      	movs	r3, #1
 8009860:	4013      	ands	r3, r2
 8009862:	d005      	beq.n	8009870 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	0010      	movs	r0, r2
 800986c:	4798      	blx	r3
    return;
 800986e:	e0d5      	b.n	8009a1c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	085b      	lsrs	r3, r3, #1
 8009874:	001a      	movs	r2, r3
 8009876:	2301      	movs	r3, #1
 8009878:	4013      	ands	r3, r2
 800987a:	d00b      	beq.n	8009894 <HAL_SPI_IRQHandler+0x68>
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	09db      	lsrs	r3, r3, #7
 8009880:	001a      	movs	r2, r3
 8009882:	2301      	movs	r3, #1
 8009884:	4013      	ands	r3, r2
 8009886:	d005      	beq.n	8009894 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	0010      	movs	r0, r2
 8009890:	4798      	blx	r3
    return;
 8009892:	e0c3      	b.n	8009a1c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	095b      	lsrs	r3, r3, #5
 8009898:	001a      	movs	r2, r3
 800989a:	2301      	movs	r3, #1
 800989c:	4013      	ands	r3, r2
 800989e:	d10c      	bne.n	80098ba <HAL_SPI_IRQHandler+0x8e>
 80098a0:	69bb      	ldr	r3, [r7, #24]
 80098a2:	099b      	lsrs	r3, r3, #6
 80098a4:	001a      	movs	r2, r3
 80098a6:	2301      	movs	r3, #1
 80098a8:	4013      	ands	r3, r2
 80098aa:	d106      	bne.n	80098ba <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	0a1b      	lsrs	r3, r3, #8
 80098b0:	001a      	movs	r2, r3
 80098b2:	2301      	movs	r3, #1
 80098b4:	4013      	ands	r3, r2
 80098b6:	d100      	bne.n	80098ba <HAL_SPI_IRQHandler+0x8e>
 80098b8:	e0b0      	b.n	8009a1c <HAL_SPI_IRQHandler+0x1f0>
 80098ba:	69fb      	ldr	r3, [r7, #28]
 80098bc:	095b      	lsrs	r3, r3, #5
 80098be:	001a      	movs	r2, r3
 80098c0:	2301      	movs	r3, #1
 80098c2:	4013      	ands	r3, r2
 80098c4:	d100      	bne.n	80098c8 <HAL_SPI_IRQHandler+0x9c>
 80098c6:	e0a9      	b.n	8009a1c <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	099b      	lsrs	r3, r3, #6
 80098cc:	001a      	movs	r2, r3
 80098ce:	2301      	movs	r3, #1
 80098d0:	4013      	ands	r3, r2
 80098d2:	d023      	beq.n	800991c <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	225d      	movs	r2, #93	; 0x5d
 80098d8:	5c9b      	ldrb	r3, [r3, r2]
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	2b03      	cmp	r3, #3
 80098de:	d011      	beq.n	8009904 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098e4:	2204      	movs	r2, #4
 80098e6:	431a      	orrs	r2, r3
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098ec:	2300      	movs	r3, #0
 80098ee:	617b      	str	r3, [r7, #20]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	617b      	str	r3, [r7, #20]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	617b      	str	r3, [r7, #20]
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	e00b      	b.n	800991c <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009904:	2300      	movs	r3, #0
 8009906:	613b      	str	r3, [r7, #16]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68db      	ldr	r3, [r3, #12]
 800990e:	613b      	str	r3, [r7, #16]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	613b      	str	r3, [r7, #16]
 8009918:	693b      	ldr	r3, [r7, #16]
        return;
 800991a:	e07f      	b.n	8009a1c <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800991c:	69bb      	ldr	r3, [r7, #24]
 800991e:	095b      	lsrs	r3, r3, #5
 8009920:	001a      	movs	r2, r3
 8009922:	2301      	movs	r3, #1
 8009924:	4013      	ands	r3, r2
 8009926:	d014      	beq.n	8009952 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800992c:	2201      	movs	r2, #1
 800992e:	431a      	orrs	r2, r3
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009934:	2300      	movs	r3, #0
 8009936:	60fb      	str	r3, [r7, #12]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	60fb      	str	r3, [r7, #12]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2140      	movs	r1, #64	; 0x40
 800994c:	438a      	bics	r2, r1
 800994e:	601a      	str	r2, [r3, #0]
 8009950:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	0a1b      	lsrs	r3, r3, #8
 8009956:	001a      	movs	r2, r3
 8009958:	2301      	movs	r3, #1
 800995a:	4013      	ands	r3, r2
 800995c:	d00c      	beq.n	8009978 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009962:	2208      	movs	r2, #8
 8009964:	431a      	orrs	r2, r3
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800996a:	2300      	movs	r3, #0
 800996c:	60bb      	str	r3, [r7, #8]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	60bb      	str	r3, [r7, #8]
 8009976:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800997c:	2b00      	cmp	r3, #0
 800997e:	d04c      	beq.n	8009a1a <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685a      	ldr	r2, [r3, #4]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	21e0      	movs	r1, #224	; 0xe0
 800998c:	438a      	bics	r2, r1
 800998e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	225d      	movs	r2, #93	; 0x5d
 8009994:	2101      	movs	r1, #1
 8009996:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009998:	69fb      	ldr	r3, [r7, #28]
 800999a:	2202      	movs	r2, #2
 800999c:	4013      	ands	r3, r2
 800999e:	d103      	bne.n	80099a8 <HAL_SPI_IRQHandler+0x17c>
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	2201      	movs	r2, #1
 80099a4:	4013      	ands	r3, r2
 80099a6:	d032      	beq.n	8009a0e <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	685a      	ldr	r2, [r3, #4]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2103      	movs	r1, #3
 80099b4:	438a      	bics	r2, r1
 80099b6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d010      	beq.n	80099e2 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099c4:	4a17      	ldr	r2, [pc, #92]	; (8009a24 <HAL_SPI_IRQHandler+0x1f8>)
 80099c6:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099cc:	0018      	movs	r0, r3
 80099ce:	f7fb fbdf 	bl	8005190 <HAL_DMA_Abort_IT>
 80099d2:	1e03      	subs	r3, r0, #0
 80099d4:	d005      	beq.n	80099e2 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80099da:	2240      	movs	r2, #64	; 0x40
 80099dc:	431a      	orrs	r2, r3
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d016      	beq.n	8009a18 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ee:	4a0d      	ldr	r2, [pc, #52]	; (8009a24 <HAL_SPI_IRQHandler+0x1f8>)
 80099f0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099f6:	0018      	movs	r0, r3
 80099f8:	f7fb fbca 	bl	8005190 <HAL_DMA_Abort_IT>
 80099fc:	1e03      	subs	r3, r0, #0
 80099fe:	d00b      	beq.n	8009a18 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a04:	2240      	movs	r2, #64	; 0x40
 8009a06:	431a      	orrs	r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009a0c:	e004      	b.n	8009a18 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	0018      	movs	r0, r3
 8009a12:	f000 f819 	bl	8009a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009a16:	e000      	b.n	8009a1a <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8009a18:	46c0      	nop			; (mov r8, r8)
    return;
 8009a1a:	46c0      	nop			; (mov r8, r8)
  }
}
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	b008      	add	sp, #32
 8009a20:	bd80      	pop	{r7, pc}
 8009a22:	46c0      	nop			; (mov r8, r8)
 8009a24:	08009c1d 	.word	0x08009c1d

08009a28 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009a30:	46c0      	nop			; (mov r8, r8)
 8009a32:	46bd      	mov	sp, r7
 8009a34:	b002      	add	sp, #8
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009a40:	46c0      	nop			; (mov r8, r8)
 8009a42:	46bd      	mov	sp, r7
 8009a44:	b002      	add	sp, #8
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009a50:	46c0      	nop			; (mov r8, r8)
 8009a52:	46bd      	mov	sp, r7
 8009a54:	b002      	add	sp, #8
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a64:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a66:	f7fa fe9f 	bl	80047a8 <HAL_GetTick>
 8009a6a:	0003      	movs	r3, r0
 8009a6c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2220      	movs	r2, #32
 8009a76:	4013      	ands	r3, r2
 8009a78:	2b20      	cmp	r3, #32
 8009a7a:	d03e      	beq.n	8009afa <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	685a      	ldr	r2, [r3, #4]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2120      	movs	r1, #32
 8009a88:	438a      	bics	r2, r1
 8009a8a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	689b      	ldr	r3, [r3, #8]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d10e      	bne.n	8009ab2 <SPI_DMAReceiveCplt+0x5a>
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	685a      	ldr	r2, [r3, #4]
 8009a98:	2382      	movs	r3, #130	; 0x82
 8009a9a:	005b      	lsls	r3, r3, #1
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d108      	bne.n	8009ab2 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	685a      	ldr	r2, [r3, #4]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2103      	movs	r1, #3
 8009aac:	438a      	bics	r2, r1
 8009aae:	605a      	str	r2, [r3, #4]
 8009ab0:	e007      	b.n	8009ac2 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	685a      	ldr	r2, [r3, #4]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2101      	movs	r1, #1
 8009abe:	438a      	bics	r2, r1
 8009ac0:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009ac2:	68ba      	ldr	r2, [r7, #8]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2164      	movs	r1, #100	; 0x64
 8009ac8:	0018      	movs	r0, r3
 8009aca:	f000 f9ed 	bl	8009ea8 <SPI_EndRxTransaction>
 8009ace:	1e03      	subs	r3, r0, #0
 8009ad0:	d002      	beq.n	8009ad8 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2220      	movs	r2, #32
 8009ad6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2246      	movs	r2, #70	; 0x46
 8009adc:	2100      	movs	r1, #0
 8009ade:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	225d      	movs	r2, #93	; 0x5d
 8009ae4:	2101      	movs	r1, #1
 8009ae6:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d004      	beq.n	8009afa <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	0018      	movs	r0, r3
 8009af4:	f7ff ffa8 	bl	8009a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009af8:	e003      	b.n	8009b02 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	0018      	movs	r0, r3
 8009afe:	f7f7 fb27 	bl	8001150 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b02:	46bd      	mov	sp, r7
 8009b04:	b004      	add	sp, #16
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b14:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b16:	f7fa fe47 	bl	80047a8 <HAL_GetTick>
 8009b1a:	0003      	movs	r3, r0
 8009b1c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	2220      	movs	r2, #32
 8009b26:	4013      	ands	r3, r2
 8009b28:	2b20      	cmp	r3, #32
 8009b2a:	d031      	beq.n	8009b90 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685a      	ldr	r2, [r3, #4]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2120      	movs	r1, #32
 8009b38:	438a      	bics	r2, r1
 8009b3a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009b3c:	68ba      	ldr	r2, [r7, #8]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2164      	movs	r1, #100	; 0x64
 8009b42:	0018      	movs	r0, r3
 8009b44:	f000 fa0e 	bl	8009f64 <SPI_EndRxTxTransaction>
 8009b48:	1e03      	subs	r3, r0, #0
 8009b4a:	d005      	beq.n	8009b58 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b50:	2220      	movs	r2, #32
 8009b52:	431a      	orrs	r2, r3
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	685a      	ldr	r2, [r3, #4]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	2103      	movs	r1, #3
 8009b64:	438a      	bics	r2, r1
 8009b66:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2246      	movs	r2, #70	; 0x46
 8009b72:	2100      	movs	r1, #0
 8009b74:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	225d      	movs	r2, #93	; 0x5d
 8009b7a:	2101      	movs	r1, #1
 8009b7c:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d004      	beq.n	8009b90 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	0018      	movs	r0, r3
 8009b8a:	f7ff ff5d 	bl	8009a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009b8e:	e003      	b.n	8009b98 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	0018      	movs	r0, r3
 8009b94:	f7ff ff48 	bl	8009a28 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	b004      	add	sp, #16
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b084      	sub	sp, #16
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009baa:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	0018      	movs	r0, r3
 8009bb0:	f7f7 fa88 	bl	80010c4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009bb4:	46c0      	nop			; (mov r8, r8)
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	b004      	add	sp, #16
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bc8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	0018      	movs	r0, r3
 8009bce:	f7ff ff33 	bl	8009a38 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009bd2:	46c0      	nop			; (mov r8, r8)
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	b004      	add	sp, #16
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b084      	sub	sp, #16
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009be6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	685a      	ldr	r2, [r3, #4]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2103      	movs	r1, #3
 8009bf4:	438a      	bics	r2, r1
 8009bf6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bfc:	2210      	movs	r2, #16
 8009bfe:	431a      	orrs	r2, r3
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	225d      	movs	r2, #93	; 0x5d
 8009c08:	2101      	movs	r1, #1
 8009c0a:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	0018      	movs	r0, r3
 8009c10:	f7ff ff1a 	bl	8009a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009c14:	46c0      	nop			; (mov r8, r8)
 8009c16:	46bd      	mov	sp, r7
 8009c18:	b004      	add	sp, #16
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b084      	sub	sp, #16
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c28:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	2246      	movs	r2, #70	; 0x46
 8009c2e:	2100      	movs	r1, #0
 8009c30:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2200      	movs	r2, #0
 8009c36:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	0018      	movs	r0, r3
 8009c3c:	f7ff ff04 	bl	8009a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009c40:	46c0      	nop			; (mov r8, r8)
 8009c42:	46bd      	mov	sp, r7
 8009c44:	b004      	add	sp, #16
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b088      	sub	sp, #32
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	603b      	str	r3, [r7, #0]
 8009c54:	1dfb      	adds	r3, r7, #7
 8009c56:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009c58:	f7fa fda6 	bl	80047a8 <HAL_GetTick>
 8009c5c:	0002      	movs	r2, r0
 8009c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c60:	1a9b      	subs	r3, r3, r2
 8009c62:	683a      	ldr	r2, [r7, #0]
 8009c64:	18d3      	adds	r3, r2, r3
 8009c66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009c68:	f7fa fd9e 	bl	80047a8 <HAL_GetTick>
 8009c6c:	0003      	movs	r3, r0
 8009c6e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009c70:	4b3a      	ldr	r3, [pc, #232]	; (8009d5c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	015b      	lsls	r3, r3, #5
 8009c76:	0d1b      	lsrs	r3, r3, #20
 8009c78:	69fa      	ldr	r2, [r7, #28]
 8009c7a:	4353      	muls	r3, r2
 8009c7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009c7e:	e058      	b.n	8009d32 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	3301      	adds	r3, #1
 8009c84:	d055      	beq.n	8009d32 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009c86:	f7fa fd8f 	bl	80047a8 <HAL_GetTick>
 8009c8a:	0002      	movs	r2, r0
 8009c8c:	69bb      	ldr	r3, [r7, #24]
 8009c8e:	1ad3      	subs	r3, r2, r3
 8009c90:	69fa      	ldr	r2, [r7, #28]
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d902      	bls.n	8009c9c <SPI_WaitFlagStateUntilTimeout+0x54>
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d142      	bne.n	8009d22 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	685a      	ldr	r2, [r3, #4]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	21e0      	movs	r1, #224	; 0xe0
 8009ca8:	438a      	bics	r2, r1
 8009caa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	685a      	ldr	r2, [r3, #4]
 8009cb0:	2382      	movs	r3, #130	; 0x82
 8009cb2:	005b      	lsls	r3, r3, #1
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d113      	bne.n	8009ce0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	689a      	ldr	r2, [r3, #8]
 8009cbc:	2380      	movs	r3, #128	; 0x80
 8009cbe:	021b      	lsls	r3, r3, #8
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d005      	beq.n	8009cd0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	689a      	ldr	r2, [r3, #8]
 8009cc8:	2380      	movs	r3, #128	; 0x80
 8009cca:	00db      	lsls	r3, r3, #3
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d107      	bne.n	8009ce0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2140      	movs	r1, #64	; 0x40
 8009cdc:	438a      	bics	r2, r1
 8009cde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ce4:	2380      	movs	r3, #128	; 0x80
 8009ce6:	019b      	lsls	r3, r3, #6
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d110      	bne.n	8009d0e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	491a      	ldr	r1, [pc, #104]	; (8009d60 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009cf8:	400a      	ands	r2, r1
 8009cfa:	601a      	str	r2, [r3, #0]
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2180      	movs	r1, #128	; 0x80
 8009d08:	0189      	lsls	r1, r1, #6
 8009d0a:	430a      	orrs	r2, r1
 8009d0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	225d      	movs	r2, #93	; 0x5d
 8009d12:	2101      	movs	r1, #1
 8009d14:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	225c      	movs	r2, #92	; 0x5c
 8009d1a:	2100      	movs	r1, #0
 8009d1c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009d1e:	2303      	movs	r3, #3
 8009d20:	e017      	b.n	8009d52 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d101      	bne.n	8009d2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	3b01      	subs	r3, #1
 8009d30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	4013      	ands	r3, r2
 8009d3c:	68ba      	ldr	r2, [r7, #8]
 8009d3e:	1ad3      	subs	r3, r2, r3
 8009d40:	425a      	negs	r2, r3
 8009d42:	4153      	adcs	r3, r2
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	001a      	movs	r2, r3
 8009d48:	1dfb      	adds	r3, r7, #7
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d197      	bne.n	8009c80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009d50:	2300      	movs	r3, #0
}
 8009d52:	0018      	movs	r0, r3
 8009d54:	46bd      	mov	sp, r7
 8009d56:	b008      	add	sp, #32
 8009d58:	bd80      	pop	{r7, pc}
 8009d5a:	46c0      	nop			; (mov r8, r8)
 8009d5c:	20000034 	.word	0x20000034
 8009d60:	ffffdfff 	.word	0xffffdfff

08009d64 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b08a      	sub	sp, #40	; 0x28
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	60f8      	str	r0, [r7, #12]
 8009d6c:	60b9      	str	r1, [r7, #8]
 8009d6e:	607a      	str	r2, [r7, #4]
 8009d70:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009d72:	2317      	movs	r3, #23
 8009d74:	18fb      	adds	r3, r7, r3
 8009d76:	2200      	movs	r2, #0
 8009d78:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009d7a:	f7fa fd15 	bl	80047a8 <HAL_GetTick>
 8009d7e:	0002      	movs	r2, r0
 8009d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d82:	1a9b      	subs	r3, r3, r2
 8009d84:	683a      	ldr	r2, [r7, #0]
 8009d86:	18d3      	adds	r3, r2, r3
 8009d88:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009d8a:	f7fa fd0d 	bl	80047a8 <HAL_GetTick>
 8009d8e:	0003      	movs	r3, r0
 8009d90:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	330c      	adds	r3, #12
 8009d98:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009d9a:	4b41      	ldr	r3, [pc, #260]	; (8009ea0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	0013      	movs	r3, r2
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	189b      	adds	r3, r3, r2
 8009da4:	00da      	lsls	r2, r3, #3
 8009da6:	1ad3      	subs	r3, r2, r3
 8009da8:	0d1b      	lsrs	r3, r3, #20
 8009daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dac:	4353      	muls	r3, r2
 8009dae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009db0:	e068      	b.n	8009e84 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009db2:	68ba      	ldr	r2, [r7, #8]
 8009db4:	23c0      	movs	r3, #192	; 0xc0
 8009db6:	00db      	lsls	r3, r3, #3
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d10a      	bne.n	8009dd2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d107      	bne.n	8009dd2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009dc2:	69fb      	ldr	r3, [r7, #28]
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	2117      	movs	r1, #23
 8009dca:	187b      	adds	r3, r7, r1
 8009dcc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009dce:	187b      	adds	r3, r7, r1
 8009dd0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	d055      	beq.n	8009e84 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009dd8:	f7fa fce6 	bl	80047a8 <HAL_GetTick>
 8009ddc:	0002      	movs	r2, r0
 8009dde:	6a3b      	ldr	r3, [r7, #32]
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d902      	bls.n	8009dee <SPI_WaitFifoStateUntilTimeout+0x8a>
 8009de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d142      	bne.n	8009e74 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	685a      	ldr	r2, [r3, #4]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	21e0      	movs	r1, #224	; 0xe0
 8009dfa:	438a      	bics	r2, r1
 8009dfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	685a      	ldr	r2, [r3, #4]
 8009e02:	2382      	movs	r3, #130	; 0x82
 8009e04:	005b      	lsls	r3, r3, #1
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d113      	bne.n	8009e32 <SPI_WaitFifoStateUntilTimeout+0xce>
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	689a      	ldr	r2, [r3, #8]
 8009e0e:	2380      	movs	r3, #128	; 0x80
 8009e10:	021b      	lsls	r3, r3, #8
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d005      	beq.n	8009e22 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	689a      	ldr	r2, [r3, #8]
 8009e1a:	2380      	movs	r3, #128	; 0x80
 8009e1c:	00db      	lsls	r3, r3, #3
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d107      	bne.n	8009e32 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2140      	movs	r1, #64	; 0x40
 8009e2e:	438a      	bics	r2, r1
 8009e30:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e36:	2380      	movs	r3, #128	; 0x80
 8009e38:	019b      	lsls	r3, r3, #6
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d110      	bne.n	8009e60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681a      	ldr	r2, [r3, #0]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4916      	ldr	r1, [pc, #88]	; (8009ea4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8009e4a:	400a      	ands	r2, r1
 8009e4c:	601a      	str	r2, [r3, #0]
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	2180      	movs	r1, #128	; 0x80
 8009e5a:	0189      	lsls	r1, r1, #6
 8009e5c:	430a      	orrs	r2, r1
 8009e5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	225d      	movs	r2, #93	; 0x5d
 8009e64:	2101      	movs	r1, #1
 8009e66:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	225c      	movs	r2, #92	; 0x5c
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009e70:	2303      	movs	r3, #3
 8009e72:	e010      	b.n	8009e96 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009e74:	69bb      	ldr	r3, [r7, #24]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d101      	bne.n	8009e7e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	3b01      	subs	r3, #1
 8009e82:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	68ba      	ldr	r2, [r7, #8]
 8009e8c:	4013      	ands	r3, r2
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d18e      	bne.n	8009db2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	0018      	movs	r0, r3
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	b00a      	add	sp, #40	; 0x28
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	46c0      	nop			; (mov r8, r8)
 8009ea0:	20000034 	.word	0x20000034
 8009ea4:	ffffdfff 	.word	0xffffdfff

08009ea8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b086      	sub	sp, #24
 8009eac:	af02      	add	r7, sp, #8
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	685a      	ldr	r2, [r3, #4]
 8009eb8:	2382      	movs	r3, #130	; 0x82
 8009eba:	005b      	lsls	r3, r3, #1
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d113      	bne.n	8009ee8 <SPI_EndRxTransaction+0x40>
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	689a      	ldr	r2, [r3, #8]
 8009ec4:	2380      	movs	r3, #128	; 0x80
 8009ec6:	021b      	lsls	r3, r3, #8
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d005      	beq.n	8009ed8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	689a      	ldr	r2, [r3, #8]
 8009ed0:	2380      	movs	r3, #128	; 0x80
 8009ed2:	00db      	lsls	r3, r3, #3
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d107      	bne.n	8009ee8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2140      	movs	r1, #64	; 0x40
 8009ee4:	438a      	bics	r2, r1
 8009ee6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009ee8:	68ba      	ldr	r2, [r7, #8]
 8009eea:	68f8      	ldr	r0, [r7, #12]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	0013      	movs	r3, r2
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	2180      	movs	r1, #128	; 0x80
 8009ef6:	f7ff fea7 	bl	8009c48 <SPI_WaitFlagStateUntilTimeout>
 8009efa:	1e03      	subs	r3, r0, #0
 8009efc:	d007      	beq.n	8009f0e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f02:	2220      	movs	r2, #32
 8009f04:	431a      	orrs	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e026      	b.n	8009f5c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	685a      	ldr	r2, [r3, #4]
 8009f12:	2382      	movs	r3, #130	; 0x82
 8009f14:	005b      	lsls	r3, r3, #1
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d11f      	bne.n	8009f5a <SPI_EndRxTransaction+0xb2>
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	689a      	ldr	r2, [r3, #8]
 8009f1e:	2380      	movs	r3, #128	; 0x80
 8009f20:	021b      	lsls	r3, r3, #8
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d005      	beq.n	8009f32 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	689a      	ldr	r2, [r3, #8]
 8009f2a:	2380      	movs	r3, #128	; 0x80
 8009f2c:	00db      	lsls	r3, r3, #3
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d113      	bne.n	8009f5a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	23c0      	movs	r3, #192	; 0xc0
 8009f36:	00d9      	lsls	r1, r3, #3
 8009f38:	68f8      	ldr	r0, [r7, #12]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	9300      	str	r3, [sp, #0]
 8009f3e:	0013      	movs	r3, r2
 8009f40:	2200      	movs	r2, #0
 8009f42:	f7ff ff0f 	bl	8009d64 <SPI_WaitFifoStateUntilTimeout>
 8009f46:	1e03      	subs	r3, r0, #0
 8009f48:	d007      	beq.n	8009f5a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f4e:	2220      	movs	r2, #32
 8009f50:	431a      	orrs	r2, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009f56:	2303      	movs	r3, #3
 8009f58:	e000      	b.n	8009f5c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	0018      	movs	r0, r3
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	b004      	add	sp, #16
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b086      	sub	sp, #24
 8009f68:	af02      	add	r7, sp, #8
 8009f6a:	60f8      	str	r0, [r7, #12]
 8009f6c:	60b9      	str	r1, [r7, #8]
 8009f6e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009f70:	68ba      	ldr	r2, [r7, #8]
 8009f72:	23c0      	movs	r3, #192	; 0xc0
 8009f74:	0159      	lsls	r1, r3, #5
 8009f76:	68f8      	ldr	r0, [r7, #12]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	9300      	str	r3, [sp, #0]
 8009f7c:	0013      	movs	r3, r2
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f7ff fef0 	bl	8009d64 <SPI_WaitFifoStateUntilTimeout>
 8009f84:	1e03      	subs	r3, r0, #0
 8009f86:	d007      	beq.n	8009f98 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f8c:	2220      	movs	r2, #32
 8009f8e:	431a      	orrs	r2, r3
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009f94:	2303      	movs	r3, #3
 8009f96:	e027      	b.n	8009fe8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009f98:	68ba      	ldr	r2, [r7, #8]
 8009f9a:	68f8      	ldr	r0, [r7, #12]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	0013      	movs	r3, r2
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	2180      	movs	r1, #128	; 0x80
 8009fa6:	f7ff fe4f 	bl	8009c48 <SPI_WaitFlagStateUntilTimeout>
 8009faa:	1e03      	subs	r3, r0, #0
 8009fac:	d007      	beq.n	8009fbe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fb2:	2220      	movs	r2, #32
 8009fb4:	431a      	orrs	r2, r3
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	e014      	b.n	8009fe8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009fbe:	68ba      	ldr	r2, [r7, #8]
 8009fc0:	23c0      	movs	r3, #192	; 0xc0
 8009fc2:	00d9      	lsls	r1, r3, #3
 8009fc4:	68f8      	ldr	r0, [r7, #12]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	9300      	str	r3, [sp, #0]
 8009fca:	0013      	movs	r3, r2
 8009fcc:	2200      	movs	r2, #0
 8009fce:	f7ff fec9 	bl	8009d64 <SPI_WaitFifoStateUntilTimeout>
 8009fd2:	1e03      	subs	r3, r0, #0
 8009fd4:	d007      	beq.n	8009fe6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fda:	2220      	movs	r2, #32
 8009fdc:	431a      	orrs	r2, r3
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009fe2:	2303      	movs	r3, #3
 8009fe4:	e000      	b.n	8009fe8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	0018      	movs	r0, r3
 8009fea:	46bd      	mov	sp, r7
 8009fec:	b004      	add	sp, #16
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ffe:	2301      	movs	r3, #1
 800a000:	e04a      	b.n	800a098 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	223d      	movs	r2, #61	; 0x3d
 800a006:	5c9b      	ldrb	r3, [r3, r2]
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d107      	bne.n	800a01e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	223c      	movs	r2, #60	; 0x3c
 800a012:	2100      	movs	r1, #0
 800a014:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	0018      	movs	r0, r3
 800a01a:	f7fa f8dd 	bl	80041d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	223d      	movs	r2, #61	; 0x3d
 800a022:	2102      	movs	r1, #2
 800a024:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681a      	ldr	r2, [r3, #0]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	3304      	adds	r3, #4
 800a02e:	0019      	movs	r1, r3
 800a030:	0010      	movs	r0, r2
 800a032:	f000 fb55 	bl	800a6e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2248      	movs	r2, #72	; 0x48
 800a03a:	2101      	movs	r1, #1
 800a03c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	223e      	movs	r2, #62	; 0x3e
 800a042:	2101      	movs	r1, #1
 800a044:	5499      	strb	r1, [r3, r2]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	223f      	movs	r2, #63	; 0x3f
 800a04a:	2101      	movs	r1, #1
 800a04c:	5499      	strb	r1, [r3, r2]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2240      	movs	r2, #64	; 0x40
 800a052:	2101      	movs	r1, #1
 800a054:	5499      	strb	r1, [r3, r2]
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2241      	movs	r2, #65	; 0x41
 800a05a:	2101      	movs	r1, #1
 800a05c:	5499      	strb	r1, [r3, r2]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2242      	movs	r2, #66	; 0x42
 800a062:	2101      	movs	r1, #1
 800a064:	5499      	strb	r1, [r3, r2]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2243      	movs	r2, #67	; 0x43
 800a06a:	2101      	movs	r1, #1
 800a06c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2244      	movs	r2, #68	; 0x44
 800a072:	2101      	movs	r1, #1
 800a074:	5499      	strb	r1, [r3, r2]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2245      	movs	r2, #69	; 0x45
 800a07a:	2101      	movs	r1, #1
 800a07c:	5499      	strb	r1, [r3, r2]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2246      	movs	r2, #70	; 0x46
 800a082:	2101      	movs	r1, #1
 800a084:	5499      	strb	r1, [r3, r2]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2247      	movs	r2, #71	; 0x47
 800a08a:	2101      	movs	r1, #1
 800a08c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	223d      	movs	r2, #61	; 0x3d
 800a092:	2101      	movs	r1, #1
 800a094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a096:	2300      	movs	r3, #0
}
 800a098:	0018      	movs	r0, r3
 800a09a:	46bd      	mov	sp, r7
 800a09c:	b002      	add	sp, #8
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d101      	bne.n	800a0b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e04a      	b.n	800a148 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	223d      	movs	r2, #61	; 0x3d
 800a0b6:	5c9b      	ldrb	r3, [r3, r2]
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d107      	bne.n	800a0ce <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	223c      	movs	r2, #60	; 0x3c
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f000 f841 	bl	800a150 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	223d      	movs	r2, #61	; 0x3d
 800a0d2:	2102      	movs	r1, #2
 800a0d4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	3304      	adds	r3, #4
 800a0de:	0019      	movs	r1, r3
 800a0e0:	0010      	movs	r0, r2
 800a0e2:	f000 fafd 	bl	800a6e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2248      	movs	r2, #72	; 0x48
 800a0ea:	2101      	movs	r1, #1
 800a0ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	223e      	movs	r2, #62	; 0x3e
 800a0f2:	2101      	movs	r1, #1
 800a0f4:	5499      	strb	r1, [r3, r2]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	223f      	movs	r2, #63	; 0x3f
 800a0fa:	2101      	movs	r1, #1
 800a0fc:	5499      	strb	r1, [r3, r2]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2240      	movs	r2, #64	; 0x40
 800a102:	2101      	movs	r1, #1
 800a104:	5499      	strb	r1, [r3, r2]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2241      	movs	r2, #65	; 0x41
 800a10a:	2101      	movs	r1, #1
 800a10c:	5499      	strb	r1, [r3, r2]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2242      	movs	r2, #66	; 0x42
 800a112:	2101      	movs	r1, #1
 800a114:	5499      	strb	r1, [r3, r2]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2243      	movs	r2, #67	; 0x43
 800a11a:	2101      	movs	r1, #1
 800a11c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2244      	movs	r2, #68	; 0x44
 800a122:	2101      	movs	r1, #1
 800a124:	5499      	strb	r1, [r3, r2]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2245      	movs	r2, #69	; 0x45
 800a12a:	2101      	movs	r1, #1
 800a12c:	5499      	strb	r1, [r3, r2]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2246      	movs	r2, #70	; 0x46
 800a132:	2101      	movs	r1, #1
 800a134:	5499      	strb	r1, [r3, r2]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2247      	movs	r2, #71	; 0x47
 800a13a:	2101      	movs	r1, #1
 800a13c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	223d      	movs	r2, #61	; 0x3d
 800a142:	2101      	movs	r1, #1
 800a144:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a146:	2300      	movs	r3, #0
}
 800a148:	0018      	movs	r0, r3
 800a14a:	46bd      	mov	sp, r7
 800a14c:	b002      	add	sp, #8
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a158:	46c0      	nop			; (mov r8, r8)
 800a15a:	46bd      	mov	sp, r7
 800a15c:	b002      	add	sp, #8
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d108      	bne.n	800a182 <HAL_TIM_PWM_Start+0x22>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	223e      	movs	r2, #62	; 0x3e
 800a174:	5c9b      	ldrb	r3, [r3, r2]
 800a176:	b2db      	uxtb	r3, r3
 800a178:	3b01      	subs	r3, #1
 800a17a:	1e5a      	subs	r2, r3, #1
 800a17c:	4193      	sbcs	r3, r2
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	e037      	b.n	800a1f2 <HAL_TIM_PWM_Start+0x92>
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	2b04      	cmp	r3, #4
 800a186:	d108      	bne.n	800a19a <HAL_TIM_PWM_Start+0x3a>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	223f      	movs	r2, #63	; 0x3f
 800a18c:	5c9b      	ldrb	r3, [r3, r2]
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	3b01      	subs	r3, #1
 800a192:	1e5a      	subs	r2, r3, #1
 800a194:	4193      	sbcs	r3, r2
 800a196:	b2db      	uxtb	r3, r3
 800a198:	e02b      	b.n	800a1f2 <HAL_TIM_PWM_Start+0x92>
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	2b08      	cmp	r3, #8
 800a19e:	d108      	bne.n	800a1b2 <HAL_TIM_PWM_Start+0x52>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2240      	movs	r2, #64	; 0x40
 800a1a4:	5c9b      	ldrb	r3, [r3, r2]
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	3b01      	subs	r3, #1
 800a1aa:	1e5a      	subs	r2, r3, #1
 800a1ac:	4193      	sbcs	r3, r2
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	e01f      	b.n	800a1f2 <HAL_TIM_PWM_Start+0x92>
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	2b0c      	cmp	r3, #12
 800a1b6:	d108      	bne.n	800a1ca <HAL_TIM_PWM_Start+0x6a>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2241      	movs	r2, #65	; 0x41
 800a1bc:	5c9b      	ldrb	r3, [r3, r2]
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	3b01      	subs	r3, #1
 800a1c2:	1e5a      	subs	r2, r3, #1
 800a1c4:	4193      	sbcs	r3, r2
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	e013      	b.n	800a1f2 <HAL_TIM_PWM_Start+0x92>
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	2b10      	cmp	r3, #16
 800a1ce:	d108      	bne.n	800a1e2 <HAL_TIM_PWM_Start+0x82>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2242      	movs	r2, #66	; 0x42
 800a1d4:	5c9b      	ldrb	r3, [r3, r2]
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	1e5a      	subs	r2, r3, #1
 800a1dc:	4193      	sbcs	r3, r2
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	e007      	b.n	800a1f2 <HAL_TIM_PWM_Start+0x92>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2243      	movs	r2, #67	; 0x43
 800a1e6:	5c9b      	ldrb	r3, [r3, r2]
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	1e5a      	subs	r2, r3, #1
 800a1ee:	4193      	sbcs	r3, r2
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d001      	beq.n	800a1fa <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e08b      	b.n	800a312 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d104      	bne.n	800a20a <HAL_TIM_PWM_Start+0xaa>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	223e      	movs	r2, #62	; 0x3e
 800a204:	2102      	movs	r1, #2
 800a206:	5499      	strb	r1, [r3, r2]
 800a208:	e023      	b.n	800a252 <HAL_TIM_PWM_Start+0xf2>
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	2b04      	cmp	r3, #4
 800a20e:	d104      	bne.n	800a21a <HAL_TIM_PWM_Start+0xba>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	223f      	movs	r2, #63	; 0x3f
 800a214:	2102      	movs	r1, #2
 800a216:	5499      	strb	r1, [r3, r2]
 800a218:	e01b      	b.n	800a252 <HAL_TIM_PWM_Start+0xf2>
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	2b08      	cmp	r3, #8
 800a21e:	d104      	bne.n	800a22a <HAL_TIM_PWM_Start+0xca>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2240      	movs	r2, #64	; 0x40
 800a224:	2102      	movs	r1, #2
 800a226:	5499      	strb	r1, [r3, r2]
 800a228:	e013      	b.n	800a252 <HAL_TIM_PWM_Start+0xf2>
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	2b0c      	cmp	r3, #12
 800a22e:	d104      	bne.n	800a23a <HAL_TIM_PWM_Start+0xda>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2241      	movs	r2, #65	; 0x41
 800a234:	2102      	movs	r1, #2
 800a236:	5499      	strb	r1, [r3, r2]
 800a238:	e00b      	b.n	800a252 <HAL_TIM_PWM_Start+0xf2>
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	2b10      	cmp	r3, #16
 800a23e:	d104      	bne.n	800a24a <HAL_TIM_PWM_Start+0xea>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2242      	movs	r2, #66	; 0x42
 800a244:	2102      	movs	r1, #2
 800a246:	5499      	strb	r1, [r3, r2]
 800a248:	e003      	b.n	800a252 <HAL_TIM_PWM_Start+0xf2>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2243      	movs	r2, #67	; 0x43
 800a24e:	2102      	movs	r1, #2
 800a250:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	2201      	movs	r2, #1
 800a25a:	0018      	movs	r0, r3
 800a25c:	f000 fe20 	bl	800aea0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a2d      	ldr	r2, [pc, #180]	; (800a31c <HAL_TIM_PWM_Start+0x1bc>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d00e      	beq.n	800a288 <HAL_TIM_PWM_Start+0x128>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4a2c      	ldr	r2, [pc, #176]	; (800a320 <HAL_TIM_PWM_Start+0x1c0>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d009      	beq.n	800a288 <HAL_TIM_PWM_Start+0x128>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a2a      	ldr	r2, [pc, #168]	; (800a324 <HAL_TIM_PWM_Start+0x1c4>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d004      	beq.n	800a288 <HAL_TIM_PWM_Start+0x128>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a29      	ldr	r2, [pc, #164]	; (800a328 <HAL_TIM_PWM_Start+0x1c8>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d101      	bne.n	800a28c <HAL_TIM_PWM_Start+0x12c>
 800a288:	2301      	movs	r3, #1
 800a28a:	e000      	b.n	800a28e <HAL_TIM_PWM_Start+0x12e>
 800a28c:	2300      	movs	r3, #0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d008      	beq.n	800a2a4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2180      	movs	r1, #128	; 0x80
 800a29e:	0209      	lsls	r1, r1, #8
 800a2a0:	430a      	orrs	r2, r1
 800a2a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a1c      	ldr	r2, [pc, #112]	; (800a31c <HAL_TIM_PWM_Start+0x1bc>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d00f      	beq.n	800a2ce <HAL_TIM_PWM_Start+0x16e>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	2380      	movs	r3, #128	; 0x80
 800a2b4:	05db      	lsls	r3, r3, #23
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d009      	beq.n	800a2ce <HAL_TIM_PWM_Start+0x16e>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a1b      	ldr	r2, [pc, #108]	; (800a32c <HAL_TIM_PWM_Start+0x1cc>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d004      	beq.n	800a2ce <HAL_TIM_PWM_Start+0x16e>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a15      	ldr	r2, [pc, #84]	; (800a320 <HAL_TIM_PWM_Start+0x1c0>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d116      	bne.n	800a2fc <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	689b      	ldr	r3, [r3, #8]
 800a2d4:	4a16      	ldr	r2, [pc, #88]	; (800a330 <HAL_TIM_PWM_Start+0x1d0>)
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2b06      	cmp	r3, #6
 800a2de:	d016      	beq.n	800a30e <HAL_TIM_PWM_Start+0x1ae>
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	2380      	movs	r3, #128	; 0x80
 800a2e4:	025b      	lsls	r3, r3, #9
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d011      	beq.n	800a30e <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	2101      	movs	r1, #1
 800a2f6:	430a      	orrs	r2, r1
 800a2f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2fa:	e008      	b.n	800a30e <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2101      	movs	r1, #1
 800a308:	430a      	orrs	r2, r1
 800a30a:	601a      	str	r2, [r3, #0]
 800a30c:	e000      	b.n	800a310 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a30e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a310:	2300      	movs	r3, #0
}
 800a312:	0018      	movs	r0, r3
 800a314:	46bd      	mov	sp, r7
 800a316:	b004      	add	sp, #16
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	46c0      	nop			; (mov r8, r8)
 800a31c:	40012c00 	.word	0x40012c00
 800a320:	40014000 	.word	0x40014000
 800a324:	40014400 	.word	0x40014400
 800a328:	40014800 	.word	0x40014800
 800a32c:	40000400 	.word	0x40000400
 800a330:	00010007 	.word	0x00010007

0800a334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b086      	sub	sp, #24
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	60b9      	str	r1, [r7, #8]
 800a33e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a340:	2317      	movs	r3, #23
 800a342:	18fb      	adds	r3, r7, r3
 800a344:	2200      	movs	r2, #0
 800a346:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	223c      	movs	r2, #60	; 0x3c
 800a34c:	5c9b      	ldrb	r3, [r3, r2]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d101      	bne.n	800a356 <HAL_TIM_PWM_ConfigChannel+0x22>
 800a352:	2302      	movs	r3, #2
 800a354:	e0e5      	b.n	800a522 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	223c      	movs	r2, #60	; 0x3c
 800a35a:	2101      	movs	r1, #1
 800a35c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2b14      	cmp	r3, #20
 800a362:	d900      	bls.n	800a366 <HAL_TIM_PWM_ConfigChannel+0x32>
 800a364:	e0d1      	b.n	800a50a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	009a      	lsls	r2, r3, #2
 800a36a:	4b70      	ldr	r3, [pc, #448]	; (800a52c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a36c:	18d3      	adds	r3, r2, r3
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	0011      	movs	r1, r2
 800a37a:	0018      	movs	r0, r3
 800a37c:	f000 fa30 	bl	800a7e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	699a      	ldr	r2, [r3, #24]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2108      	movs	r1, #8
 800a38c:	430a      	orrs	r2, r1
 800a38e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	699a      	ldr	r2, [r3, #24]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	2104      	movs	r1, #4
 800a39c:	438a      	bics	r2, r1
 800a39e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	6999      	ldr	r1, [r3, #24]
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	691a      	ldr	r2, [r3, #16]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	430a      	orrs	r2, r1
 800a3b0:	619a      	str	r2, [r3, #24]
      break;
 800a3b2:	e0af      	b.n	800a514 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	0011      	movs	r1, r2
 800a3bc:	0018      	movs	r0, r3
 800a3be:	f000 fa99 	bl	800a8f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	699a      	ldr	r2, [r3, #24]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2180      	movs	r1, #128	; 0x80
 800a3ce:	0109      	lsls	r1, r1, #4
 800a3d0:	430a      	orrs	r2, r1
 800a3d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	699a      	ldr	r2, [r3, #24]
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	4954      	ldr	r1, [pc, #336]	; (800a530 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a3e0:	400a      	ands	r2, r1
 800a3e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6999      	ldr	r1, [r3, #24]
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	691b      	ldr	r3, [r3, #16]
 800a3ee:	021a      	lsls	r2, r3, #8
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	430a      	orrs	r2, r1
 800a3f6:	619a      	str	r2, [r3, #24]
      break;
 800a3f8:	e08c      	b.n	800a514 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	68ba      	ldr	r2, [r7, #8]
 800a400:	0011      	movs	r1, r2
 800a402:	0018      	movs	r0, r3
 800a404:	f000 fafa 	bl	800a9fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	69da      	ldr	r2, [r3, #28]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2108      	movs	r1, #8
 800a414:	430a      	orrs	r2, r1
 800a416:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	69da      	ldr	r2, [r3, #28]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2104      	movs	r1, #4
 800a424:	438a      	bics	r2, r1
 800a426:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	69d9      	ldr	r1, [r3, #28]
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	691a      	ldr	r2, [r3, #16]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	430a      	orrs	r2, r1
 800a438:	61da      	str	r2, [r3, #28]
      break;
 800a43a:	e06b      	b.n	800a514 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	68ba      	ldr	r2, [r7, #8]
 800a442:	0011      	movs	r1, r2
 800a444:	0018      	movs	r0, r3
 800a446:	f000 fb61 	bl	800ab0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	69da      	ldr	r2, [r3, #28]
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	2180      	movs	r1, #128	; 0x80
 800a456:	0109      	lsls	r1, r1, #4
 800a458:	430a      	orrs	r2, r1
 800a45a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	69da      	ldr	r2, [r3, #28]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4932      	ldr	r1, [pc, #200]	; (800a530 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a468:	400a      	ands	r2, r1
 800a46a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	69d9      	ldr	r1, [r3, #28]
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	691b      	ldr	r3, [r3, #16]
 800a476:	021a      	lsls	r2, r3, #8
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	430a      	orrs	r2, r1
 800a47e:	61da      	str	r2, [r3, #28]
      break;
 800a480:	e048      	b.n	800a514 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	68ba      	ldr	r2, [r7, #8]
 800a488:	0011      	movs	r1, r2
 800a48a:	0018      	movs	r0, r3
 800a48c:	f000 fba8 	bl	800abe0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	2108      	movs	r1, #8
 800a49c:	430a      	orrs	r2, r1
 800a49e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	2104      	movs	r1, #4
 800a4ac:	438a      	bics	r2, r1
 800a4ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	691a      	ldr	r2, [r3, #16]
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a4c2:	e027      	b.n	800a514 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68ba      	ldr	r2, [r7, #8]
 800a4ca:	0011      	movs	r1, r2
 800a4cc:	0018      	movs	r0, r3
 800a4ce:	f000 fbe7 	bl	800aca0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2180      	movs	r1, #128	; 0x80
 800a4de:	0109      	lsls	r1, r1, #4
 800a4e0:	430a      	orrs	r2, r1
 800a4e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	4910      	ldr	r1, [pc, #64]	; (800a530 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a4f0:	400a      	ands	r2, r1
 800a4f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	021a      	lsls	r2, r3, #8
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	430a      	orrs	r2, r1
 800a506:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a508:	e004      	b.n	800a514 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a50a:	2317      	movs	r3, #23
 800a50c:	18fb      	adds	r3, r7, r3
 800a50e:	2201      	movs	r2, #1
 800a510:	701a      	strb	r2, [r3, #0]
      break;
 800a512:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	223c      	movs	r2, #60	; 0x3c
 800a518:	2100      	movs	r1, #0
 800a51a:	5499      	strb	r1, [r3, r2]

  return status;
 800a51c:	2317      	movs	r3, #23
 800a51e:	18fb      	adds	r3, r7, r3
 800a520:	781b      	ldrb	r3, [r3, #0]
}
 800a522:	0018      	movs	r0, r3
 800a524:	46bd      	mov	sp, r7
 800a526:	b006      	add	sp, #24
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	46c0      	nop			; (mov r8, r8)
 800a52c:	080183fc 	.word	0x080183fc
 800a530:	fffffbff 	.word	0xfffffbff

0800a534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a53e:	230f      	movs	r3, #15
 800a540:	18fb      	adds	r3, r7, r3
 800a542:	2200      	movs	r2, #0
 800a544:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	223c      	movs	r2, #60	; 0x3c
 800a54a:	5c9b      	ldrb	r3, [r3, r2]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d101      	bne.n	800a554 <HAL_TIM_ConfigClockSource+0x20>
 800a550:	2302      	movs	r3, #2
 800a552:	e0bc      	b.n	800a6ce <HAL_TIM_ConfigClockSource+0x19a>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	223c      	movs	r2, #60	; 0x3c
 800a558:	2101      	movs	r1, #1
 800a55a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	223d      	movs	r2, #61	; 0x3d
 800a560:	2102      	movs	r1, #2
 800a562:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	4a5a      	ldr	r2, [pc, #360]	; (800a6d8 <HAL_TIM_ConfigClockSource+0x1a4>)
 800a570:	4013      	ands	r3, r2
 800a572:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	4a59      	ldr	r2, [pc, #356]	; (800a6dc <HAL_TIM_ConfigClockSource+0x1a8>)
 800a578:	4013      	ands	r3, r2
 800a57a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	68ba      	ldr	r2, [r7, #8]
 800a582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	2280      	movs	r2, #128	; 0x80
 800a58a:	0192      	lsls	r2, r2, #6
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d040      	beq.n	800a612 <HAL_TIM_ConfigClockSource+0xde>
 800a590:	2280      	movs	r2, #128	; 0x80
 800a592:	0192      	lsls	r2, r2, #6
 800a594:	4293      	cmp	r3, r2
 800a596:	d900      	bls.n	800a59a <HAL_TIM_ConfigClockSource+0x66>
 800a598:	e088      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a59a:	2280      	movs	r2, #128	; 0x80
 800a59c:	0152      	lsls	r2, r2, #5
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d100      	bne.n	800a5a4 <HAL_TIM_ConfigClockSource+0x70>
 800a5a2:	e088      	b.n	800a6b6 <HAL_TIM_ConfigClockSource+0x182>
 800a5a4:	2280      	movs	r2, #128	; 0x80
 800a5a6:	0152      	lsls	r2, r2, #5
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d900      	bls.n	800a5ae <HAL_TIM_ConfigClockSource+0x7a>
 800a5ac:	e07e      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5ae:	2b70      	cmp	r3, #112	; 0x70
 800a5b0:	d018      	beq.n	800a5e4 <HAL_TIM_ConfigClockSource+0xb0>
 800a5b2:	d900      	bls.n	800a5b6 <HAL_TIM_ConfigClockSource+0x82>
 800a5b4:	e07a      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5b6:	2b60      	cmp	r3, #96	; 0x60
 800a5b8:	d04f      	beq.n	800a65a <HAL_TIM_ConfigClockSource+0x126>
 800a5ba:	d900      	bls.n	800a5be <HAL_TIM_ConfigClockSource+0x8a>
 800a5bc:	e076      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5be:	2b50      	cmp	r3, #80	; 0x50
 800a5c0:	d03b      	beq.n	800a63a <HAL_TIM_ConfigClockSource+0x106>
 800a5c2:	d900      	bls.n	800a5c6 <HAL_TIM_ConfigClockSource+0x92>
 800a5c4:	e072      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5c6:	2b40      	cmp	r3, #64	; 0x40
 800a5c8:	d057      	beq.n	800a67a <HAL_TIM_ConfigClockSource+0x146>
 800a5ca:	d900      	bls.n	800a5ce <HAL_TIM_ConfigClockSource+0x9a>
 800a5cc:	e06e      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5ce:	2b30      	cmp	r3, #48	; 0x30
 800a5d0:	d063      	beq.n	800a69a <HAL_TIM_ConfigClockSource+0x166>
 800a5d2:	d86b      	bhi.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5d4:	2b20      	cmp	r3, #32
 800a5d6:	d060      	beq.n	800a69a <HAL_TIM_ConfigClockSource+0x166>
 800a5d8:	d868      	bhi.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d05d      	beq.n	800a69a <HAL_TIM_ConfigClockSource+0x166>
 800a5de:	2b10      	cmp	r3, #16
 800a5e0:	d05b      	beq.n	800a69a <HAL_TIM_ConfigClockSource+0x166>
 800a5e2:	e063      	b.n	800a6ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6818      	ldr	r0, [r3, #0]
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	6899      	ldr	r1, [r3, #8]
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	685a      	ldr	r2, [r3, #4]
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	f000 fc34 	bl	800ae60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	689b      	ldr	r3, [r3, #8]
 800a5fe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	2277      	movs	r2, #119	; 0x77
 800a604:	4313      	orrs	r3, r2
 800a606:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68ba      	ldr	r2, [r7, #8]
 800a60e:	609a      	str	r2, [r3, #8]
      break;
 800a610:	e052      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6818      	ldr	r0, [r3, #0]
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	6899      	ldr	r1, [r3, #8]
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	685a      	ldr	r2, [r3, #4]
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f000 fc1d 	bl	800ae60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	689a      	ldr	r2, [r3, #8]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2180      	movs	r1, #128	; 0x80
 800a632:	01c9      	lsls	r1, r1, #7
 800a634:	430a      	orrs	r2, r1
 800a636:	609a      	str	r2, [r3, #8]
      break;
 800a638:	e03e      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6818      	ldr	r0, [r3, #0]
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	6859      	ldr	r1, [r3, #4]
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	68db      	ldr	r3, [r3, #12]
 800a646:	001a      	movs	r2, r3
 800a648:	f000 fb8e 	bl	800ad68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2150      	movs	r1, #80	; 0x50
 800a652:	0018      	movs	r0, r3
 800a654:	f000 fbe8 	bl	800ae28 <TIM_ITRx_SetConfig>
      break;
 800a658:	e02e      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6818      	ldr	r0, [r3, #0]
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	6859      	ldr	r1, [r3, #4]
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	001a      	movs	r2, r3
 800a668:	f000 fbac 	bl	800adc4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2160      	movs	r1, #96	; 0x60
 800a672:	0018      	movs	r0, r3
 800a674:	f000 fbd8 	bl	800ae28 <TIM_ITRx_SetConfig>
      break;
 800a678:	e01e      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6818      	ldr	r0, [r3, #0]
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	6859      	ldr	r1, [r3, #4]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	001a      	movs	r2, r3
 800a688:	f000 fb6e 	bl	800ad68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2140      	movs	r1, #64	; 0x40
 800a692:	0018      	movs	r0, r3
 800a694:	f000 fbc8 	bl	800ae28 <TIM_ITRx_SetConfig>
      break;
 800a698:	e00e      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681a      	ldr	r2, [r3, #0]
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	0019      	movs	r1, r3
 800a6a4:	0010      	movs	r0, r2
 800a6a6:	f000 fbbf 	bl	800ae28 <TIM_ITRx_SetConfig>
      break;
 800a6aa:	e005      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800a6ac:	230f      	movs	r3, #15
 800a6ae:	18fb      	adds	r3, r7, r3
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	701a      	strb	r2, [r3, #0]
      break;
 800a6b4:	e000      	b.n	800a6b8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800a6b6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	223d      	movs	r2, #61	; 0x3d
 800a6bc:	2101      	movs	r1, #1
 800a6be:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	223c      	movs	r2, #60	; 0x3c
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	5499      	strb	r1, [r3, r2]

  return status;
 800a6c8:	230f      	movs	r3, #15
 800a6ca:	18fb      	adds	r3, r7, r3
 800a6cc:	781b      	ldrb	r3, [r3, #0]
}
 800a6ce:	0018      	movs	r0, r3
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	b004      	add	sp, #16
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	46c0      	nop			; (mov r8, r8)
 800a6d8:	ffceff88 	.word	0xffceff88
 800a6dc:	ffff00ff 	.word	0xffff00ff

0800a6e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	4a34      	ldr	r2, [pc, #208]	; (800a7c4 <TIM_Base_SetConfig+0xe4>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d008      	beq.n	800a70a <TIM_Base_SetConfig+0x2a>
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	2380      	movs	r3, #128	; 0x80
 800a6fc:	05db      	lsls	r3, r3, #23
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d003      	beq.n	800a70a <TIM_Base_SetConfig+0x2a>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a30      	ldr	r2, [pc, #192]	; (800a7c8 <TIM_Base_SetConfig+0xe8>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d108      	bne.n	800a71c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	2270      	movs	r2, #112	; 0x70
 800a70e:	4393      	bics	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	4313      	orrs	r3, r2
 800a71a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4a29      	ldr	r2, [pc, #164]	; (800a7c4 <TIM_Base_SetConfig+0xe4>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d018      	beq.n	800a756 <TIM_Base_SetConfig+0x76>
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	2380      	movs	r3, #128	; 0x80
 800a728:	05db      	lsls	r3, r3, #23
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d013      	beq.n	800a756 <TIM_Base_SetConfig+0x76>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	4a25      	ldr	r2, [pc, #148]	; (800a7c8 <TIM_Base_SetConfig+0xe8>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d00f      	beq.n	800a756 <TIM_Base_SetConfig+0x76>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	4a24      	ldr	r2, [pc, #144]	; (800a7cc <TIM_Base_SetConfig+0xec>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d00b      	beq.n	800a756 <TIM_Base_SetConfig+0x76>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	4a23      	ldr	r2, [pc, #140]	; (800a7d0 <TIM_Base_SetConfig+0xf0>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d007      	beq.n	800a756 <TIM_Base_SetConfig+0x76>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	4a22      	ldr	r2, [pc, #136]	; (800a7d4 <TIM_Base_SetConfig+0xf4>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d003      	beq.n	800a756 <TIM_Base_SetConfig+0x76>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	4a21      	ldr	r2, [pc, #132]	; (800a7d8 <TIM_Base_SetConfig+0xf8>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d108      	bne.n	800a768 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	4a20      	ldr	r2, [pc, #128]	; (800a7dc <TIM_Base_SetConfig+0xfc>)
 800a75a:	4013      	ands	r3, r2
 800a75c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	4313      	orrs	r3, r2
 800a766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2280      	movs	r2, #128	; 0x80
 800a76c:	4393      	bics	r3, r2
 800a76e:	001a      	movs	r2, r3
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	695b      	ldr	r3, [r3, #20]
 800a774:	4313      	orrs	r3, r2
 800a776:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	68fa      	ldr	r2, [r7, #12]
 800a77c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	689a      	ldr	r2, [r3, #8]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	4a0c      	ldr	r2, [pc, #48]	; (800a7c4 <TIM_Base_SetConfig+0xe4>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d00b      	beq.n	800a7ae <TIM_Base_SetConfig+0xce>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4a0d      	ldr	r2, [pc, #52]	; (800a7d0 <TIM_Base_SetConfig+0xf0>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d007      	beq.n	800a7ae <TIM_Base_SetConfig+0xce>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a0c      	ldr	r2, [pc, #48]	; (800a7d4 <TIM_Base_SetConfig+0xf4>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d003      	beq.n	800a7ae <TIM_Base_SetConfig+0xce>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4a0b      	ldr	r2, [pc, #44]	; (800a7d8 <TIM_Base_SetConfig+0xf8>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d103      	bne.n	800a7b6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	691a      	ldr	r2, [r3, #16]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	615a      	str	r2, [r3, #20]
}
 800a7bc:	46c0      	nop			; (mov r8, r8)
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	b004      	add	sp, #16
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	40012c00 	.word	0x40012c00
 800a7c8:	40000400 	.word	0x40000400
 800a7cc:	40002000 	.word	0x40002000
 800a7d0:	40014000 	.word	0x40014000
 800a7d4:	40014400 	.word	0x40014400
 800a7d8:	40014800 	.word	0x40014800
 800a7dc:	fffffcff 	.word	0xfffffcff

0800a7e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6a1b      	ldr	r3, [r3, #32]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	4393      	bics	r3, r2
 800a7f2:	001a      	movs	r2, r3
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6a1b      	ldr	r3, [r3, #32]
 800a7fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	699b      	ldr	r3, [r3, #24]
 800a808:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	4a32      	ldr	r2, [pc, #200]	; (800a8d8 <TIM_OC1_SetConfig+0xf8>)
 800a80e:	4013      	ands	r3, r2
 800a810:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2203      	movs	r2, #3
 800a816:	4393      	bics	r3, r2
 800a818:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	4313      	orrs	r3, r2
 800a822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	2202      	movs	r2, #2
 800a828:	4393      	bics	r3, r2
 800a82a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	697a      	ldr	r2, [r7, #20]
 800a832:	4313      	orrs	r3, r2
 800a834:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a28      	ldr	r2, [pc, #160]	; (800a8dc <TIM_OC1_SetConfig+0xfc>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d00b      	beq.n	800a856 <TIM_OC1_SetConfig+0x76>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a27      	ldr	r2, [pc, #156]	; (800a8e0 <TIM_OC1_SetConfig+0x100>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d007      	beq.n	800a856 <TIM_OC1_SetConfig+0x76>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a26      	ldr	r2, [pc, #152]	; (800a8e4 <TIM_OC1_SetConfig+0x104>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d003      	beq.n	800a856 <TIM_OC1_SetConfig+0x76>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4a25      	ldr	r2, [pc, #148]	; (800a8e8 <TIM_OC1_SetConfig+0x108>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d10c      	bne.n	800a870 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2208      	movs	r2, #8
 800a85a:	4393      	bics	r3, r2
 800a85c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	697a      	ldr	r2, [r7, #20]
 800a864:	4313      	orrs	r3, r2
 800a866:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	2204      	movs	r2, #4
 800a86c:	4393      	bics	r3, r2
 800a86e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	4a1a      	ldr	r2, [pc, #104]	; (800a8dc <TIM_OC1_SetConfig+0xfc>)
 800a874:	4293      	cmp	r3, r2
 800a876:	d00b      	beq.n	800a890 <TIM_OC1_SetConfig+0xb0>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	4a19      	ldr	r2, [pc, #100]	; (800a8e0 <TIM_OC1_SetConfig+0x100>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d007      	beq.n	800a890 <TIM_OC1_SetConfig+0xb0>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	4a18      	ldr	r2, [pc, #96]	; (800a8e4 <TIM_OC1_SetConfig+0x104>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d003      	beq.n	800a890 <TIM_OC1_SetConfig+0xb0>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	4a17      	ldr	r2, [pc, #92]	; (800a8e8 <TIM_OC1_SetConfig+0x108>)
 800a88c:	4293      	cmp	r3, r2
 800a88e:	d111      	bne.n	800a8b4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	4a16      	ldr	r2, [pc, #88]	; (800a8ec <TIM_OC1_SetConfig+0x10c>)
 800a894:	4013      	ands	r3, r2
 800a896:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	4a15      	ldr	r2, [pc, #84]	; (800a8f0 <TIM_OC1_SetConfig+0x110>)
 800a89c:	4013      	ands	r3, r2
 800a89e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	695b      	ldr	r3, [r3, #20]
 800a8a4:	693a      	ldr	r2, [r7, #16]
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	699b      	ldr	r3, [r3, #24]
 800a8ae:	693a      	ldr	r2, [r7, #16]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	68fa      	ldr	r2, [r7, #12]
 800a8be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	697a      	ldr	r2, [r7, #20]
 800a8cc:	621a      	str	r2, [r3, #32]
}
 800a8ce:	46c0      	nop			; (mov r8, r8)
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	b006      	add	sp, #24
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	46c0      	nop			; (mov r8, r8)
 800a8d8:	fffeff8f 	.word	0xfffeff8f
 800a8dc:	40012c00 	.word	0x40012c00
 800a8e0:	40014000 	.word	0x40014000
 800a8e4:	40014400 	.word	0x40014400
 800a8e8:	40014800 	.word	0x40014800
 800a8ec:	fffffeff 	.word	0xfffffeff
 800a8f0:	fffffdff 	.word	0xfffffdff

0800a8f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b086      	sub	sp, #24
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6a1b      	ldr	r3, [r3, #32]
 800a902:	2210      	movs	r2, #16
 800a904:	4393      	bics	r3, r2
 800a906:	001a      	movs	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6a1b      	ldr	r3, [r3, #32]
 800a910:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	699b      	ldr	r3, [r3, #24]
 800a91c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	4a2e      	ldr	r2, [pc, #184]	; (800a9dc <TIM_OC2_SetConfig+0xe8>)
 800a922:	4013      	ands	r3, r2
 800a924:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	4a2d      	ldr	r2, [pc, #180]	; (800a9e0 <TIM_OC2_SetConfig+0xec>)
 800a92a:	4013      	ands	r3, r2
 800a92c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	021b      	lsls	r3, r3, #8
 800a934:	68fa      	ldr	r2, [r7, #12]
 800a936:	4313      	orrs	r3, r2
 800a938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	2220      	movs	r2, #32
 800a93e:	4393      	bics	r3, r2
 800a940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	011b      	lsls	r3, r3, #4
 800a948:	697a      	ldr	r2, [r7, #20]
 800a94a:	4313      	orrs	r3, r2
 800a94c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	4a24      	ldr	r2, [pc, #144]	; (800a9e4 <TIM_OC2_SetConfig+0xf0>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d10d      	bne.n	800a972 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2280      	movs	r2, #128	; 0x80
 800a95a:	4393      	bics	r3, r2
 800a95c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	011b      	lsls	r3, r3, #4
 800a964:	697a      	ldr	r2, [r7, #20]
 800a966:	4313      	orrs	r3, r2
 800a968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	2240      	movs	r2, #64	; 0x40
 800a96e:	4393      	bics	r3, r2
 800a970:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	4a1b      	ldr	r2, [pc, #108]	; (800a9e4 <TIM_OC2_SetConfig+0xf0>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d00b      	beq.n	800a992 <TIM_OC2_SetConfig+0x9e>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	4a1a      	ldr	r2, [pc, #104]	; (800a9e8 <TIM_OC2_SetConfig+0xf4>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d007      	beq.n	800a992 <TIM_OC2_SetConfig+0x9e>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a19      	ldr	r2, [pc, #100]	; (800a9ec <TIM_OC2_SetConfig+0xf8>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d003      	beq.n	800a992 <TIM_OC2_SetConfig+0x9e>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a18      	ldr	r2, [pc, #96]	; (800a9f0 <TIM_OC2_SetConfig+0xfc>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d113      	bne.n	800a9ba <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	4a17      	ldr	r2, [pc, #92]	; (800a9f4 <TIM_OC2_SetConfig+0x100>)
 800a996:	4013      	ands	r3, r2
 800a998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	4a16      	ldr	r2, [pc, #88]	; (800a9f8 <TIM_OC2_SetConfig+0x104>)
 800a99e:	4013      	ands	r3, r2
 800a9a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	695b      	ldr	r3, [r3, #20]
 800a9a6:	009b      	lsls	r3, r3, #2
 800a9a8:	693a      	ldr	r2, [r7, #16]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	699b      	ldr	r3, [r3, #24]
 800a9b2:	009b      	lsls	r3, r3, #2
 800a9b4:	693a      	ldr	r2, [r7, #16]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	693a      	ldr	r2, [r7, #16]
 800a9be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	68fa      	ldr	r2, [r7, #12]
 800a9c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	685a      	ldr	r2, [r3, #4]
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	697a      	ldr	r2, [r7, #20]
 800a9d2:	621a      	str	r2, [r3, #32]
}
 800a9d4:	46c0      	nop			; (mov r8, r8)
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	b006      	add	sp, #24
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	feff8fff 	.word	0xfeff8fff
 800a9e0:	fffffcff 	.word	0xfffffcff
 800a9e4:	40012c00 	.word	0x40012c00
 800a9e8:	40014000 	.word	0x40014000
 800a9ec:	40014400 	.word	0x40014400
 800a9f0:	40014800 	.word	0x40014800
 800a9f4:	fffffbff 	.word	0xfffffbff
 800a9f8:	fffff7ff 	.word	0xfffff7ff

0800a9fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b086      	sub	sp, #24
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6a1b      	ldr	r3, [r3, #32]
 800aa0a:	4a35      	ldr	r2, [pc, #212]	; (800aae0 <TIM_OC3_SetConfig+0xe4>)
 800aa0c:	401a      	ands	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6a1b      	ldr	r3, [r3, #32]
 800aa16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	69db      	ldr	r3, [r3, #28]
 800aa22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	4a2f      	ldr	r2, [pc, #188]	; (800aae4 <TIM_OC3_SetConfig+0xe8>)
 800aa28:	4013      	ands	r3, r2
 800aa2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	2203      	movs	r2, #3
 800aa30:	4393      	bics	r3, r2
 800aa32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	68fa      	ldr	r2, [r7, #12]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	4a29      	ldr	r2, [pc, #164]	; (800aae8 <TIM_OC3_SetConfig+0xec>)
 800aa42:	4013      	ands	r3, r2
 800aa44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	689b      	ldr	r3, [r3, #8]
 800aa4a:	021b      	lsls	r3, r3, #8
 800aa4c:	697a      	ldr	r2, [r7, #20]
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	4a25      	ldr	r2, [pc, #148]	; (800aaec <TIM_OC3_SetConfig+0xf0>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d10d      	bne.n	800aa76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	4a24      	ldr	r2, [pc, #144]	; (800aaf0 <TIM_OC3_SetConfig+0xf4>)
 800aa5e:	4013      	ands	r3, r2
 800aa60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	021b      	lsls	r3, r3, #8
 800aa68:	697a      	ldr	r2, [r7, #20]
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	4a20      	ldr	r2, [pc, #128]	; (800aaf4 <TIM_OC3_SetConfig+0xf8>)
 800aa72:	4013      	ands	r3, r2
 800aa74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	4a1c      	ldr	r2, [pc, #112]	; (800aaec <TIM_OC3_SetConfig+0xf0>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d00b      	beq.n	800aa96 <TIM_OC3_SetConfig+0x9a>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4a1d      	ldr	r2, [pc, #116]	; (800aaf8 <TIM_OC3_SetConfig+0xfc>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d007      	beq.n	800aa96 <TIM_OC3_SetConfig+0x9a>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	4a1c      	ldr	r2, [pc, #112]	; (800aafc <TIM_OC3_SetConfig+0x100>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d003      	beq.n	800aa96 <TIM_OC3_SetConfig+0x9a>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4a1b      	ldr	r2, [pc, #108]	; (800ab00 <TIM_OC3_SetConfig+0x104>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d113      	bne.n	800aabe <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	4a1a      	ldr	r2, [pc, #104]	; (800ab04 <TIM_OC3_SetConfig+0x108>)
 800aa9a:	4013      	ands	r3, r2
 800aa9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	4a19      	ldr	r2, [pc, #100]	; (800ab08 <TIM_OC3_SetConfig+0x10c>)
 800aaa2:	4013      	ands	r3, r2
 800aaa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	695b      	ldr	r3, [r3, #20]
 800aaaa:	011b      	lsls	r3, r3, #4
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	4313      	orrs	r3, r2
 800aab0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	699b      	ldr	r3, [r3, #24]
 800aab6:	011b      	lsls	r3, r3, #4
 800aab8:	693a      	ldr	r2, [r7, #16]
 800aaba:	4313      	orrs	r3, r2
 800aabc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	68fa      	ldr	r2, [r7, #12]
 800aac8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	685a      	ldr	r2, [r3, #4]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	697a      	ldr	r2, [r7, #20]
 800aad6:	621a      	str	r2, [r3, #32]
}
 800aad8:	46c0      	nop			; (mov r8, r8)
 800aada:	46bd      	mov	sp, r7
 800aadc:	b006      	add	sp, #24
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	fffffeff 	.word	0xfffffeff
 800aae4:	fffeff8f 	.word	0xfffeff8f
 800aae8:	fffffdff 	.word	0xfffffdff
 800aaec:	40012c00 	.word	0x40012c00
 800aaf0:	fffff7ff 	.word	0xfffff7ff
 800aaf4:	fffffbff 	.word	0xfffffbff
 800aaf8:	40014000 	.word	0x40014000
 800aafc:	40014400 	.word	0x40014400
 800ab00:	40014800 	.word	0x40014800
 800ab04:	ffffefff 	.word	0xffffefff
 800ab08:	ffffdfff 	.word	0xffffdfff

0800ab0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b086      	sub	sp, #24
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a1b      	ldr	r3, [r3, #32]
 800ab1a:	4a28      	ldr	r2, [pc, #160]	; (800abbc <TIM_OC4_SetConfig+0xb0>)
 800ab1c:	401a      	ands	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a1b      	ldr	r3, [r3, #32]
 800ab26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	69db      	ldr	r3, [r3, #28]
 800ab32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4a22      	ldr	r2, [pc, #136]	; (800abc0 <TIM_OC4_SetConfig+0xb4>)
 800ab38:	4013      	ands	r3, r2
 800ab3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	4a21      	ldr	r2, [pc, #132]	; (800abc4 <TIM_OC4_SetConfig+0xb8>)
 800ab40:	4013      	ands	r3, r2
 800ab42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	021b      	lsls	r3, r3, #8
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	4a1d      	ldr	r2, [pc, #116]	; (800abc8 <TIM_OC4_SetConfig+0xbc>)
 800ab54:	4013      	ands	r3, r2
 800ab56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	031b      	lsls	r3, r3, #12
 800ab5e:	693a      	ldr	r2, [r7, #16]
 800ab60:	4313      	orrs	r3, r2
 800ab62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a19      	ldr	r2, [pc, #100]	; (800abcc <TIM_OC4_SetConfig+0xc0>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d00b      	beq.n	800ab84 <TIM_OC4_SetConfig+0x78>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a18      	ldr	r2, [pc, #96]	; (800abd0 <TIM_OC4_SetConfig+0xc4>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d007      	beq.n	800ab84 <TIM_OC4_SetConfig+0x78>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a17      	ldr	r2, [pc, #92]	; (800abd4 <TIM_OC4_SetConfig+0xc8>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d003      	beq.n	800ab84 <TIM_OC4_SetConfig+0x78>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a16      	ldr	r2, [pc, #88]	; (800abd8 <TIM_OC4_SetConfig+0xcc>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d109      	bne.n	800ab98 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	4a15      	ldr	r2, [pc, #84]	; (800abdc <TIM_OC4_SetConfig+0xd0>)
 800ab88:	4013      	ands	r3, r2
 800ab8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	695b      	ldr	r3, [r3, #20]
 800ab90:	019b      	lsls	r3, r3, #6
 800ab92:	697a      	ldr	r2, [r7, #20]
 800ab94:	4313      	orrs	r3, r2
 800ab96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	697a      	ldr	r2, [r7, #20]
 800ab9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	68fa      	ldr	r2, [r7, #12]
 800aba2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	693a      	ldr	r2, [r7, #16]
 800abb0:	621a      	str	r2, [r3, #32]
}
 800abb2:	46c0      	nop			; (mov r8, r8)
 800abb4:	46bd      	mov	sp, r7
 800abb6:	b006      	add	sp, #24
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	46c0      	nop			; (mov r8, r8)
 800abbc:	ffffefff 	.word	0xffffefff
 800abc0:	feff8fff 	.word	0xfeff8fff
 800abc4:	fffffcff 	.word	0xfffffcff
 800abc8:	ffffdfff 	.word	0xffffdfff
 800abcc:	40012c00 	.word	0x40012c00
 800abd0:	40014000 	.word	0x40014000
 800abd4:	40014400 	.word	0x40014400
 800abd8:	40014800 	.word	0x40014800
 800abdc:	ffffbfff 	.word	0xffffbfff

0800abe0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b086      	sub	sp, #24
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6a1b      	ldr	r3, [r3, #32]
 800abee:	4a25      	ldr	r2, [pc, #148]	; (800ac84 <TIM_OC5_SetConfig+0xa4>)
 800abf0:	401a      	ands	r2, r3
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6a1b      	ldr	r3, [r3, #32]
 800abfa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	4a1f      	ldr	r2, [pc, #124]	; (800ac88 <TIM_OC5_SetConfig+0xa8>)
 800ac0c:	4013      	ands	r3, r2
 800ac0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	68fa      	ldr	r2, [r7, #12]
 800ac16:	4313      	orrs	r3, r2
 800ac18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	4a1b      	ldr	r2, [pc, #108]	; (800ac8c <TIM_OC5_SetConfig+0xac>)
 800ac1e:	4013      	ands	r3, r2
 800ac20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	689b      	ldr	r3, [r3, #8]
 800ac26:	041b      	lsls	r3, r3, #16
 800ac28:	693a      	ldr	r2, [r7, #16]
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a17      	ldr	r2, [pc, #92]	; (800ac90 <TIM_OC5_SetConfig+0xb0>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d00b      	beq.n	800ac4e <TIM_OC5_SetConfig+0x6e>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a16      	ldr	r2, [pc, #88]	; (800ac94 <TIM_OC5_SetConfig+0xb4>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d007      	beq.n	800ac4e <TIM_OC5_SetConfig+0x6e>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a15      	ldr	r2, [pc, #84]	; (800ac98 <TIM_OC5_SetConfig+0xb8>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d003      	beq.n	800ac4e <TIM_OC5_SetConfig+0x6e>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a14      	ldr	r2, [pc, #80]	; (800ac9c <TIM_OC5_SetConfig+0xbc>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d109      	bne.n	800ac62 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	4a0c      	ldr	r2, [pc, #48]	; (800ac84 <TIM_OC5_SetConfig+0xa4>)
 800ac52:	4013      	ands	r3, r2
 800ac54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	695b      	ldr	r3, [r3, #20]
 800ac5a:	021b      	lsls	r3, r3, #8
 800ac5c:	697a      	ldr	r2, [r7, #20]
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	697a      	ldr	r2, [r7, #20]
 800ac66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	685a      	ldr	r2, [r3, #4]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	693a      	ldr	r2, [r7, #16]
 800ac7a:	621a      	str	r2, [r3, #32]
}
 800ac7c:	46c0      	nop			; (mov r8, r8)
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	b006      	add	sp, #24
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	fffeffff 	.word	0xfffeffff
 800ac88:	fffeff8f 	.word	0xfffeff8f
 800ac8c:	fffdffff 	.word	0xfffdffff
 800ac90:	40012c00 	.word	0x40012c00
 800ac94:	40014000 	.word	0x40014000
 800ac98:	40014400 	.word	0x40014400
 800ac9c:	40014800 	.word	0x40014800

0800aca0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b086      	sub	sp, #24
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a1b      	ldr	r3, [r3, #32]
 800acae:	4a26      	ldr	r2, [pc, #152]	; (800ad48 <TIM_OC6_SetConfig+0xa8>)
 800acb0:	401a      	ands	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6a1b      	ldr	r3, [r3, #32]
 800acba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	4a20      	ldr	r2, [pc, #128]	; (800ad4c <TIM_OC6_SetConfig+0xac>)
 800accc:	4013      	ands	r3, r2
 800acce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	021b      	lsls	r3, r3, #8
 800acd6:	68fa      	ldr	r2, [r7, #12]
 800acd8:	4313      	orrs	r3, r2
 800acda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	4a1c      	ldr	r2, [pc, #112]	; (800ad50 <TIM_OC6_SetConfig+0xb0>)
 800ace0:	4013      	ands	r3, r2
 800ace2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	051b      	lsls	r3, r3, #20
 800acea:	693a      	ldr	r2, [r7, #16]
 800acec:	4313      	orrs	r3, r2
 800acee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	4a18      	ldr	r2, [pc, #96]	; (800ad54 <TIM_OC6_SetConfig+0xb4>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d00b      	beq.n	800ad10 <TIM_OC6_SetConfig+0x70>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	4a17      	ldr	r2, [pc, #92]	; (800ad58 <TIM_OC6_SetConfig+0xb8>)
 800acfc:	4293      	cmp	r3, r2
 800acfe:	d007      	beq.n	800ad10 <TIM_OC6_SetConfig+0x70>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4a16      	ldr	r2, [pc, #88]	; (800ad5c <TIM_OC6_SetConfig+0xbc>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d003      	beq.n	800ad10 <TIM_OC6_SetConfig+0x70>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a15      	ldr	r2, [pc, #84]	; (800ad60 <TIM_OC6_SetConfig+0xc0>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d109      	bne.n	800ad24 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	4a14      	ldr	r2, [pc, #80]	; (800ad64 <TIM_OC6_SetConfig+0xc4>)
 800ad14:	4013      	ands	r3, r2
 800ad16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	695b      	ldr	r3, [r3, #20]
 800ad1c:	029b      	lsls	r3, r3, #10
 800ad1e:	697a      	ldr	r2, [r7, #20]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	697a      	ldr	r2, [r7, #20]
 800ad28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	685a      	ldr	r2, [r3, #4]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	693a      	ldr	r2, [r7, #16]
 800ad3c:	621a      	str	r2, [r3, #32]
}
 800ad3e:	46c0      	nop			; (mov r8, r8)
 800ad40:	46bd      	mov	sp, r7
 800ad42:	b006      	add	sp, #24
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	46c0      	nop			; (mov r8, r8)
 800ad48:	ffefffff 	.word	0xffefffff
 800ad4c:	feff8fff 	.word	0xfeff8fff
 800ad50:	ffdfffff 	.word	0xffdfffff
 800ad54:	40012c00 	.word	0x40012c00
 800ad58:	40014000 	.word	0x40014000
 800ad5c:	40014400 	.word	0x40014400
 800ad60:	40014800 	.word	0x40014800
 800ad64:	fffbffff 	.word	0xfffbffff

0800ad68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b086      	sub	sp, #24
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6a1b      	ldr	r3, [r3, #32]
 800ad78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	6a1b      	ldr	r3, [r3, #32]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	4393      	bics	r3, r2
 800ad82:	001a      	movs	r2, r3
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	699b      	ldr	r3, [r3, #24]
 800ad8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	22f0      	movs	r2, #240	; 0xf0
 800ad92:	4393      	bics	r3, r2
 800ad94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	011b      	lsls	r3, r3, #4
 800ad9a:	693a      	ldr	r2, [r7, #16]
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	220a      	movs	r2, #10
 800ada4:	4393      	bics	r3, r2
 800ada6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ada8:	697a      	ldr	r2, [r7, #20]
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	4313      	orrs	r3, r2
 800adae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	693a      	ldr	r2, [r7, #16]
 800adb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	697a      	ldr	r2, [r7, #20]
 800adba:	621a      	str	r2, [r3, #32]
}
 800adbc:	46c0      	nop			; (mov r8, r8)
 800adbe:	46bd      	mov	sp, r7
 800adc0:	b006      	add	sp, #24
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b086      	sub	sp, #24
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	60b9      	str	r1, [r7, #8]
 800adce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	6a1b      	ldr	r3, [r3, #32]
 800add4:	2210      	movs	r2, #16
 800add6:	4393      	bics	r3, r2
 800add8:	001a      	movs	r2, r3
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	699b      	ldr	r3, [r3, #24]
 800ade2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6a1b      	ldr	r3, [r3, #32]
 800ade8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	4a0d      	ldr	r2, [pc, #52]	; (800ae24 <TIM_TI2_ConfigInputStage+0x60>)
 800adee:	4013      	ands	r3, r2
 800adf0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	031b      	lsls	r3, r3, #12
 800adf6:	697a      	ldr	r2, [r7, #20]
 800adf8:	4313      	orrs	r3, r2
 800adfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	22a0      	movs	r2, #160	; 0xa0
 800ae00:	4393      	bics	r3, r2
 800ae02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	011b      	lsls	r3, r3, #4
 800ae08:	693a      	ldr	r2, [r7, #16]
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	697a      	ldr	r2, [r7, #20]
 800ae12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	693a      	ldr	r2, [r7, #16]
 800ae18:	621a      	str	r2, [r3, #32]
}
 800ae1a:	46c0      	nop			; (mov r8, r8)
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	b006      	add	sp, #24
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	46c0      	nop			; (mov r8, r8)
 800ae24:	ffff0fff 	.word	0xffff0fff

0800ae28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	4a08      	ldr	r2, [pc, #32]	; (800ae5c <TIM_ITRx_SetConfig+0x34>)
 800ae3c:	4013      	ands	r3, r2
 800ae3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ae40:	683a      	ldr	r2, [r7, #0]
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	4313      	orrs	r3, r2
 800ae46:	2207      	movs	r2, #7
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	68fa      	ldr	r2, [r7, #12]
 800ae50:	609a      	str	r2, [r3, #8]
}
 800ae52:	46c0      	nop			; (mov r8, r8)
 800ae54:	46bd      	mov	sp, r7
 800ae56:	b004      	add	sp, #16
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	46c0      	nop			; (mov r8, r8)
 800ae5c:	ffcfff8f 	.word	0xffcfff8f

0800ae60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b086      	sub	sp, #24
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	60b9      	str	r1, [r7, #8]
 800ae6a:	607a      	str	r2, [r7, #4]
 800ae6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	689b      	ldr	r3, [r3, #8]
 800ae72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	4a09      	ldr	r2, [pc, #36]	; (800ae9c <TIM_ETR_SetConfig+0x3c>)
 800ae78:	4013      	ands	r3, r2
 800ae7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	021a      	lsls	r2, r3, #8
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	431a      	orrs	r2, r3
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	4313      	orrs	r3, r2
 800ae88:	697a      	ldr	r2, [r7, #20]
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	697a      	ldr	r2, [r7, #20]
 800ae92:	609a      	str	r2, [r3, #8]
}
 800ae94:	46c0      	nop			; (mov r8, r8)
 800ae96:	46bd      	mov	sp, r7
 800ae98:	b006      	add	sp, #24
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	ffff00ff 	.word	0xffff00ff

0800aea0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b086      	sub	sp, #24
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	60f8      	str	r0, [r7, #12]
 800aea8:	60b9      	str	r1, [r7, #8]
 800aeaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	221f      	movs	r2, #31
 800aeb0:	4013      	ands	r3, r2
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	409a      	lsls	r2, r3
 800aeb6:	0013      	movs	r3, r2
 800aeb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6a1b      	ldr	r3, [r3, #32]
 800aebe:	697a      	ldr	r2, [r7, #20]
 800aec0:	43d2      	mvns	r2, r2
 800aec2:	401a      	ands	r2, r3
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	6a1a      	ldr	r2, [r3, #32]
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	211f      	movs	r1, #31
 800aed0:	400b      	ands	r3, r1
 800aed2:	6879      	ldr	r1, [r7, #4]
 800aed4:	4099      	lsls	r1, r3
 800aed6:	000b      	movs	r3, r1
 800aed8:	431a      	orrs	r2, r3
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	621a      	str	r2, [r3, #32]
}
 800aede:	46c0      	nop			; (mov r8, r8)
 800aee0:	46bd      	mov	sp, r7
 800aee2:	b006      	add	sp, #24
 800aee4:	bd80      	pop	{r7, pc}
	...

0800aee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	223c      	movs	r2, #60	; 0x3c
 800aef6:	5c9b      	ldrb	r3, [r3, r2]
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d101      	bne.n	800af00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aefc:	2302      	movs	r3, #2
 800aefe:	e055      	b.n	800afac <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	223c      	movs	r2, #60	; 0x3c
 800af04:	2101      	movs	r1, #1
 800af06:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	223d      	movs	r2, #61	; 0x3d
 800af0c:	2102      	movs	r1, #2
 800af0e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	4a23      	ldr	r2, [pc, #140]	; (800afb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d108      	bne.n	800af3c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	4a22      	ldr	r2, [pc, #136]	; (800afb8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800af2e:	4013      	ands	r3, r2
 800af30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	685b      	ldr	r3, [r3, #4]
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	4313      	orrs	r3, r2
 800af3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2270      	movs	r2, #112	; 0x70
 800af40:	4393      	bics	r3, r2
 800af42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	4313      	orrs	r3, r2
 800af4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	68fa      	ldr	r2, [r7, #12]
 800af54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4a16      	ldr	r2, [pc, #88]	; (800afb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d00f      	beq.n	800af80 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681a      	ldr	r2, [r3, #0]
 800af64:	2380      	movs	r3, #128	; 0x80
 800af66:	05db      	lsls	r3, r3, #23
 800af68:	429a      	cmp	r2, r3
 800af6a:	d009      	beq.n	800af80 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a12      	ldr	r2, [pc, #72]	; (800afbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d004      	beq.n	800af80 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a11      	ldr	r2, [pc, #68]	; (800afc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d10c      	bne.n	800af9a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	2280      	movs	r2, #128	; 0x80
 800af84:	4393      	bics	r3, r2
 800af86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	689b      	ldr	r3, [r3, #8]
 800af8c:	68ba      	ldr	r2, [r7, #8]
 800af8e:	4313      	orrs	r3, r2
 800af90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	68ba      	ldr	r2, [r7, #8]
 800af98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	223d      	movs	r2, #61	; 0x3d
 800af9e:	2101      	movs	r1, #1
 800afa0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	223c      	movs	r2, #60	; 0x3c
 800afa6:	2100      	movs	r1, #0
 800afa8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800afaa:	2300      	movs	r3, #0
}
 800afac:	0018      	movs	r0, r3
 800afae:	46bd      	mov	sp, r7
 800afb0:	b004      	add	sp, #16
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	40012c00 	.word	0x40012c00
 800afb8:	ff0fffff 	.word	0xff0fffff
 800afbc:	40000400 	.word	0x40000400
 800afc0:	40014000 	.word	0x40014000

0800afc4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800afce:	2300      	movs	r3, #0
 800afd0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	223c      	movs	r2, #60	; 0x3c
 800afd6:	5c9b      	ldrb	r3, [r3, r2]
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d101      	bne.n	800afe0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800afdc:	2302      	movs	r3, #2
 800afde:	e079      	b.n	800b0d4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	223c      	movs	r2, #60	; 0x3c
 800afe4:	2101      	movs	r1, #1
 800afe6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	22ff      	movs	r2, #255	; 0xff
 800afec:	4393      	bics	r3, r2
 800afee:	001a      	movs	r2, r3
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	4313      	orrs	r3, r2
 800aff6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	4a38      	ldr	r2, [pc, #224]	; (800b0dc <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800affc:	401a      	ands	r2, r3
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	689b      	ldr	r3, [r3, #8]
 800b002:	4313      	orrs	r3, r2
 800b004:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	4a35      	ldr	r2, [pc, #212]	; (800b0e0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b00a:	401a      	ands	r2, r3
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	685b      	ldr	r3, [r3, #4]
 800b010:	4313      	orrs	r3, r2
 800b012:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	4a33      	ldr	r2, [pc, #204]	; (800b0e4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b018:	401a      	ands	r2, r3
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4313      	orrs	r3, r2
 800b020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	4a30      	ldr	r2, [pc, #192]	; (800b0e8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b026:	401a      	ands	r2, r3
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	691b      	ldr	r3, [r3, #16]
 800b02c:	4313      	orrs	r3, r2
 800b02e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	4a2e      	ldr	r2, [pc, #184]	; (800b0ec <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b034:	401a      	ands	r2, r3
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	695b      	ldr	r3, [r3, #20]
 800b03a:	4313      	orrs	r3, r2
 800b03c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	4a2b      	ldr	r2, [pc, #172]	; (800b0f0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b042:	401a      	ands	r2, r3
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b048:	4313      	orrs	r3, r2
 800b04a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	4a29      	ldr	r2, [pc, #164]	; (800b0f4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b050:	401a      	ands	r2, r3
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	699b      	ldr	r3, [r3, #24]
 800b056:	041b      	lsls	r3, r3, #16
 800b058:	4313      	orrs	r3, r2
 800b05a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4a25      	ldr	r2, [pc, #148]	; (800b0f8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b062:	4293      	cmp	r3, r2
 800b064:	d106      	bne.n	800b074 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	4a24      	ldr	r2, [pc, #144]	; (800b0fc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b06a:	401a      	ands	r2, r3
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	69db      	ldr	r3, [r3, #28]
 800b070:	4313      	orrs	r3, r2
 800b072:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a1f      	ldr	r2, [pc, #124]	; (800b0f8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d121      	bne.n	800b0c2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	4a1f      	ldr	r2, [pc, #124]	; (800b100 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b082:	401a      	ands	r2, r3
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b088:	051b      	lsls	r3, r3, #20
 800b08a:	4313      	orrs	r3, r2
 800b08c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	4a1c      	ldr	r2, [pc, #112]	; (800b104 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800b092:	401a      	ands	r2, r3
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	6a1b      	ldr	r3, [r3, #32]
 800b098:	4313      	orrs	r3, r2
 800b09a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	4a1a      	ldr	r2, [pc, #104]	; (800b108 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800b0a0:	401a      	ands	r2, r3
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a12      	ldr	r2, [pc, #72]	; (800b0f8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d106      	bne.n	800b0c2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	4a15      	ldr	r2, [pc, #84]	; (800b10c <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b0b8:	401a      	ands	r2, r3
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	68fa      	ldr	r2, [r7, #12]
 800b0c8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	223c      	movs	r2, #60	; 0x3c
 800b0ce:	2100      	movs	r1, #0
 800b0d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b0d2:	2300      	movs	r3, #0
}
 800b0d4:	0018      	movs	r0, r3
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	b004      	add	sp, #16
 800b0da:	bd80      	pop	{r7, pc}
 800b0dc:	fffffcff 	.word	0xfffffcff
 800b0e0:	fffffbff 	.word	0xfffffbff
 800b0e4:	fffff7ff 	.word	0xfffff7ff
 800b0e8:	ffffefff 	.word	0xffffefff
 800b0ec:	ffffdfff 	.word	0xffffdfff
 800b0f0:	ffffbfff 	.word	0xffffbfff
 800b0f4:	fff0ffff 	.word	0xfff0ffff
 800b0f8:	40012c00 	.word	0x40012c00
 800b0fc:	efffffff 	.word	0xefffffff
 800b100:	ff0fffff 	.word	0xff0fffff
 800b104:	feffffff 	.word	0xfeffffff
 800b108:	fdffffff 	.word	0xfdffffff
 800b10c:	dfffffff 	.word	0xdfffffff

0800b110 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b110:	b580      	push	{r7, lr}
 800b112:	b08a      	sub	sp, #40	; 0x28
 800b114:	af00      	add	r7, sp, #0
 800b116:	60f8      	str	r0, [r7, #12]
 800b118:	60b9      	str	r1, [r7, #8]
 800b11a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b11c:	2327      	movs	r3, #39	; 0x27
 800b11e:	18fb      	adds	r3, r7, r3
 800b120:	2200      	movs	r2, #0
 800b122:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	223c      	movs	r2, #60	; 0x3c
 800b128:	5c9b      	ldrb	r3, [r3, r2]
 800b12a:	2b01      	cmp	r3, #1
 800b12c:	d101      	bne.n	800b132 <HAL_TIMEx_ConfigBreakInput+0x22>
 800b12e:	2302      	movs	r3, #2
 800b130:	e095      	b.n	800b25e <HAL_TIMEx_ConfigBreakInput+0x14e>
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	223c      	movs	r2, #60	; 0x3c
 800b136:	2101      	movs	r1, #1
 800b138:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	2b04      	cmp	r3, #4
 800b140:	d019      	beq.n	800b176 <HAL_TIMEx_ConfigBreakInput+0x66>
 800b142:	d822      	bhi.n	800b18a <HAL_TIMEx_ConfigBreakInput+0x7a>
 800b144:	2b01      	cmp	r3, #1
 800b146:	d002      	beq.n	800b14e <HAL_TIMEx_ConfigBreakInput+0x3e>
 800b148:	2b02      	cmp	r3, #2
 800b14a:	d00a      	beq.n	800b162 <HAL_TIMEx_ConfigBreakInput+0x52>
 800b14c:	e01d      	b.n	800b18a <HAL_TIMEx_ConfigBreakInput+0x7a>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b14e:	2301      	movs	r3, #1
 800b150:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b152:	2300      	movs	r3, #0
 800b154:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b156:	2380      	movs	r3, #128	; 0x80
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b15c:	2309      	movs	r3, #9
 800b15e:	617b      	str	r3, [r7, #20]
      break;
 800b160:	e01c      	b.n	800b19c <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b162:	2302      	movs	r3, #2
 800b164:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b166:	2301      	movs	r3, #1
 800b168:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b16a:	2380      	movs	r3, #128	; 0x80
 800b16c:	00db      	lsls	r3, r3, #3
 800b16e:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b170:	230a      	movs	r3, #10
 800b172:	617b      	str	r3, [r7, #20]
      break;
 800b174:	e012      	b.n	800b19c <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b176:	2304      	movs	r3, #4
 800b178:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b17a:	2302      	movs	r3, #2
 800b17c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b17e:	2380      	movs	r3, #128	; 0x80
 800b180:	011b      	lsls	r3, r3, #4
 800b182:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b184:	230b      	movs	r3, #11
 800b186:	617b      	str	r3, [r7, #20]
      break;
 800b188:	e008      	b.n	800b19c <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b18a:	2300      	movs	r3, #0
 800b18c:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 800b18e:	2300      	movs	r3, #0
 800b190:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 800b192:	2300      	movs	r3, #0
 800b194:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800b196:	2300      	movs	r3, #0
 800b198:	617b      	str	r3, [r7, #20]
      break;
 800b19a:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d003      	beq.n	800b1aa <HAL_TIMEx_ConfigBreakInput+0x9a>
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	2b02      	cmp	r3, #2
 800b1a6:	d027      	beq.n	800b1f8 <HAL_TIMEx_ConfigBreakInput+0xe8>
 800b1a8:	e04d      	b.n	800b246 <HAL_TIMEx_ConfigBreakInput+0x136>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1b0:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b1b2:	6a3b      	ldr	r3, [r7, #32]
 800b1b4:	43da      	mvns	r2, r3
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	4013      	ands	r3, r2
 800b1ba:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	685a      	ldr	r2, [r3, #4]
 800b1c0:	69bb      	ldr	r3, [r7, #24]
 800b1c2:	409a      	lsls	r2, r3
 800b1c4:	0013      	movs	r3, r2
 800b1c6:	6a3a      	ldr	r2, [r7, #32]
 800b1c8:	4013      	ands	r3, r2
 800b1ca:	693a      	ldr	r2, [r7, #16]
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b1d0:	69fb      	ldr	r3, [r7, #28]
 800b1d2:	43da      	mvns	r2, r3
 800b1d4:	693b      	ldr	r3, [r7, #16]
 800b1d6:	4013      	ands	r3, r2
 800b1d8:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	689a      	ldr	r2, [r3, #8]
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	409a      	lsls	r2, r3
 800b1e2:	0013      	movs	r3, r2
 800b1e4:	69fa      	ldr	r2, [r7, #28]
 800b1e6:	4013      	ands	r3, r2
 800b1e8:	693a      	ldr	r2, [r7, #16]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	693a      	ldr	r2, [r7, #16]
 800b1f4:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b1f6:	e02b      	b.n	800b250 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b1fe:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b200:	6a3b      	ldr	r3, [r7, #32]
 800b202:	43da      	mvns	r2, r3
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	4013      	ands	r3, r2
 800b208:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	685a      	ldr	r2, [r3, #4]
 800b20e:	69bb      	ldr	r3, [r7, #24]
 800b210:	409a      	lsls	r2, r3
 800b212:	0013      	movs	r3, r2
 800b214:	6a3a      	ldr	r2, [r7, #32]
 800b216:	4013      	ands	r3, r2
 800b218:	693a      	ldr	r2, [r7, #16]
 800b21a:	4313      	orrs	r3, r2
 800b21c:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b21e:	69fb      	ldr	r3, [r7, #28]
 800b220:	43da      	mvns	r2, r3
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	4013      	ands	r3, r2
 800b226:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	689a      	ldr	r2, [r3, #8]
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	409a      	lsls	r2, r3
 800b230:	0013      	movs	r3, r2
 800b232:	69fa      	ldr	r2, [r7, #28]
 800b234:	4013      	ands	r3, r2
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	4313      	orrs	r3, r2
 800b23a:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	693a      	ldr	r2, [r7, #16]
 800b242:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800b244:	e004      	b.n	800b250 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    default:
      status = HAL_ERROR;
 800b246:	2327      	movs	r3, #39	; 0x27
 800b248:	18fb      	adds	r3, r7, r3
 800b24a:	2201      	movs	r2, #1
 800b24c:	701a      	strb	r2, [r3, #0]
      break;
 800b24e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	223c      	movs	r2, #60	; 0x3c
 800b254:	2100      	movs	r1, #0
 800b256:	5499      	strb	r1, [r3, r2]

  return status;
 800b258:	2327      	movs	r3, #39	; 0x27
 800b25a:	18fb      	adds	r3, r7, r3
 800b25c:	781b      	ldrb	r3, [r3, #0]
}
 800b25e:	0018      	movs	r0, r3
 800b260:	46bd      	mov	sp, r7
 800b262:	b00a      	add	sp, #40	; 0x28
 800b264:	bd80      	pop	{r7, pc}
	...

0800b268 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d101      	bne.n	800b27a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800b276:	2301      	movs	r3, #1
 800b278:	e03f      	b.n	800b2fa <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2259      	movs	r2, #89	; 0x59
 800b27e:	5c9b      	ldrb	r3, [r3, r2]
 800b280:	b2db      	uxtb	r3, r3
 800b282:	2b00      	cmp	r3, #0
 800b284:	d107      	bne.n	800b296 <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2258      	movs	r2, #88	; 0x58
 800b28a:	2100      	movs	r1, #0
 800b28c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	0018      	movs	r0, r3
 800b292:	f7f9 f815 	bl	80042c0 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2259      	movs	r2, #89	; 0x59
 800b29a:	2102      	movs	r1, #2
 800b29c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	438a      	bics	r2, r1
 800b2ac:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	0018      	movs	r0, r3
 800b2b2:	f000 fbef 	bl	800ba94 <USART_SetConfig>
 800b2b6:	0003      	movs	r3, r0
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d101      	bne.n	800b2c0 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800b2bc:	2301      	movs	r3, #1
 800b2be:	e01c      	b.n	800b2fa <HAL_USART_Init+0x92>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	685a      	ldr	r2, [r3, #4]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	490e      	ldr	r1, [pc, #56]	; (800b304 <HAL_USART_Init+0x9c>)
 800b2cc:	400a      	ands	r2, r1
 800b2ce:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	689a      	ldr	r2, [r3, #8]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	212a      	movs	r1, #42	; 0x2a
 800b2dc:	438a      	bics	r2, r1
 800b2de:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	681a      	ldr	r2, [r3, #0]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	2101      	movs	r1, #1
 800b2ec:	430a      	orrs	r2, r1
 800b2ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	0018      	movs	r0, r3
 800b2f4:	f000 fe6a 	bl	800bfcc <USART_CheckIdleState>
 800b2f8:	0003      	movs	r3, r0
}
 800b2fa:	0018      	movs	r0, r3
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	b002      	add	sp, #8
 800b300:	bd80      	pop	{r7, pc}
 800b302:	46c0      	nop			; (mov r8, r8)
 800b304:	ffffbfff 	.word	0xffffbfff

0800b308 <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size,
                                     uint32_t Timeout)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b08a      	sub	sp, #40	; 0x28
 800b30c:	af02      	add	r7, sp, #8
 800b30e:	60f8      	str	r0, [r7, #12]
 800b310:	60b9      	str	r1, [r7, #8]
 800b312:	603b      	str	r3, [r7, #0]
 800b314:	1dbb      	adds	r3, r7, #6
 800b316:	801a      	strh	r2, [r3, #0]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2259      	movs	r2, #89	; 0x59
 800b31c:	5c9b      	ldrb	r3, [r3, r2]
 800b31e:	b2db      	uxtb	r3, r3
 800b320:	2b01      	cmp	r3, #1
 800b322:	d000      	beq.n	800b326 <HAL_USART_Transmit+0x1e>
 800b324:	e0a9      	b.n	800b47a <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d003      	beq.n	800b334 <HAL_USART_Transmit+0x2c>
 800b32c:	1dbb      	adds	r3, r7, #6
 800b32e:	881b      	ldrh	r3, [r3, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b334:	2301      	movs	r3, #1
 800b336:	e0a1      	b.n	800b47c <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	689a      	ldr	r2, [r3, #8]
 800b33c:	2380      	movs	r3, #128	; 0x80
 800b33e:	015b      	lsls	r3, r3, #5
 800b340:	429a      	cmp	r2, r3
 800b342:	d109      	bne.n	800b358 <HAL_USART_Transmit+0x50>
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	691b      	ldr	r3, [r3, #16]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d105      	bne.n	800b358 <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	2201      	movs	r2, #1
 800b350:	4013      	ands	r3, r2
 800b352:	d001      	beq.n	800b358 <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800b354:	2301      	movs	r3, #1
 800b356:	e091      	b.n	800b47c <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2258      	movs	r2, #88	; 0x58
 800b35c:	5c9b      	ldrb	r3, [r3, r2]
 800b35e:	2b01      	cmp	r3, #1
 800b360:	d101      	bne.n	800b366 <HAL_USART_Transmit+0x5e>
 800b362:	2302      	movs	r3, #2
 800b364:	e08a      	b.n	800b47c <HAL_USART_Transmit+0x174>
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2258      	movs	r2, #88	; 0x58
 800b36a:	2101      	movs	r1, #1
 800b36c:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2259      	movs	r2, #89	; 0x59
 800b378:	2112      	movs	r1, #18
 800b37a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b37c:	f7f9 fa14 	bl	80047a8 <HAL_GetTick>
 800b380:	0003      	movs	r3, r0
 800b382:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	1dba      	adds	r2, r7, #6
 800b388:	8812      	ldrh	r2, [r2, #0]
 800b38a:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	1dba      	adds	r2, r7, #6
 800b390:	8812      	ldrh	r2, [r2, #0]
 800b392:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	689a      	ldr	r2, [r3, #8]
 800b398:	2380      	movs	r3, #128	; 0x80
 800b39a:	015b      	lsls	r3, r3, #5
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d108      	bne.n	800b3b2 <HAL_USART_Transmit+0xaa>
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	691b      	ldr	r3, [r3, #16]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d104      	bne.n	800b3b2 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	61bb      	str	r3, [r7, #24]
 800b3b0:	e003      	b.n	800b3ba <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800b3ba:	e02a      	b.n	800b412 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b3bc:	697a      	ldr	r2, [r7, #20]
 800b3be:	68f8      	ldr	r0, [r7, #12]
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	9300      	str	r3, [sp, #0]
 800b3c4:	0013      	movs	r3, r2
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	2180      	movs	r1, #128	; 0x80
 800b3ca:	f000 fb2d 	bl	800ba28 <USART_WaitOnFlagUntilTimeout>
 800b3ce:	1e03      	subs	r3, r0, #0
 800b3d0:	d001      	beq.n	800b3d6 <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800b3d2:	2303      	movs	r3, #3
 800b3d4:	e052      	b.n	800b47c <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800b3d6:	69fb      	ldr	r3, [r7, #28]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d10b      	bne.n	800b3f4 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800b3dc:	69bb      	ldr	r3, [r7, #24]
 800b3de:	881b      	ldrh	r3, [r3, #0]
 800b3e0:	001a      	movs	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	05d2      	lsls	r2, r2, #23
 800b3e8:	0dd2      	lsrs	r2, r2, #23
 800b3ea:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	3302      	adds	r3, #2
 800b3f0:	61bb      	str	r3, [r7, #24]
 800b3f2:	e007      	b.n	800b404 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800b3f4:	69fb      	ldr	r3, [r7, #28]
 800b3f6:	781a      	ldrb	r2, [r3, #0]
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800b3fe:	69fb      	ldr	r3, [r7, #28]
 800b400:	3301      	adds	r3, #1
 800b402:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b408:	b29b      	uxth	r3, r3
 800b40a:	3b01      	subs	r3, #1
 800b40c:	b29a      	uxth	r2, r3
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b416:	b29b      	uxth	r3, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d1cf      	bne.n	800b3bc <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	0013      	movs	r3, r2
 800b426:	2200      	movs	r2, #0
 800b428:	2140      	movs	r1, #64	; 0x40
 800b42a:	f000 fafd 	bl	800ba28 <USART_WaitOnFlagUntilTimeout>
 800b42e:	1e03      	subs	r3, r0, #0
 800b430:	d001      	beq.n	800b436 <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800b432:	2303      	movs	r3, #3
 800b434:	e022      	b.n	800b47c <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	2240      	movs	r2, #64	; 0x40
 800b43c:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	2208      	movs	r2, #8
 800b444:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	699a      	ldr	r2, [r3, #24]
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	2108      	movs	r1, #8
 800b452:	430a      	orrs	r2, r1
 800b454:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	699a      	ldr	r2, [r3, #24]
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2110      	movs	r1, #16
 800b462:	430a      	orrs	r2, r1
 800b464:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2259      	movs	r2, #89	; 0x59
 800b46a:	2101      	movs	r1, #1
 800b46c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2258      	movs	r2, #88	; 0x58
 800b472:	2100      	movs	r1, #0
 800b474:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b476:	2300      	movs	r3, #0
 800b478:	e000      	b.n	800b47c <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b47a:	2302      	movs	r3, #2
  }
}
 800b47c:	0018      	movs	r0, r3
 800b47e:	46bd      	mov	sp, r7
 800b480:	b008      	add	sp, #32
 800b482:	bd80      	pop	{r7, pc}

0800b484 <HAL_USART_Transmit_DMA>:
  * @param  pTxData pointer to data buffer (u8 or u16 data elements).
  * @param  Size amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 800b484:	b590      	push	{r4, r7, lr}
 800b486:	b087      	sub	sp, #28
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	60b9      	str	r1, [r7, #8]
 800b48e:	1dbb      	adds	r3, r7, #6
 800b490:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b492:	2317      	movs	r3, #23
 800b494:	18fb      	adds	r3, r7, r3
 800b496:	2200      	movs	r2, #0
 800b498:	701a      	strb	r2, [r3, #0]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2259      	movs	r2, #89	; 0x59
 800b49e:	5c9b      	ldrb	r3, [r3, r2]
 800b4a0:	b2db      	uxtb	r3, r3
 800b4a2:	2b01      	cmp	r3, #1
 800b4a4:	d000      	beq.n	800b4a8 <HAL_USART_Transmit_DMA+0x24>
 800b4a6:	e07d      	b.n	800b5a4 <HAL_USART_Transmit_DMA+0x120>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d003      	beq.n	800b4b6 <HAL_USART_Transmit_DMA+0x32>
 800b4ae:	1dbb      	adds	r3, r7, #6
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d101      	bne.n	800b4ba <HAL_USART_Transmit_DMA+0x36>
    {
      return HAL_ERROR;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e075      	b.n	800b5a6 <HAL_USART_Transmit_DMA+0x122>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	689a      	ldr	r2, [r3, #8]
 800b4be:	2380      	movs	r3, #128	; 0x80
 800b4c0:	015b      	lsls	r3, r3, #5
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	d10a      	bne.n	800b4dc <HAL_USART_Transmit_DMA+0x58>
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	691b      	ldr	r3, [r3, #16]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d106      	bne.n	800b4dc <HAL_USART_Transmit_DMA+0x58>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	001a      	movs	r2, r3
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	4013      	ands	r3, r2
 800b4d6:	d001      	beq.n	800b4dc <HAL_USART_Transmit_DMA+0x58>
      {
        return  HAL_ERROR;
 800b4d8:	2301      	movs	r3, #1
 800b4da:	e064      	b.n	800b5a6 <HAL_USART_Transmit_DMA+0x122>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	2258      	movs	r2, #88	; 0x58
 800b4e0:	5c9b      	ldrb	r3, [r3, r2]
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	d101      	bne.n	800b4ea <HAL_USART_Transmit_DMA+0x66>
 800b4e6:	2302      	movs	r3, #2
 800b4e8:	e05d      	b.n	800b5a6 <HAL_USART_Transmit_DMA+0x122>
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2258      	movs	r2, #88	; 0x58
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	5499      	strb	r1, [r3, r2]

    husart->pTxBuffPtr = pTxData;
 800b4f2:	68ba      	ldr	r2, [r7, #8]
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	629a      	str	r2, [r3, #40]	; 0x28
    husart->TxXferSize = Size;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	1dba      	adds	r2, r7, #6
 800b4fc:	8812      	ldrh	r2, [r2, #0]
 800b4fe:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	1dba      	adds	r2, r7, #6
 800b504:	8812      	ldrh	r2, [r2, #0]
 800b506:	85da      	strh	r2, [r3, #46]	; 0x2e

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2200      	movs	r2, #0
 800b50c:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2259      	movs	r2, #89	; 0x59
 800b512:	2112      	movs	r1, #18
 800b514:	5499      	strb	r1, [r3, r2]

    if (husart->hdmatx != NULL)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d01e      	beq.n	800b55c <HAL_USART_Transmit_DMA+0xd8>
    {
      /* Set the USART DMA transfer complete callback */
      husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b522:	4a23      	ldr	r2, [pc, #140]	; (800b5b0 <HAL_USART_Transmit_DMA+0x12c>)
 800b524:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the USART DMA Half transfer complete callback */
      husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b52a:	4a22      	ldr	r2, [pc, #136]	; (800b5b4 <HAL_USART_Transmit_DMA+0x130>)
 800b52c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      husart->hdmatx->XferErrorCallback = USART_DMAError;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b532:	4a21      	ldr	r2, [pc, #132]	; (800b5b8 <HAL_USART_Transmit_DMA+0x134>)
 800b534:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the USART transmit DMA channel */
      tmp = (const uint32_t *)&pTxData;
 800b536:	2308      	movs	r3, #8
 800b538:	18fb      	adds	r3, r7, r3
 800b53a:	613b      	str	r3, [r7, #16]
      status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	6819      	ldr	r1, [r3, #0]
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	3328      	adds	r3, #40	; 0x28
 800b54a:	001a      	movs	r2, r3
 800b54c:	1dbb      	adds	r3, r7, #6
 800b54e:	881b      	ldrh	r3, [r3, #0]
 800b550:	2417      	movs	r4, #23
 800b552:	193c      	adds	r4, r7, r4
 800b554:	f7f9 fd34 	bl	8004fc0 <HAL_DMA_Start_IT>
 800b558:	0003      	movs	r3, r0
 800b55a:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 800b55c:	2317      	movs	r3, #23
 800b55e:	18fb      	adds	r3, r7, r3
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d111      	bne.n	800b58a <HAL_USART_Transmit_DMA+0x106>
    {
      /* Clear the TC flag in the ICR register */
      __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	2240      	movs	r2, #64	; 0x40
 800b56c:	621a      	str	r2, [r3, #32]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2258      	movs	r2, #88	; 0x58
 800b572:	2100      	movs	r1, #0
 800b574:	5499      	strb	r1, [r3, r2]

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
         in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	689a      	ldr	r2, [r3, #8]
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	2180      	movs	r1, #128	; 0x80
 800b582:	430a      	orrs	r2, r1
 800b584:	609a      	str	r2, [r3, #8]

      return HAL_OK;
 800b586:	2300      	movs	r3, #0
 800b588:	e00d      	b.n	800b5a6 <HAL_USART_Transmit_DMA+0x122>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2210      	movs	r2, #16
 800b58e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2258      	movs	r2, #88	; 0x58
 800b594:	2100      	movs	r1, #0
 800b596:	5499      	strb	r1, [r3, r2]

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2259      	movs	r2, #89	; 0x59
 800b59c:	2101      	movs	r1, #1
 800b59e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	e000      	b.n	800b5a6 <HAL_USART_Transmit_DMA+0x122>
    }
  }
  else
  {
    return HAL_BUSY;
 800b5a4:	2302      	movs	r3, #2
  }
}
 800b5a6:	0018      	movs	r0, r3
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	b007      	add	sp, #28
 800b5ac:	bd90      	pop	{r4, r7, pc}
 800b5ae:	46c0      	nop			; (mov r8, r8)
 800b5b0:	0800b931 	.word	0x0800b931
 800b5b4:	0800b99b 	.word	0x0800b99b
 800b5b8:	0800b9b9 	.word	0x0800b9b9

0800b5bc <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b088      	sub	sp, #32
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	69db      	ldr	r3, [r3, #28]
 800b5ca:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF |
 800b5dc:	69fb      	ldr	r3, [r7, #28]
 800b5de:	4ab3      	ldr	r2, [pc, #716]	; (800b8ac <HAL_USART_IRQHandler+0x2f0>)
 800b5e0:	4013      	ands	r3, r2
 800b5e2:	613b      	str	r3, [r7, #16]
                                      USART_ISR_UDR));
  if (errorflags == 0U)
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d117      	bne.n	800b61a <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	2220      	movs	r2, #32
 800b5ee:	4013      	ands	r3, r2
 800b5f0:	d013      	beq.n	800b61a <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b5f2:	69bb      	ldr	r3, [r7, #24]
 800b5f4:	2220      	movs	r2, #32
 800b5f6:	4013      	ands	r3, r2
 800b5f8:	d104      	bne.n	800b604 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b5fa:	697a      	ldr	r2, [r7, #20]
 800b5fc:	2380      	movs	r3, #128	; 0x80
 800b5fe:	055b      	lsls	r3, r3, #21
 800b600:	4013      	ands	r3, r2
 800b602:	d00a      	beq.n	800b61a <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d100      	bne.n	800b60e <HAL_USART_IRQHandler+0x52>
 800b60c:	e14a      	b.n	800b8a4 <HAL_USART_IRQHandler+0x2e8>
      {
        husart->RxISR(husart);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	0010      	movs	r0, r2
 800b616:	4798      	blx	r3
      }
      return;
 800b618:	e144      	b.n	800b8a4 <HAL_USART_IRQHandler+0x2e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d100      	bne.n	800b622 <HAL_USART_IRQHandler+0x66>
 800b620:	e100      	b.n	800b824 <HAL_USART_IRQHandler+0x268>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	4aa2      	ldr	r2, [pc, #648]	; (800b8b0 <HAL_USART_IRQHandler+0x2f4>)
 800b626:	4013      	ands	r3, r2
 800b628:	d105      	bne.n	800b636 <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800b62a:	69ba      	ldr	r2, [r7, #24]
 800b62c:	2390      	movs	r3, #144	; 0x90
 800b62e:	005b      	lsls	r3, r3, #1
 800b630:	4013      	ands	r3, r2
 800b632:	d100      	bne.n	800b636 <HAL_USART_IRQHandler+0x7a>
 800b634:	e0f6      	b.n	800b824 <HAL_USART_IRQHandler+0x268>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b636:	69fb      	ldr	r3, [r7, #28]
 800b638:	2201      	movs	r2, #1
 800b63a:	4013      	ands	r3, r2
 800b63c:	d00e      	beq.n	800b65c <HAL_USART_IRQHandler+0xa0>
 800b63e:	69ba      	ldr	r2, [r7, #24]
 800b640:	2380      	movs	r3, #128	; 0x80
 800b642:	005b      	lsls	r3, r3, #1
 800b644:	4013      	ands	r3, r2
 800b646:	d009      	beq.n	800b65c <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	2201      	movs	r2, #1
 800b64e:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b654:	2201      	movs	r2, #1
 800b656:	431a      	orrs	r2, r3
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b65c:	69fb      	ldr	r3, [r7, #28]
 800b65e:	2202      	movs	r2, #2
 800b660:	4013      	ands	r3, r2
 800b662:	d00d      	beq.n	800b680 <HAL_USART_IRQHandler+0xc4>
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	2201      	movs	r2, #1
 800b668:	4013      	ands	r3, r2
 800b66a:	d009      	beq.n	800b680 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	2202      	movs	r2, #2
 800b672:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b678:	2204      	movs	r2, #4
 800b67a:	431a      	orrs	r2, r3
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b680:	69fb      	ldr	r3, [r7, #28]
 800b682:	2204      	movs	r2, #4
 800b684:	4013      	ands	r3, r2
 800b686:	d00d      	beq.n	800b6a4 <HAL_USART_IRQHandler+0xe8>
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	2201      	movs	r2, #1
 800b68c:	4013      	ands	r3, r2
 800b68e:	d009      	beq.n	800b6a4 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	2204      	movs	r2, #4
 800b696:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b69c:	2202      	movs	r2, #2
 800b69e:	431a      	orrs	r2, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	2208      	movs	r2, #8
 800b6a8:	4013      	ands	r3, r2
 800b6aa:	d011      	beq.n	800b6d0 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	2220      	movs	r2, #32
 800b6b0:	4013      	ands	r3, r2
 800b6b2:	d103      	bne.n	800b6bc <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	4a7e      	ldr	r2, [pc, #504]	; (800b8b0 <HAL_USART_IRQHandler+0x2f4>)
 800b6b8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b6ba:	d009      	beq.n	800b6d0 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	2208      	movs	r2, #8
 800b6c2:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6c8:	2208      	movs	r2, #8
 800b6ca:	431a      	orrs	r2, r3
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b6d0:	69fa      	ldr	r2, [r7, #28]
 800b6d2:	2380      	movs	r3, #128	; 0x80
 800b6d4:	011b      	lsls	r3, r3, #4
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	d00f      	beq.n	800b6fa <HAL_USART_IRQHandler+0x13e>
 800b6da:	69ba      	ldr	r2, [r7, #24]
 800b6dc:	2380      	movs	r3, #128	; 0x80
 800b6de:	04db      	lsls	r3, r3, #19
 800b6e0:	4013      	ands	r3, r2
 800b6e2:	d00a      	beq.n	800b6fa <HAL_USART_IRQHandler+0x13e>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_RTOF);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	2280      	movs	r2, #128	; 0x80
 800b6ea:	0112      	lsls	r2, r2, #4
 800b6ec:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_RTO;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6f2:	2280      	movs	r2, #128	; 0x80
 800b6f4:	431a      	orrs	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b6fa:	69fa      	ldr	r2, [r7, #28]
 800b6fc:	2380      	movs	r3, #128	; 0x80
 800b6fe:	019b      	lsls	r3, r3, #6
 800b700:	4013      	ands	r3, r2
 800b702:	d01a      	beq.n	800b73a <HAL_USART_IRQHandler+0x17e>
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	2201      	movs	r2, #1
 800b708:	4013      	ands	r3, r2
 800b70a:	d016      	beq.n	800b73a <HAL_USART_IRQHandler+0x17e>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2259      	movs	r2, #89	; 0x59
 800b710:	5c9b      	ldrb	r3, [r3, r2]
 800b712:	b2db      	uxtb	r3, r3
 800b714:	2b22      	cmp	r3, #34	; 0x22
 800b716:	d105      	bne.n	800b724 <HAL_USART_IRQHandler+0x168>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2280      	movs	r2, #128	; 0x80
 800b71e:	0192      	lsls	r2, r2, #6
 800b720:	621a      	str	r2, [r3, #32]
        return;
 800b722:	e0ca      	b.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	2280      	movs	r2, #128	; 0x80
 800b72a:	0192      	lsls	r2, r2, #6
 800b72c:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b732:	2220      	movs	r2, #32
 800b734:	431a      	orrs	r2, r3
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d100      	bne.n	800b744 <HAL_USART_IRQHandler+0x188>
 800b742:	e0b1      	b.n	800b8a8 <HAL_USART_IRQHandler+0x2ec>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	2220      	movs	r2, #32
 800b748:	4013      	ands	r3, r2
 800b74a:	d011      	beq.n	800b770 <HAL_USART_IRQHandler+0x1b4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b74c:	69bb      	ldr	r3, [r7, #24]
 800b74e:	2220      	movs	r2, #32
 800b750:	4013      	ands	r3, r2
 800b752:	d104      	bne.n	800b75e <HAL_USART_IRQHandler+0x1a2>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b754:	697a      	ldr	r2, [r7, #20]
 800b756:	2380      	movs	r3, #128	; 0x80
 800b758:	055b      	lsls	r3, r3, #21
 800b75a:	4013      	ands	r3, r2
 800b75c:	d008      	beq.n	800b770 <HAL_USART_IRQHandler+0x1b4>
      {
        if (husart->RxISR != NULL)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b762:	2b00      	cmp	r3, #0
 800b764:	d004      	beq.n	800b770 <HAL_USART_IRQHandler+0x1b4>
        {
          husart->RxISR(husart);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b76a:	687a      	ldr	r2, [r7, #4]
 800b76c:	0010      	movs	r0, r2
 800b76e:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b774:	2208      	movs	r2, #8
 800b776:	4013      	ands	r3, r2
 800b778:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	689b      	ldr	r3, [r3, #8]
 800b780:	2240      	movs	r2, #64	; 0x40
 800b782:	4013      	ands	r3, r2
 800b784:	2b40      	cmp	r3, #64	; 0x40
 800b786:	d002      	beq.n	800b78e <HAL_USART_IRQHandler+0x1d2>
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d040      	beq.n	800b810 <HAL_USART_IRQHandler+0x254>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	0018      	movs	r0, r3
 800b792:	f000 f8ad 	bl	800b8f0 <USART_EndTransfer>

        /* Abort the USART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	689b      	ldr	r3, [r3, #8]
 800b79c:	2240      	movs	r2, #64	; 0x40
 800b79e:	4013      	ands	r3, r2
 800b7a0:	2b40      	cmp	r3, #64	; 0x40
 800b7a2:	d130      	bne.n	800b806 <HAL_USART_IRQHandler+0x24a>
        {
          /* Disable the USART DMA Rx request if enabled */
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	689a      	ldr	r2, [r3, #8]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	2140      	movs	r1, #64	; 0x40
 800b7b0:	438a      	bics	r2, r1
 800b7b2:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d008      	beq.n	800b7ce <HAL_USART_IRQHandler+0x212>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7c8:	0018      	movs	r0, r3
 800b7ca:	f7f9 fce1 	bl	8005190 <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d012      	beq.n	800b7fc <HAL_USART_IRQHandler+0x240>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7da:	4a36      	ldr	r2, [pc, #216]	; (800b8b4 <HAL_USART_IRQHandler+0x2f8>)
 800b7dc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7e2:	0018      	movs	r0, r3
 800b7e4:	f7f9 fcd4 	bl	8005190 <HAL_DMA_Abort_IT>
 800b7e8:	1e03      	subs	r3, r0, #0
 800b7ea:	d019      	beq.n	800b820 <HAL_USART_IRQHandler+0x264>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7f6:	0018      	movs	r0, r3
 800b7f8:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b7fa:	e011      	b.n	800b820 <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	0018      	movs	r0, r3
 800b800:	f000 f86e 	bl	800b8e0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b804:	e00c      	b.n	800b820 <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	0018      	movs	r0, r3
 800b80a:	f000 f869 	bl	800b8e0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b80e:	e007      	b.n	800b820 <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	0018      	movs	r0, r3
 800b814:	f000 f864 	bl	800b8e0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2200      	movs	r2, #0
 800b81c:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800b81e:	e043      	b.n	800b8a8 <HAL_USART_IRQHandler+0x2ec>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b820:	46c0      	nop			; (mov r8, r8)
    return;
 800b822:	e041      	b.n	800b8a8 <HAL_USART_IRQHandler+0x2ec>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b824:	69fb      	ldr	r3, [r7, #28]
 800b826:	2280      	movs	r2, #128	; 0x80
 800b828:	4013      	ands	r3, r2
 800b82a:	d012      	beq.n	800b852 <HAL_USART_IRQHandler+0x296>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	2280      	movs	r2, #128	; 0x80
 800b830:	4013      	ands	r3, r2
 800b832:	d104      	bne.n	800b83e <HAL_USART_IRQHandler+0x282>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b834:	697a      	ldr	r2, [r7, #20]
 800b836:	2380      	movs	r3, #128	; 0x80
 800b838:	041b      	lsls	r3, r3, #16
 800b83a:	4013      	ands	r3, r2
 800b83c:	d009      	beq.n	800b852 <HAL_USART_IRQHandler+0x296>
  {
    if (husart->TxISR != NULL)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b842:	2b00      	cmp	r3, #0
 800b844:	d038      	beq.n	800b8b8 <HAL_USART_IRQHandler+0x2fc>
    {
      husart->TxISR(husart);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	0010      	movs	r0, r2
 800b84e:	4798      	blx	r3
    }
    return;
 800b850:	e032      	b.n	800b8b8 <HAL_USART_IRQHandler+0x2fc>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b852:	69fb      	ldr	r3, [r7, #28]
 800b854:	2240      	movs	r2, #64	; 0x40
 800b856:	4013      	ands	r3, r2
 800b858:	d008      	beq.n	800b86c <HAL_USART_IRQHandler+0x2b0>
 800b85a:	69bb      	ldr	r3, [r7, #24]
 800b85c:	2240      	movs	r2, #64	; 0x40
 800b85e:	4013      	ands	r3, r2
 800b860:	d004      	beq.n	800b86c <HAL_USART_IRQHandler+0x2b0>
  {
    USART_EndTransmit_IT(husart);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	0018      	movs	r0, r3
 800b866:	f000 fbf5 	bl	800c054 <USART_EndTransmit_IT>
    return;
 800b86a:	e026      	b.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b86c:	69fa      	ldr	r2, [r7, #28]
 800b86e:	2380      	movs	r3, #128	; 0x80
 800b870:	041b      	lsls	r3, r3, #16
 800b872:	4013      	ands	r3, r2
 800b874:	d009      	beq.n	800b88a <HAL_USART_IRQHandler+0x2ce>
 800b876:	69ba      	ldr	r2, [r7, #24]
 800b878:	2380      	movs	r3, #128	; 0x80
 800b87a:	05db      	lsls	r3, r3, #23
 800b87c:	4013      	ands	r3, r2
 800b87e:	d004      	beq.n	800b88a <HAL_USART_IRQHandler+0x2ce>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	0018      	movs	r0, r3
 800b884:	f000 fc31 	bl	800c0ea <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b888:	e017      	b.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b88a:	69fa      	ldr	r2, [r7, #28]
 800b88c:	2380      	movs	r3, #128	; 0x80
 800b88e:	045b      	lsls	r3, r3, #17
 800b890:	4013      	ands	r3, r2
 800b892:	d012      	beq.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
 800b894:	69bb      	ldr	r3, [r7, #24]
 800b896:	2b00      	cmp	r3, #0
 800b898:	da0f      	bge.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	0018      	movs	r0, r3
 800b89e:	f000 fc1c 	bl	800c0da <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b8a2:	e00a      	b.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
      return;
 800b8a4:	46c0      	nop			; (mov r8, r8)
 800b8a6:	e008      	b.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
    return;
 800b8a8:	46c0      	nop			; (mov r8, r8)
 800b8aa:	e006      	b.n	800b8ba <HAL_USART_IRQHandler+0x2fe>
 800b8ac:	0000280f 	.word	0x0000280f
 800b8b0:	10000001 	.word	0x10000001
 800b8b4:	0800b9ff 	.word	0x0800b9ff
    return;
 800b8b8:	46c0      	nop			; (mov r8, r8)
  }
}
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	b008      	add	sp, #32
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <HAL_USART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b8c8:	46c0      	nop			; (mov r8, r8)
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	b002      	add	sp, #8
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b082      	sub	sp, #8
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800b8d8:	46c0      	nop			; (mov r8, r8)
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	b002      	add	sp, #8
 800b8de:	bd80      	pop	{r7, pc}

0800b8e0 <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b082      	sub	sp, #8
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800b8e8:	46c0      	nop			; (mov r8, r8)
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	b002      	add	sp, #8
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	681a      	ldr	r2, [r3, #0]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	4909      	ldr	r1, [pc, #36]	; (800b928 <USART_EndTransfer+0x38>)
 800b904:	400a      	ands	r2, r1
 800b906:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	689a      	ldr	r2, [r3, #8]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	4906      	ldr	r1, [pc, #24]	; (800b92c <USART_EndTransfer+0x3c>)
 800b914:	400a      	ands	r2, r1
 800b916:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2259      	movs	r2, #89	; 0x59
 800b91c:	2101      	movs	r1, #1
 800b91e:	5499      	strb	r1, [r3, r2]
}
 800b920:	46c0      	nop			; (mov r8, r8)
 800b922:	46bd      	mov	sp, r7
 800b924:	b002      	add	sp, #8
 800b926:	bd80      	pop	{r7, pc}
 800b928:	fffffe1f 	.word	0xfffffe1f
 800b92c:	ef7ffffe 	.word	0xef7ffffe

0800b930 <USART_DMATransmitCplt>:
  * @brief DMA USART transmit process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b93c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	2220      	movs	r2, #32
 800b946:	4013      	ands	r3, r2
 800b948:	d119      	bne.n	800b97e <USART_DMATransmitCplt+0x4e>
  {
    husart->TxXferCount = 0U;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	85da      	strh	r2, [r3, #46]	; 0x2e

    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	2259      	movs	r2, #89	; 0x59
 800b954:	5c9b      	ldrb	r3, [r3, r2]
 800b956:	b2db      	uxtb	r3, r3
 800b958:	2b12      	cmp	r3, #18
 800b95a:	d11a      	bne.n	800b992 <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	689a      	ldr	r2, [r3, #8]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	2180      	movs	r1, #128	; 0x80
 800b968:	438a      	bics	r2, r1
 800b96a:	609a      	str	r2, [r3, #8]

      /* Enable the USART Transmit Complete Interrupt */
      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2140      	movs	r1, #64	; 0x40
 800b978:	430a      	orrs	r2, r1
 800b97a:	601a      	str	r2, [r3, #0]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800b97c:	e009      	b.n	800b992 <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	2259      	movs	r2, #89	; 0x59
 800b982:	5c9b      	ldrb	r3, [r3, r2]
 800b984:	b2db      	uxtb	r3, r3
 800b986:	2b12      	cmp	r3, #18
 800b988:	d103      	bne.n	800b992 <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	0018      	movs	r0, r3
 800b98e:	f7f5 fbf1 	bl	8001174 <HAL_USART_TxCpltCallback>
}
 800b992:	46c0      	nop			; (mov r8, r8)
 800b994:	46bd      	mov	sp, r7
 800b996:	b004      	add	sp, #16
 800b998:	bd80      	pop	{r7, pc}

0800b99a <USART_DMATxHalfCplt>:
  * @brief DMA USART transmit process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b084      	sub	sp, #16
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9a6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	0018      	movs	r0, r3
 800b9ac:	f7ff ff88 	bl	800b8c0 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800b9b0:	46c0      	nop			; (mov r8, r8)
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	b004      	add	sp, #16
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USART_DMAError>:
  * @brief DMA USART communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b084      	sub	sp, #16
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c4:	60fb      	str	r3, [r7, #12]

  husart->RxXferCount = 0U;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  USART_EndTransfer(husart);
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	0018      	movs	r0, r3
 800b9d6:	f7ff ff8b 	bl	800b8f0 <USART_EndTransfer>

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9de:	2210      	movs	r2, #16
 800b9e0:	431a      	orrs	r2, r3
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	65da      	str	r2, [r3, #92]	; 0x5c
  husart->State = HAL_USART_STATE_READY;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2259      	movs	r2, #89	; 0x59
 800b9ea:	2101      	movs	r1, #1
 800b9ec:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	0018      	movs	r0, r3
 800b9f2:	f7ff ff75 	bl	800b8e0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800b9f6:	46c0      	nop			; (mov r8, r8)
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	b004      	add	sp, #16
 800b9fc:	bd80      	pop	{r7, pc}

0800b9fe <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b9fe:	b580      	push	{r7, lr}
 800ba00:	b084      	sub	sp, #16
 800ba02:	af00      	add	r7, sp, #0
 800ba04:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba0a:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2200      	movs	r2, #0
 800ba16:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	0018      	movs	r0, r3
 800ba1c:	f7ff ff60 	bl	800b8e0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800ba20:	46c0      	nop			; (mov r8, r8)
 800ba22:	46bd      	mov	sp, r7
 800ba24:	b004      	add	sp, #16
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	603b      	str	r3, [r7, #0]
 800ba34:	1dfb      	adds	r3, r7, #7
 800ba36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800ba38:	e017      	b.n	800ba6a <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba3a:	69bb      	ldr	r3, [r7, #24]
 800ba3c:	3301      	adds	r3, #1
 800ba3e:	d014      	beq.n	800ba6a <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba40:	f7f8 feb2 	bl	80047a8 <HAL_GetTick>
 800ba44:	0002      	movs	r2, r0
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	1ad3      	subs	r3, r2, r3
 800ba4a:	69ba      	ldr	r2, [r7, #24]
 800ba4c:	429a      	cmp	r2, r3
 800ba4e:	d302      	bcc.n	800ba56 <USART_WaitOnFlagUntilTimeout+0x2e>
 800ba50:	69bb      	ldr	r3, [r7, #24]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d109      	bne.n	800ba6a <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	2259      	movs	r2, #89	; 0x59
 800ba5a:	2101      	movs	r1, #1
 800ba5c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	2258      	movs	r2, #88	; 0x58
 800ba62:	2100      	movs	r1, #0
 800ba64:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ba66:	2303      	movs	r3, #3
 800ba68:	e00f      	b.n	800ba8a <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	69db      	ldr	r3, [r3, #28]
 800ba70:	68ba      	ldr	r2, [r7, #8]
 800ba72:	4013      	ands	r3, r2
 800ba74:	68ba      	ldr	r2, [r7, #8]
 800ba76:	1ad3      	subs	r3, r2, r3
 800ba78:	425a      	negs	r2, r3
 800ba7a:	4153      	adcs	r3, r2
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	001a      	movs	r2, r3
 800ba80:	1dfb      	adds	r3, r7, #7
 800ba82:	781b      	ldrb	r3, [r3, #0]
 800ba84:	429a      	cmp	r2, r3
 800ba86:	d0d8      	beq.n	800ba3a <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ba88:	2300      	movs	r3, #0
}
 800ba8a:	0018      	movs	r0, r3
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	b004      	add	sp, #16
 800ba90:	bd80      	pop	{r7, pc}
	...

0800ba94 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b088      	sub	sp, #32
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800ba9c:	231e      	movs	r3, #30
 800ba9e:	18fb      	adds	r3, r7, r3
 800baa0:	2200      	movs	r2, #0
 800baa2:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800baa4:	2300      	movs	r3, #0
 800baa6:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	689a      	ldr	r2, [r3, #8]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	691b      	ldr	r3, [r3, #16]
 800bab0:	431a      	orrs	r2, r3
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	695b      	ldr	r3, [r3, #20]
 800bab6:	4313      	orrs	r3, r2
 800bab8:	2280      	movs	r2, #128	; 0x80
 800baba:	0212      	lsls	r2, r2, #8
 800babc:	4313      	orrs	r3, r2
 800babe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4ab1      	ldr	r2, [pc, #708]	; (800bd8c <USART_SetConfig+0x2f8>)
 800bac8:	4013      	ands	r3, r2
 800baca:	0019      	movs	r1, r3
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	697a      	ldr	r2, [r7, #20]
 800bad2:	430a      	orrs	r2, r1
 800bad4:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800bad6:	2380      	movs	r3, #128	; 0x80
 800bad8:	011b      	lsls	r3, r3, #4
 800bada:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6a1b      	ldr	r3, [r3, #32]
 800bae0:	697a      	ldr	r2, [r7, #20]
 800bae2:	4313      	orrs	r3, r2
 800bae4:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	699a      	ldr	r2, [r3, #24]
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	69db      	ldr	r3, [r3, #28]
 800baee:	4313      	orrs	r3, r2
 800baf0:	697a      	ldr	r2, [r7, #20]
 800baf2:	4313      	orrs	r3, r2
 800baf4:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	697a      	ldr	r2, [r7, #20]
 800bafc:	4313      	orrs	r3, r2
 800bafe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	685b      	ldr	r3, [r3, #4]
 800bb06:	4aa2      	ldr	r2, [pc, #648]	; (800bd90 <USART_SetConfig+0x2fc>)
 800bb08:	4013      	ands	r3, r2
 800bb0a:	0019      	movs	r1, r3
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	697a      	ldr	r2, [r7, #20]
 800bb12:	430a      	orrs	r2, r1
 800bb14:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb1c:	220f      	movs	r2, #15
 800bb1e:	4393      	bics	r3, r2
 800bb20:	0019      	movs	r1, r3
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	430a      	orrs	r2, r1
 800bb2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	4a98      	ldr	r2, [pc, #608]	; (800bd94 <USART_SetConfig+0x300>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d127      	bne.n	800bb88 <USART_SetConfig+0xf4>
 800bb38:	4b97      	ldr	r3, [pc, #604]	; (800bd98 <USART_SetConfig+0x304>)
 800bb3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb3c:	2203      	movs	r2, #3
 800bb3e:	4013      	ands	r3, r2
 800bb40:	2b03      	cmp	r3, #3
 800bb42:	d017      	beq.n	800bb74 <USART_SetConfig+0xe0>
 800bb44:	d81b      	bhi.n	800bb7e <USART_SetConfig+0xea>
 800bb46:	2b02      	cmp	r3, #2
 800bb48:	d00a      	beq.n	800bb60 <USART_SetConfig+0xcc>
 800bb4a:	d818      	bhi.n	800bb7e <USART_SetConfig+0xea>
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d002      	beq.n	800bb56 <USART_SetConfig+0xc2>
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d00a      	beq.n	800bb6a <USART_SetConfig+0xd6>
 800bb54:	e013      	b.n	800bb7e <USART_SetConfig+0xea>
 800bb56:	231f      	movs	r3, #31
 800bb58:	18fb      	adds	r3, r7, r3
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	701a      	strb	r2, [r3, #0]
 800bb5e:	e058      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bb60:	231f      	movs	r3, #31
 800bb62:	18fb      	adds	r3, r7, r3
 800bb64:	2202      	movs	r2, #2
 800bb66:	701a      	strb	r2, [r3, #0]
 800bb68:	e053      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bb6a:	231f      	movs	r3, #31
 800bb6c:	18fb      	adds	r3, r7, r3
 800bb6e:	2204      	movs	r2, #4
 800bb70:	701a      	strb	r2, [r3, #0]
 800bb72:	e04e      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bb74:	231f      	movs	r3, #31
 800bb76:	18fb      	adds	r3, r7, r3
 800bb78:	2208      	movs	r2, #8
 800bb7a:	701a      	strb	r2, [r3, #0]
 800bb7c:	e049      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bb7e:	231f      	movs	r3, #31
 800bb80:	18fb      	adds	r3, r7, r3
 800bb82:	2210      	movs	r2, #16
 800bb84:	701a      	strb	r2, [r3, #0]
 800bb86:	e044      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	4a83      	ldr	r2, [pc, #524]	; (800bd9c <USART_SetConfig+0x308>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d127      	bne.n	800bbe2 <USART_SetConfig+0x14e>
 800bb92:	4b81      	ldr	r3, [pc, #516]	; (800bd98 <USART_SetConfig+0x304>)
 800bb94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb96:	220c      	movs	r2, #12
 800bb98:	4013      	ands	r3, r2
 800bb9a:	2b0c      	cmp	r3, #12
 800bb9c:	d017      	beq.n	800bbce <USART_SetConfig+0x13a>
 800bb9e:	d81b      	bhi.n	800bbd8 <USART_SetConfig+0x144>
 800bba0:	2b08      	cmp	r3, #8
 800bba2:	d00a      	beq.n	800bbba <USART_SetConfig+0x126>
 800bba4:	d818      	bhi.n	800bbd8 <USART_SetConfig+0x144>
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d002      	beq.n	800bbb0 <USART_SetConfig+0x11c>
 800bbaa:	2b04      	cmp	r3, #4
 800bbac:	d00a      	beq.n	800bbc4 <USART_SetConfig+0x130>
 800bbae:	e013      	b.n	800bbd8 <USART_SetConfig+0x144>
 800bbb0:	231f      	movs	r3, #31
 800bbb2:	18fb      	adds	r3, r7, r3
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	701a      	strb	r2, [r3, #0]
 800bbb8:	e02b      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bbba:	231f      	movs	r3, #31
 800bbbc:	18fb      	adds	r3, r7, r3
 800bbbe:	2202      	movs	r2, #2
 800bbc0:	701a      	strb	r2, [r3, #0]
 800bbc2:	e026      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bbc4:	231f      	movs	r3, #31
 800bbc6:	18fb      	adds	r3, r7, r3
 800bbc8:	2204      	movs	r2, #4
 800bbca:	701a      	strb	r2, [r3, #0]
 800bbcc:	e021      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bbce:	231f      	movs	r3, #31
 800bbd0:	18fb      	adds	r3, r7, r3
 800bbd2:	2208      	movs	r2, #8
 800bbd4:	701a      	strb	r2, [r3, #0]
 800bbd6:	e01c      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bbd8:	231f      	movs	r3, #31
 800bbda:	18fb      	adds	r3, r7, r3
 800bbdc:	2210      	movs	r2, #16
 800bbde:	701a      	strb	r2, [r3, #0]
 800bbe0:	e017      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4a6e      	ldr	r2, [pc, #440]	; (800bda0 <USART_SetConfig+0x30c>)
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	d104      	bne.n	800bbf6 <USART_SetConfig+0x162>
 800bbec:	231f      	movs	r3, #31
 800bbee:	18fb      	adds	r3, r7, r3
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	701a      	strb	r2, [r3, #0]
 800bbf4:	e00d      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a6a      	ldr	r2, [pc, #424]	; (800bda4 <USART_SetConfig+0x310>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d104      	bne.n	800bc0a <USART_SetConfig+0x176>
 800bc00:	231f      	movs	r3, #31
 800bc02:	18fb      	adds	r3, r7, r3
 800bc04:	2200      	movs	r2, #0
 800bc06:	701a      	strb	r2, [r3, #0]
 800bc08:	e003      	b.n	800bc12 <USART_SetConfig+0x17e>
 800bc0a:	231f      	movs	r3, #31
 800bc0c:	18fb      	adds	r3, r7, r3
 800bc0e:	2210      	movs	r2, #16
 800bc10:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800bc12:	231f      	movs	r3, #31
 800bc14:	18fb      	adds	r3, r7, r3
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	2b08      	cmp	r3, #8
 800bc1a:	d100      	bne.n	800bc1e <USART_SetConfig+0x18a>
 800bc1c:	e139      	b.n	800be92 <USART_SetConfig+0x3fe>
 800bc1e:	dd00      	ble.n	800bc22 <USART_SetConfig+0x18e>
 800bc20:	e195      	b.n	800bf4e <USART_SetConfig+0x4ba>
 800bc22:	2b04      	cmp	r3, #4
 800bc24:	d100      	bne.n	800bc28 <USART_SetConfig+0x194>
 800bc26:	e0d3      	b.n	800bdd0 <USART_SetConfig+0x33c>
 800bc28:	dd00      	ble.n	800bc2c <USART_SetConfig+0x198>
 800bc2a:	e190      	b.n	800bf4e <USART_SetConfig+0x4ba>
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d003      	beq.n	800bc38 <USART_SetConfig+0x1a4>
 800bc30:	2b02      	cmp	r3, #2
 800bc32:	d100      	bne.n	800bc36 <USART_SetConfig+0x1a2>
 800bc34:	e061      	b.n	800bcfa <USART_SetConfig+0x266>
 800bc36:	e18a      	b.n	800bf4e <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc38:	f7fc f8c4 	bl	8007dc4 <HAL_RCC_GetPCLK1Freq>
 800bc3c:	0003      	movs	r3, r0
 800bc3e:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d044      	beq.n	800bcd2 <USART_SetConfig+0x23e>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc4c:	2b01      	cmp	r3, #1
 800bc4e:	d03e      	beq.n	800bcce <USART_SetConfig+0x23a>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc54:	2b02      	cmp	r3, #2
 800bc56:	d038      	beq.n	800bcca <USART_SetConfig+0x236>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc5c:	2b03      	cmp	r3, #3
 800bc5e:	d032      	beq.n	800bcc6 <USART_SetConfig+0x232>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc64:	2b04      	cmp	r3, #4
 800bc66:	d02c      	beq.n	800bcc2 <USART_SetConfig+0x22e>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc6c:	2b05      	cmp	r3, #5
 800bc6e:	d026      	beq.n	800bcbe <USART_SetConfig+0x22a>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc74:	2b06      	cmp	r3, #6
 800bc76:	d020      	beq.n	800bcba <USART_SetConfig+0x226>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7c:	2b07      	cmp	r3, #7
 800bc7e:	d01a      	beq.n	800bcb6 <USART_SetConfig+0x222>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc84:	2b08      	cmp	r3, #8
 800bc86:	d014      	beq.n	800bcb2 <USART_SetConfig+0x21e>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8c:	2b09      	cmp	r3, #9
 800bc8e:	d00e      	beq.n	800bcae <USART_SetConfig+0x21a>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc94:	2b0a      	cmp	r3, #10
 800bc96:	d008      	beq.n	800bcaa <USART_SetConfig+0x216>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc9c:	2b0b      	cmp	r3, #11
 800bc9e:	d102      	bne.n	800bca6 <USART_SetConfig+0x212>
 800bca0:	2380      	movs	r3, #128	; 0x80
 800bca2:	005b      	lsls	r3, r3, #1
 800bca4:	e016      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bca6:	2301      	movs	r3, #1
 800bca8:	e014      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcaa:	2380      	movs	r3, #128	; 0x80
 800bcac:	e012      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcae:	2340      	movs	r3, #64	; 0x40
 800bcb0:	e010      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcb2:	2320      	movs	r3, #32
 800bcb4:	e00e      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcb6:	2310      	movs	r3, #16
 800bcb8:	e00c      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcba:	230c      	movs	r3, #12
 800bcbc:	e00a      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcbe:	230a      	movs	r3, #10
 800bcc0:	e008      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcc2:	2308      	movs	r3, #8
 800bcc4:	e006      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcc6:	2306      	movs	r3, #6
 800bcc8:	e004      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcca:	2304      	movs	r3, #4
 800bccc:	e002      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcce:	2302      	movs	r3, #2
 800bcd0:	e000      	b.n	800bcd4 <USART_SetConfig+0x240>
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	0019      	movs	r1, r3
 800bcd6:	6938      	ldr	r0, [r7, #16]
 800bcd8:	f7f4 fa14 	bl	8000104 <__udivsi3>
 800bcdc:	0003      	movs	r3, r0
 800bcde:	005a      	lsls	r2, r3, #1
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	085b      	lsrs	r3, r3, #1
 800bce6:	18d2      	adds	r2, r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	685b      	ldr	r3, [r3, #4]
 800bcec:	0019      	movs	r1, r3
 800bcee:	0010      	movs	r0, r2
 800bcf0:	f7f4 fa08 	bl	8000104 <__udivsi3>
 800bcf4:	0003      	movs	r3, r0
 800bcf6:	61bb      	str	r3, [r7, #24]
      break;
 800bcf8:	e12e      	b.n	800bf58 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d052      	beq.n	800bda8 <USART_SetConfig+0x314>
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd06:	2b01      	cmp	r3, #1
 800bd08:	d03e      	beq.n	800bd88 <USART_SetConfig+0x2f4>
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd0e:	2b02      	cmp	r3, #2
 800bd10:	d038      	beq.n	800bd84 <USART_SetConfig+0x2f0>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd16:	2b03      	cmp	r3, #3
 800bd18:	d032      	beq.n	800bd80 <USART_SetConfig+0x2ec>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd1e:	2b04      	cmp	r3, #4
 800bd20:	d02c      	beq.n	800bd7c <USART_SetConfig+0x2e8>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd26:	2b05      	cmp	r3, #5
 800bd28:	d026      	beq.n	800bd78 <USART_SetConfig+0x2e4>
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd2e:	2b06      	cmp	r3, #6
 800bd30:	d020      	beq.n	800bd74 <USART_SetConfig+0x2e0>
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd36:	2b07      	cmp	r3, #7
 800bd38:	d01a      	beq.n	800bd70 <USART_SetConfig+0x2dc>
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd3e:	2b08      	cmp	r3, #8
 800bd40:	d014      	beq.n	800bd6c <USART_SetConfig+0x2d8>
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd46:	2b09      	cmp	r3, #9
 800bd48:	d00e      	beq.n	800bd68 <USART_SetConfig+0x2d4>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd4e:	2b0a      	cmp	r3, #10
 800bd50:	d008      	beq.n	800bd64 <USART_SetConfig+0x2d0>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd56:	2b0b      	cmp	r3, #11
 800bd58:	d102      	bne.n	800bd60 <USART_SetConfig+0x2cc>
 800bd5a:	2380      	movs	r3, #128	; 0x80
 800bd5c:	005b      	lsls	r3, r3, #1
 800bd5e:	e024      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd60:	2301      	movs	r3, #1
 800bd62:	e022      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd64:	2380      	movs	r3, #128	; 0x80
 800bd66:	e020      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd68:	2340      	movs	r3, #64	; 0x40
 800bd6a:	e01e      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd6c:	2320      	movs	r3, #32
 800bd6e:	e01c      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd70:	2310      	movs	r3, #16
 800bd72:	e01a      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd74:	230c      	movs	r3, #12
 800bd76:	e018      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd78:	230a      	movs	r3, #10
 800bd7a:	e016      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd7c:	2308      	movs	r3, #8
 800bd7e:	e014      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd80:	2306      	movs	r3, #6
 800bd82:	e012      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd84:	2304      	movs	r3, #4
 800bd86:	e010      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd88:	2302      	movs	r3, #2
 800bd8a:	e00e      	b.n	800bdaa <USART_SetConfig+0x316>
 800bd8c:	cfff69f3 	.word	0xcfff69f3
 800bd90:	ffffc0f6 	.word	0xffffc0f6
 800bd94:	40013800 	.word	0x40013800
 800bd98:	40021000 	.word	0x40021000
 800bd9c:	40004400 	.word	0x40004400
 800bda0:	40004800 	.word	0x40004800
 800bda4:	40004c00 	.word	0x40004c00
 800bda8:	2301      	movs	r3, #1
 800bdaa:	0019      	movs	r1, r3
 800bdac:	4886      	ldr	r0, [pc, #536]	; (800bfc8 <USART_SetConfig+0x534>)
 800bdae:	f7f4 f9a9 	bl	8000104 <__udivsi3>
 800bdb2:	0003      	movs	r3, r0
 800bdb4:	005a      	lsls	r2, r3, #1
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	685b      	ldr	r3, [r3, #4]
 800bdba:	085b      	lsrs	r3, r3, #1
 800bdbc:	18d2      	adds	r2, r2, r3
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	685b      	ldr	r3, [r3, #4]
 800bdc2:	0019      	movs	r1, r3
 800bdc4:	0010      	movs	r0, r2
 800bdc6:	f7f4 f99d 	bl	8000104 <__udivsi3>
 800bdca:	0003      	movs	r3, r0
 800bdcc:	61bb      	str	r3, [r7, #24]
      break;
 800bdce:	e0c3      	b.n	800bf58 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800bdd0:	f7fb ff6c 	bl	8007cac <HAL_RCC_GetSysClockFreq>
 800bdd4:	0003      	movs	r3, r0
 800bdd6:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d044      	beq.n	800be6a <USART_SetConfig+0x3d6>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d03e      	beq.n	800be66 <USART_SetConfig+0x3d2>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdec:	2b02      	cmp	r3, #2
 800bdee:	d038      	beq.n	800be62 <USART_SetConfig+0x3ce>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdf4:	2b03      	cmp	r3, #3
 800bdf6:	d032      	beq.n	800be5e <USART_SetConfig+0x3ca>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdfc:	2b04      	cmp	r3, #4
 800bdfe:	d02c      	beq.n	800be5a <USART_SetConfig+0x3c6>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be04:	2b05      	cmp	r3, #5
 800be06:	d026      	beq.n	800be56 <USART_SetConfig+0x3c2>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be0c:	2b06      	cmp	r3, #6
 800be0e:	d020      	beq.n	800be52 <USART_SetConfig+0x3be>
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be14:	2b07      	cmp	r3, #7
 800be16:	d01a      	beq.n	800be4e <USART_SetConfig+0x3ba>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1c:	2b08      	cmp	r3, #8
 800be1e:	d014      	beq.n	800be4a <USART_SetConfig+0x3b6>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be24:	2b09      	cmp	r3, #9
 800be26:	d00e      	beq.n	800be46 <USART_SetConfig+0x3b2>
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be2c:	2b0a      	cmp	r3, #10
 800be2e:	d008      	beq.n	800be42 <USART_SetConfig+0x3ae>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be34:	2b0b      	cmp	r3, #11
 800be36:	d102      	bne.n	800be3e <USART_SetConfig+0x3aa>
 800be38:	2380      	movs	r3, #128	; 0x80
 800be3a:	005b      	lsls	r3, r3, #1
 800be3c:	e016      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be3e:	2301      	movs	r3, #1
 800be40:	e014      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be42:	2380      	movs	r3, #128	; 0x80
 800be44:	e012      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be46:	2340      	movs	r3, #64	; 0x40
 800be48:	e010      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be4a:	2320      	movs	r3, #32
 800be4c:	e00e      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be4e:	2310      	movs	r3, #16
 800be50:	e00c      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be52:	230c      	movs	r3, #12
 800be54:	e00a      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be56:	230a      	movs	r3, #10
 800be58:	e008      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be5a:	2308      	movs	r3, #8
 800be5c:	e006      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be5e:	2306      	movs	r3, #6
 800be60:	e004      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be62:	2304      	movs	r3, #4
 800be64:	e002      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be66:	2302      	movs	r3, #2
 800be68:	e000      	b.n	800be6c <USART_SetConfig+0x3d8>
 800be6a:	2301      	movs	r3, #1
 800be6c:	0019      	movs	r1, r3
 800be6e:	6938      	ldr	r0, [r7, #16]
 800be70:	f7f4 f948 	bl	8000104 <__udivsi3>
 800be74:	0003      	movs	r3, r0
 800be76:	005a      	lsls	r2, r3, #1
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	085b      	lsrs	r3, r3, #1
 800be7e:	18d2      	adds	r2, r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	0019      	movs	r1, r3
 800be86:	0010      	movs	r0, r2
 800be88:	f7f4 f93c 	bl	8000104 <__udivsi3>
 800be8c:	0003      	movs	r3, r0
 800be8e:	61bb      	str	r3, [r7, #24]
      break;
 800be90:	e062      	b.n	800bf58 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be96:	2b00      	cmp	r3, #0
 800be98:	d044      	beq.n	800bf24 <USART_SetConfig+0x490>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d03e      	beq.n	800bf20 <USART_SetConfig+0x48c>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bea6:	2b02      	cmp	r3, #2
 800bea8:	d038      	beq.n	800bf1c <USART_SetConfig+0x488>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beae:	2b03      	cmp	r3, #3
 800beb0:	d032      	beq.n	800bf18 <USART_SetConfig+0x484>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beb6:	2b04      	cmp	r3, #4
 800beb8:	d02c      	beq.n	800bf14 <USART_SetConfig+0x480>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bebe:	2b05      	cmp	r3, #5
 800bec0:	d026      	beq.n	800bf10 <USART_SetConfig+0x47c>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bec6:	2b06      	cmp	r3, #6
 800bec8:	d020      	beq.n	800bf0c <USART_SetConfig+0x478>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bece:	2b07      	cmp	r3, #7
 800bed0:	d01a      	beq.n	800bf08 <USART_SetConfig+0x474>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bed6:	2b08      	cmp	r3, #8
 800bed8:	d014      	beq.n	800bf04 <USART_SetConfig+0x470>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bede:	2b09      	cmp	r3, #9
 800bee0:	d00e      	beq.n	800bf00 <USART_SetConfig+0x46c>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bee6:	2b0a      	cmp	r3, #10
 800bee8:	d008      	beq.n	800befc <USART_SetConfig+0x468>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beee:	2b0b      	cmp	r3, #11
 800bef0:	d102      	bne.n	800bef8 <USART_SetConfig+0x464>
 800bef2:	2380      	movs	r3, #128	; 0x80
 800bef4:	005b      	lsls	r3, r3, #1
 800bef6:	e016      	b.n	800bf26 <USART_SetConfig+0x492>
 800bef8:	2301      	movs	r3, #1
 800befa:	e014      	b.n	800bf26 <USART_SetConfig+0x492>
 800befc:	2380      	movs	r3, #128	; 0x80
 800befe:	e012      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf00:	2340      	movs	r3, #64	; 0x40
 800bf02:	e010      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf04:	2320      	movs	r3, #32
 800bf06:	e00e      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf08:	2310      	movs	r3, #16
 800bf0a:	e00c      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf0c:	230c      	movs	r3, #12
 800bf0e:	e00a      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf10:	230a      	movs	r3, #10
 800bf12:	e008      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf14:	2308      	movs	r3, #8
 800bf16:	e006      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf18:	2306      	movs	r3, #6
 800bf1a:	e004      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf1c:	2304      	movs	r3, #4
 800bf1e:	e002      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf20:	2302      	movs	r3, #2
 800bf22:	e000      	b.n	800bf26 <USART_SetConfig+0x492>
 800bf24:	2301      	movs	r3, #1
 800bf26:	0019      	movs	r1, r3
 800bf28:	2380      	movs	r3, #128	; 0x80
 800bf2a:	0218      	lsls	r0, r3, #8
 800bf2c:	f7f4 f8ea 	bl	8000104 <__udivsi3>
 800bf30:	0003      	movs	r3, r0
 800bf32:	005a      	lsls	r2, r3, #1
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	685b      	ldr	r3, [r3, #4]
 800bf38:	085b      	lsrs	r3, r3, #1
 800bf3a:	18d2      	adds	r2, r2, r3
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	685b      	ldr	r3, [r3, #4]
 800bf40:	0019      	movs	r1, r3
 800bf42:	0010      	movs	r0, r2
 800bf44:	f7f4 f8de 	bl	8000104 <__udivsi3>
 800bf48:	0003      	movs	r3, r0
 800bf4a:	61bb      	str	r3, [r7, #24]
      break;
 800bf4c:	e004      	b.n	800bf58 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800bf4e:	231e      	movs	r3, #30
 800bf50:	18fb      	adds	r3, r7, r3
 800bf52:	2201      	movs	r2, #1
 800bf54:	701a      	strb	r2, [r3, #0]
      break;
 800bf56:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800bf58:	69bb      	ldr	r3, [r7, #24]
 800bf5a:	2b0f      	cmp	r3, #15
 800bf5c:	d91c      	bls.n	800bf98 <USART_SetConfig+0x504>
 800bf5e:	69ba      	ldr	r2, [r7, #24]
 800bf60:	2380      	movs	r3, #128	; 0x80
 800bf62:	025b      	lsls	r3, r3, #9
 800bf64:	429a      	cmp	r2, r3
 800bf66:	d217      	bcs.n	800bf98 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bf68:	69bb      	ldr	r3, [r7, #24]
 800bf6a:	b29a      	uxth	r2, r3
 800bf6c:	200e      	movs	r0, #14
 800bf6e:	183b      	adds	r3, r7, r0
 800bf70:	210f      	movs	r1, #15
 800bf72:	438a      	bics	r2, r1
 800bf74:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	085b      	lsrs	r3, r3, #1
 800bf7a:	b29b      	uxth	r3, r3
 800bf7c:	2207      	movs	r2, #7
 800bf7e:	4013      	ands	r3, r2
 800bf80:	b299      	uxth	r1, r3
 800bf82:	183b      	adds	r3, r7, r0
 800bf84:	183a      	adds	r2, r7, r0
 800bf86:	8812      	ldrh	r2, [r2, #0]
 800bf88:	430a      	orrs	r2, r1
 800bf8a:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	183a      	adds	r2, r7, r0
 800bf92:	8812      	ldrh	r2, [r2, #0]
 800bf94:	60da      	str	r2, [r3, #12]
 800bf96:	e003      	b.n	800bfa0 <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800bf98:	231e      	movs	r3, #30
 800bf9a:	18fb      	adds	r3, r7, r3
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800bfb8:	231e      	movs	r3, #30
 800bfba:	18fb      	adds	r3, r7, r3
 800bfbc:	781b      	ldrb	r3, [r3, #0]
}
 800bfbe:	0018      	movs	r0, r3
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	b008      	add	sp, #32
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	46c0      	nop			; (mov r8, r8)
 800bfc8:	00f42400 	.word	0x00f42400

0800bfcc <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b086      	sub	sp, #24
 800bfd0:	af02      	add	r7, sp, #8
 800bfd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bfda:	f7f8 fbe5 	bl	80047a8 <HAL_GetTick>
 800bfde:	0003      	movs	r3, r0
 800bfe0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	2208      	movs	r2, #8
 800bfea:	4013      	ands	r3, r2
 800bfec:	2b08      	cmp	r3, #8
 800bfee:	d10e      	bne.n	800c00e <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800bff0:	68fa      	ldr	r2, [r7, #12]
 800bff2:	2380      	movs	r3, #128	; 0x80
 800bff4:	0399      	lsls	r1, r3, #14
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	23fa      	movs	r3, #250	; 0xfa
 800bffa:	009b      	lsls	r3, r3, #2
 800bffc:	9300      	str	r3, [sp, #0]
 800bffe:	0013      	movs	r3, r2
 800c000:	2200      	movs	r2, #0
 800c002:	f7ff fd11 	bl	800ba28 <USART_WaitOnFlagUntilTimeout>
 800c006:	1e03      	subs	r3, r0, #0
 800c008:	d001      	beq.n	800c00e <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c00a:	2303      	movs	r3, #3
 800c00c:	e01e      	b.n	800c04c <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	2204      	movs	r2, #4
 800c016:	4013      	ands	r3, r2
 800c018:	2b04      	cmp	r3, #4
 800c01a:	d10e      	bne.n	800c03a <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c01c:	68fa      	ldr	r2, [r7, #12]
 800c01e:	2380      	movs	r3, #128	; 0x80
 800c020:	03d9      	lsls	r1, r3, #15
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	23fa      	movs	r3, #250	; 0xfa
 800c026:	009b      	lsls	r3, r3, #2
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	0013      	movs	r3, r2
 800c02c:	2200      	movs	r2, #0
 800c02e:	f7ff fcfb 	bl	800ba28 <USART_WaitOnFlagUntilTimeout>
 800c032:	1e03      	subs	r3, r0, #0
 800c034:	d001      	beq.n	800c03a <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c036:	2303      	movs	r3, #3
 800c038:	e008      	b.n	800c04c <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2259      	movs	r2, #89	; 0x59
 800c03e:	2101      	movs	r1, #1
 800c040:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	2258      	movs	r2, #88	; 0x58
 800c046:	2100      	movs	r1, #0
 800c048:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c04a:	2300      	movs	r3, #0
}
 800c04c:	0018      	movs	r0, r3
 800c04e:	46bd      	mov	sp, r7
 800c050:	b004      	add	sp, #16
 800c052:	bd80      	pop	{r7, pc}

0800c054 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b082      	sub	sp, #8
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	2140      	movs	r1, #64	; 0x40
 800c068:	438a      	bics	r2, r1
 800c06a:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	689a      	ldr	r2, [r3, #8]
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2101      	movs	r1, #1
 800c078:	438a      	bics	r2, r1
 800c07a:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2200      	movs	r2, #0
 800c080:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2259      	movs	r2, #89	; 0x59
 800c086:	5c9b      	ldrb	r3, [r3, r2]
 800c088:	b2db      	uxtb	r3, r3
 800c08a:	2b12      	cmp	r3, #18
 800c08c:	d114      	bne.n	800c0b8 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2208      	movs	r2, #8
 800c094:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	699a      	ldr	r2, [r3, #24]
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2108      	movs	r1, #8
 800c0a2:	430a      	orrs	r2, r1
 800c0a4:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2259      	movs	r2, #89	; 0x59
 800c0aa:	2101      	movs	r1, #1
 800c0ac:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	0018      	movs	r0, r3
 800c0b2:	f7f5 f85f 	bl	8001174 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c0b6:	e00c      	b.n	800c0d2 <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d107      	bne.n	800c0d2 <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2259      	movs	r2, #89	; 0x59
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	0018      	movs	r0, r3
 800c0ce:	f7ff fbff 	bl	800b8d0 <HAL_USART_TxRxCpltCallback>
}
 800c0d2:	46c0      	nop			; (mov r8, r8)
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	b002      	add	sp, #8
 800c0d8:	bd80      	pop	{r7, pc}

0800c0da <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c0da:	b580      	push	{r7, lr}
 800c0dc:	b082      	sub	sp, #8
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c0e2:	46c0      	nop			; (mov r8, r8)
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	b002      	add	sp, #8
 800c0e8:	bd80      	pop	{r7, pc}

0800c0ea <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c0ea:	b580      	push	{r7, lr}
 800c0ec:	b082      	sub	sp, #8
 800c0ee:	af00      	add	r7, sp, #0
 800c0f0:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c0f2:	46c0      	nop			; (mov r8, r8)
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	b002      	add	sp, #8
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <LL_GPIO_SetPinMode>:
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b084      	sub	sp, #16
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	60f8      	str	r0, [r7, #12]
 800c102:	60b9      	str	r1, [r7, #8]
 800c104:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	6819      	ldr	r1, [r3, #0]
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	435b      	muls	r3, r3
 800c10e:	001a      	movs	r2, r3
 800c110:	0013      	movs	r3, r2
 800c112:	005b      	lsls	r3, r3, #1
 800c114:	189b      	adds	r3, r3, r2
 800c116:	43db      	mvns	r3, r3
 800c118:	400b      	ands	r3, r1
 800c11a:	001a      	movs	r2, r3
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	435b      	muls	r3, r3
 800c120:	6879      	ldr	r1, [r7, #4]
 800c122:	434b      	muls	r3, r1
 800c124:	431a      	orrs	r2, r3
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	601a      	str	r2, [r3, #0]
}
 800c12a:	46c0      	nop			; (mov r8, r8)
 800c12c:	46bd      	mov	sp, r7
 800c12e:	b004      	add	sp, #16
 800c130:	bd80      	pop	{r7, pc}

0800c132 <LL_GPIO_SetPinOutputType>:
{
 800c132:	b580      	push	{r7, lr}
 800c134:	b084      	sub	sp, #16
 800c136:	af00      	add	r7, sp, #0
 800c138:	60f8      	str	r0, [r7, #12]
 800c13a:	60b9      	str	r1, [r7, #8]
 800c13c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	685b      	ldr	r3, [r3, #4]
 800c142:	68ba      	ldr	r2, [r7, #8]
 800c144:	43d2      	mvns	r2, r2
 800c146:	401a      	ands	r2, r3
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	6879      	ldr	r1, [r7, #4]
 800c14c:	434b      	muls	r3, r1
 800c14e:	431a      	orrs	r2, r3
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	605a      	str	r2, [r3, #4]
}
 800c154:	46c0      	nop			; (mov r8, r8)
 800c156:	46bd      	mov	sp, r7
 800c158:	b004      	add	sp, #16
 800c15a:	bd80      	pop	{r7, pc}

0800c15c <LL_GPIO_SetPinSpeed>:
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b084      	sub	sp, #16
 800c160:	af00      	add	r7, sp, #0
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	60b9      	str	r1, [r7, #8]
 800c166:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6899      	ldr	r1, [r3, #8]
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	435b      	muls	r3, r3
 800c170:	001a      	movs	r2, r3
 800c172:	0013      	movs	r3, r2
 800c174:	005b      	lsls	r3, r3, #1
 800c176:	189b      	adds	r3, r3, r2
 800c178:	43db      	mvns	r3, r3
 800c17a:	400b      	ands	r3, r1
 800c17c:	001a      	movs	r2, r3
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	435b      	muls	r3, r3
 800c182:	6879      	ldr	r1, [r7, #4]
 800c184:	434b      	muls	r3, r1
 800c186:	431a      	orrs	r2, r3
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	609a      	str	r2, [r3, #8]
}
 800c18c:	46c0      	nop			; (mov r8, r8)
 800c18e:	46bd      	mov	sp, r7
 800c190:	b004      	add	sp, #16
 800c192:	bd80      	pop	{r7, pc}

0800c194 <LL_GPIO_SetPinPull>:
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b084      	sub	sp, #16
 800c198:	af00      	add	r7, sp, #0
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	60b9      	str	r1, [r7, #8]
 800c19e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	68d9      	ldr	r1, [r3, #12]
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	435b      	muls	r3, r3
 800c1a8:	001a      	movs	r2, r3
 800c1aa:	0013      	movs	r3, r2
 800c1ac:	005b      	lsls	r3, r3, #1
 800c1ae:	189b      	adds	r3, r3, r2
 800c1b0:	43db      	mvns	r3, r3
 800c1b2:	400b      	ands	r3, r1
 800c1b4:	001a      	movs	r2, r3
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	435b      	muls	r3, r3
 800c1ba:	6879      	ldr	r1, [r7, #4]
 800c1bc:	434b      	muls	r3, r1
 800c1be:	431a      	orrs	r2, r3
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	60da      	str	r2, [r3, #12]
}
 800c1c4:	46c0      	nop			; (mov r8, r8)
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	b004      	add	sp, #16
 800c1ca:	bd80      	pop	{r7, pc}

0800c1cc <LL_GPIO_SetAFPin_0_7>:
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	60f8      	str	r0, [r7, #12]
 800c1d4:	60b9      	str	r1, [r7, #8]
 800c1d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	6a19      	ldr	r1, [r3, #32]
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	435b      	muls	r3, r3
 800c1e0:	68ba      	ldr	r2, [r7, #8]
 800c1e2:	4353      	muls	r3, r2
 800c1e4:	68ba      	ldr	r2, [r7, #8]
 800c1e6:	435a      	muls	r2, r3
 800c1e8:	0013      	movs	r3, r2
 800c1ea:	011b      	lsls	r3, r3, #4
 800c1ec:	1a9b      	subs	r3, r3, r2
 800c1ee:	43db      	mvns	r3, r3
 800c1f0:	400b      	ands	r3, r1
 800c1f2:	001a      	movs	r2, r3
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	435b      	muls	r3, r3
 800c1f8:	68b9      	ldr	r1, [r7, #8]
 800c1fa:	434b      	muls	r3, r1
 800c1fc:	68b9      	ldr	r1, [r7, #8]
 800c1fe:	434b      	muls	r3, r1
 800c200:	6879      	ldr	r1, [r7, #4]
 800c202:	434b      	muls	r3, r1
 800c204:	431a      	orrs	r2, r3
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	621a      	str	r2, [r3, #32]
}
 800c20a:	46c0      	nop			; (mov r8, r8)
 800c20c:	46bd      	mov	sp, r7
 800c20e:	b004      	add	sp, #16
 800c210:	bd80      	pop	{r7, pc}

0800c212 <LL_GPIO_SetAFPin_8_15>:
{
 800c212:	b580      	push	{r7, lr}
 800c214:	b084      	sub	sp, #16
 800c216:	af00      	add	r7, sp, #0
 800c218:	60f8      	str	r0, [r7, #12]
 800c21a:	60b9      	str	r1, [r7, #8]
 800c21c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	0a1b      	lsrs	r3, r3, #8
 800c226:	68ba      	ldr	r2, [r7, #8]
 800c228:	0a12      	lsrs	r2, r2, #8
 800c22a:	4353      	muls	r3, r2
 800c22c:	68ba      	ldr	r2, [r7, #8]
 800c22e:	0a12      	lsrs	r2, r2, #8
 800c230:	4353      	muls	r3, r2
 800c232:	68ba      	ldr	r2, [r7, #8]
 800c234:	0a12      	lsrs	r2, r2, #8
 800c236:	435a      	muls	r2, r3
 800c238:	0013      	movs	r3, r2
 800c23a:	011b      	lsls	r3, r3, #4
 800c23c:	1a9b      	subs	r3, r3, r2
 800c23e:	43db      	mvns	r3, r3
 800c240:	400b      	ands	r3, r1
 800c242:	001a      	movs	r2, r3
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	0a1b      	lsrs	r3, r3, #8
 800c248:	68b9      	ldr	r1, [r7, #8]
 800c24a:	0a09      	lsrs	r1, r1, #8
 800c24c:	434b      	muls	r3, r1
 800c24e:	68b9      	ldr	r1, [r7, #8]
 800c250:	0a09      	lsrs	r1, r1, #8
 800c252:	434b      	muls	r3, r1
 800c254:	68b9      	ldr	r1, [r7, #8]
 800c256:	0a09      	lsrs	r1, r1, #8
 800c258:	434b      	muls	r3, r1
 800c25a:	6879      	ldr	r1, [r7, #4]
 800c25c:	434b      	muls	r3, r1
 800c25e:	431a      	orrs	r2, r3
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c264:	46c0      	nop			; (mov r8, r8)
 800c266:	46bd      	mov	sp, r7
 800c268:	b004      	add	sp, #16
 800c26a:	bd80      	pop	{r7, pc}

0800c26c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b084      	sub	sp, #16
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
 800c274:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800c276:	2300      	movs	r3, #0
 800c278:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c27a:	e047      	b.n	800c30c <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2101      	movs	r1, #1
 800c282:	68fa      	ldr	r2, [r7, #12]
 800c284:	4091      	lsls	r1, r2
 800c286:	000a      	movs	r2, r1
 800c288:	4013      	ands	r3, r2
 800c28a:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d039      	beq.n	800c306 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	685b      	ldr	r3, [r3, #4]
 800c296:	2b01      	cmp	r3, #1
 800c298:	d003      	beq.n	800c2a2 <LL_GPIO_Init+0x36>
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	685b      	ldr	r3, [r3, #4]
 800c29e:	2b02      	cmp	r3, #2
 800c2a0:	d10d      	bne.n	800c2be <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	689a      	ldr	r2, [r3, #8]
 800c2a6:	68b9      	ldr	r1, [r7, #8]
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	0018      	movs	r0, r3
 800c2ac:	f7ff ff56 	bl	800c15c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	68da      	ldr	r2, [r3, #12]
 800c2b4:	68b9      	ldr	r1, [r7, #8]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	0018      	movs	r0, r3
 800c2ba:	f7ff ff3a 	bl	800c132 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	691a      	ldr	r2, [r3, #16]
 800c2c2:	68b9      	ldr	r1, [r7, #8]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	0018      	movs	r0, r3
 800c2c8:	f7ff ff64 	bl	800c194 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	685b      	ldr	r3, [r3, #4]
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	d111      	bne.n	800c2f8 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	2bff      	cmp	r3, #255	; 0xff
 800c2d8:	d807      	bhi.n	800c2ea <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	695a      	ldr	r2, [r3, #20]
 800c2de:	68b9      	ldr	r1, [r7, #8]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	0018      	movs	r0, r3
 800c2e4:	f7ff ff72 	bl	800c1cc <LL_GPIO_SetAFPin_0_7>
 800c2e8:	e006      	b.n	800c2f8 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	695a      	ldr	r2, [r3, #20]
 800c2ee:	68b9      	ldr	r1, [r7, #8]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	0018      	movs	r0, r3
 800c2f4:	f7ff ff8d 	bl	800c212 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	685a      	ldr	r2, [r3, #4]
 800c2fc:	68b9      	ldr	r1, [r7, #8]
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	0018      	movs	r0, r3
 800c302:	f7ff fefa 	bl	800c0fa <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	3301      	adds	r3, #1
 800c30a:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	40da      	lsrs	r2, r3
 800c314:	1e13      	subs	r3, r2, #0
 800c316:	d1b1      	bne.n	800c27c <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800c318:	2300      	movs	r3, #0
}
 800c31a:	0018      	movs	r0, r3
 800c31c:	46bd      	mov	sp, r7
 800c31e:	b004      	add	sp, #16
 800c320:	bd80      	pop	{r7, pc}
	...

0800c324 <LL_RCC_HSI_IsReady>:
{
 800c324:	b580      	push	{r7, lr}
 800c326:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c328:	4b07      	ldr	r3, [pc, #28]	; (800c348 <LL_RCC_HSI_IsReady+0x24>)
 800c32a:	681a      	ldr	r2, [r3, #0]
 800c32c:	2380      	movs	r3, #128	; 0x80
 800c32e:	00db      	lsls	r3, r3, #3
 800c330:	401a      	ands	r2, r3
 800c332:	2380      	movs	r3, #128	; 0x80
 800c334:	00db      	lsls	r3, r3, #3
 800c336:	429a      	cmp	r2, r3
 800c338:	d101      	bne.n	800c33e <LL_RCC_HSI_IsReady+0x1a>
 800c33a:	2301      	movs	r3, #1
 800c33c:	e000      	b.n	800c340 <LL_RCC_HSI_IsReady+0x1c>
 800c33e:	2300      	movs	r3, #0
}
 800c340:	0018      	movs	r0, r3
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
 800c346:	46c0      	nop			; (mov r8, r8)
 800c348:	40021000 	.word	0x40021000

0800c34c <LL_RCC_LSE_IsReady>:
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c350:	4b05      	ldr	r3, [pc, #20]	; (800c368 <LL_RCC_LSE_IsReady+0x1c>)
 800c352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c354:	2202      	movs	r2, #2
 800c356:	4013      	ands	r3, r2
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d101      	bne.n	800c360 <LL_RCC_LSE_IsReady+0x14>
 800c35c:	2301      	movs	r3, #1
 800c35e:	e000      	b.n	800c362 <LL_RCC_LSE_IsReady+0x16>
 800c360:	2300      	movs	r3, #0
}
 800c362:	0018      	movs	r0, r3
 800c364:	46bd      	mov	sp, r7
 800c366:	bd80      	pop	{r7, pc}
 800c368:	40021000 	.word	0x40021000

0800c36c <LL_RCC_GetSysClkSource>:
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c370:	4b03      	ldr	r3, [pc, #12]	; (800c380 <LL_RCC_GetSysClkSource+0x14>)
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	2238      	movs	r2, #56	; 0x38
 800c376:	4013      	ands	r3, r2
}
 800c378:	0018      	movs	r0, r3
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	46c0      	nop			; (mov r8, r8)
 800c380:	40021000 	.word	0x40021000

0800c384 <LL_RCC_GetAHBPrescaler>:
{
 800c384:	b580      	push	{r7, lr}
 800c386:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c388:	4b03      	ldr	r3, [pc, #12]	; (800c398 <LL_RCC_GetAHBPrescaler+0x14>)
 800c38a:	689a      	ldr	r2, [r3, #8]
 800c38c:	23f0      	movs	r3, #240	; 0xf0
 800c38e:	011b      	lsls	r3, r3, #4
 800c390:	4013      	ands	r3, r2
}
 800c392:	0018      	movs	r0, r3
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}
 800c398:	40021000 	.word	0x40021000

0800c39c <LL_RCC_GetAPB1Prescaler>:
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c3a0:	4b03      	ldr	r3, [pc, #12]	; (800c3b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 800c3a2:	689a      	ldr	r2, [r3, #8]
 800c3a4:	23e0      	movs	r3, #224	; 0xe0
 800c3a6:	01db      	lsls	r3, r3, #7
 800c3a8:	4013      	ands	r3, r2
}
 800c3aa:	0018      	movs	r0, r3
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	40021000 	.word	0x40021000

0800c3b4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b082      	sub	sp, #8
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c3bc:	4b05      	ldr	r3, [pc, #20]	; (800c3d4 <LL_RCC_GetUSARTClockSource+0x20>)
 800c3be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3c0:	687a      	ldr	r2, [r7, #4]
 800c3c2:	401a      	ands	r2, r3
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	041b      	lsls	r3, r3, #16
 800c3c8:	4313      	orrs	r3, r2
}
 800c3ca:	0018      	movs	r0, r3
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	b002      	add	sp, #8
 800c3d0:	bd80      	pop	{r7, pc}
 800c3d2:	46c0      	nop			; (mov r8, r8)
 800c3d4:	40021000 	.word	0x40021000

0800c3d8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c3dc:	4b03      	ldr	r3, [pc, #12]	; (800c3ec <LL_RCC_PLL_GetN+0x14>)
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	0a1b      	lsrs	r3, r3, #8
 800c3e2:	227f      	movs	r2, #127	; 0x7f
 800c3e4:	4013      	ands	r3, r2
}
 800c3e6:	0018      	movs	r0, r3
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}
 800c3ec:	40021000 	.word	0x40021000

0800c3f0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c3f4:	4b03      	ldr	r3, [pc, #12]	; (800c404 <LL_RCC_PLL_GetR+0x14>)
 800c3f6:	68db      	ldr	r3, [r3, #12]
 800c3f8:	0f5b      	lsrs	r3, r3, #29
 800c3fa:	075b      	lsls	r3, r3, #29
}
 800c3fc:	0018      	movs	r0, r3
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
 800c402:	46c0      	nop			; (mov r8, r8)
 800c404:	40021000 	.word	0x40021000

0800c408 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c40c:	4b03      	ldr	r3, [pc, #12]	; (800c41c <LL_RCC_PLL_GetMainSource+0x14>)
 800c40e:	68db      	ldr	r3, [r3, #12]
 800c410:	2203      	movs	r2, #3
 800c412:	4013      	ands	r3, r2
}
 800c414:	0018      	movs	r0, r3
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
 800c41a:	46c0      	nop			; (mov r8, r8)
 800c41c:	40021000 	.word	0x40021000

0800c420 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c424:	4b03      	ldr	r3, [pc, #12]	; (800c434 <LL_RCC_PLL_GetDivider+0x14>)
 800c426:	68db      	ldr	r3, [r3, #12]
 800c428:	2270      	movs	r2, #112	; 0x70
 800c42a:	4013      	ands	r3, r2
}
 800c42c:	0018      	movs	r0, r3
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}
 800c432:	46c0      	nop			; (mov r8, r8)
 800c434:	40021000 	.word	0x40021000

0800c438 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b082      	sub	sp, #8
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800c440:	f000 f8a8 	bl	800c594 <RCC_GetSystemClockFreq>
 800c444:	0002      	movs	r2, r0
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	0018      	movs	r0, r3
 800c450:	f000 f8ce 	bl	800c5f0 <RCC_GetHCLKClockFreq>
 800c454:	0002      	movs	r2, r0
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	685b      	ldr	r3, [r3, #4]
 800c45e:	0018      	movs	r0, r3
 800c460:	f000 f8de 	bl	800c620 <RCC_GetPCLK1ClockFreq>
 800c464:	0002      	movs	r2, r0
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	609a      	str	r2, [r3, #8]
}
 800c46a:	46c0      	nop			; (mov r8, r8)
 800c46c:	46bd      	mov	sp, r7
 800c46e:	b002      	add	sp, #8
 800c470:	bd80      	pop	{r7, pc}
	...

0800c474 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b084      	sub	sp, #16
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c47c:	2300      	movs	r3, #0
 800c47e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2b03      	cmp	r3, #3
 800c484:	d134      	bne.n	800c4f0 <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	0018      	movs	r0, r3
 800c48a:	f7ff ff93 	bl	800c3b4 <LL_RCC_GetUSARTClockSource>
 800c48e:	0003      	movs	r3, r0
 800c490:	4a39      	ldr	r2, [pc, #228]	; (800c578 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c492:	4293      	cmp	r3, r2
 800c494:	d016      	beq.n	800c4c4 <LL_RCC_GetUSARTClockFreq+0x50>
 800c496:	4a38      	ldr	r2, [pc, #224]	; (800c578 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c498:	4293      	cmp	r3, r2
 800c49a:	d81c      	bhi.n	800c4d6 <LL_RCC_GetUSARTClockFreq+0x62>
 800c49c:	4a37      	ldr	r2, [pc, #220]	; (800c57c <LL_RCC_GetUSARTClockFreq+0x108>)
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	d003      	beq.n	800c4aa <LL_RCC_GetUSARTClockFreq+0x36>
 800c4a2:	4a37      	ldr	r2, [pc, #220]	; (800c580 <LL_RCC_GetUSARTClockFreq+0x10c>)
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	d005      	beq.n	800c4b4 <LL_RCC_GetUSARTClockFreq+0x40>
 800c4a8:	e015      	b.n	800c4d6 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c4aa:	f000 f873 	bl	800c594 <RCC_GetSystemClockFreq>
 800c4ae:	0003      	movs	r3, r0
 800c4b0:	60fb      	str	r3, [r7, #12]
        break;
 800c4b2:	e05c      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c4b4:	f7ff ff36 	bl	800c324 <LL_RCC_HSI_IsReady>
 800c4b8:	0003      	movs	r3, r0
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	d150      	bne.n	800c560 <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800c4be:	4b31      	ldr	r3, [pc, #196]	; (800c584 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c4c0:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c4c2:	e04d      	b.n	800c560 <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c4c4:	f7ff ff42 	bl	800c34c <LL_RCC_LSE_IsReady>
 800c4c8:	0003      	movs	r3, r0
 800c4ca:	2b01      	cmp	r3, #1
 800c4cc:	d14a      	bne.n	800c564 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800c4ce:	2380      	movs	r3, #128	; 0x80
 800c4d0:	021b      	lsls	r3, r3, #8
 800c4d2:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c4d4:	e046      	b.n	800c564 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c4d6:	f000 f85d 	bl	800c594 <RCC_GetSystemClockFreq>
 800c4da:	0003      	movs	r3, r0
 800c4dc:	0018      	movs	r0, r3
 800c4de:	f000 f887 	bl	800c5f0 <RCC_GetHCLKClockFreq>
 800c4e2:	0003      	movs	r3, r0
 800c4e4:	0018      	movs	r0, r3
 800c4e6:	f000 f89b 	bl	800c620 <RCC_GetPCLK1ClockFreq>
 800c4ea:	0003      	movs	r3, r0
 800c4ec:	60fb      	str	r3, [r7, #12]
        break;
 800c4ee:	e03e      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2b0c      	cmp	r3, #12
 800c4f4:	d13b      	bne.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	0018      	movs	r0, r3
 800c4fa:	f7ff ff5b 	bl	800c3b4 <LL_RCC_GetUSARTClockSource>
 800c4fe:	0003      	movs	r3, r0
 800c500:	4a21      	ldr	r2, [pc, #132]	; (800c588 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d016      	beq.n	800c534 <LL_RCC_GetUSARTClockFreq+0xc0>
 800c506:	4a20      	ldr	r2, [pc, #128]	; (800c588 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d81c      	bhi.n	800c546 <LL_RCC_GetUSARTClockFreq+0xd2>
 800c50c:	4a1f      	ldr	r2, [pc, #124]	; (800c58c <LL_RCC_GetUSARTClockFreq+0x118>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d003      	beq.n	800c51a <LL_RCC_GetUSARTClockFreq+0xa6>
 800c512:	4a1f      	ldr	r2, [pc, #124]	; (800c590 <LL_RCC_GetUSARTClockFreq+0x11c>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d005      	beq.n	800c524 <LL_RCC_GetUSARTClockFreq+0xb0>
 800c518:	e015      	b.n	800c546 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c51a:	f000 f83b 	bl	800c594 <RCC_GetSystemClockFreq>
 800c51e:	0003      	movs	r3, r0
 800c520:	60fb      	str	r3, [r7, #12]
        break;
 800c522:	e024      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c524:	f7ff fefe 	bl	800c324 <LL_RCC_HSI_IsReady>
 800c528:	0003      	movs	r3, r0
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	d11c      	bne.n	800c568 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800c52e:	4b15      	ldr	r3, [pc, #84]	; (800c584 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c530:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c532:	e019      	b.n	800c568 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c534:	f7ff ff0a 	bl	800c34c <LL_RCC_LSE_IsReady>
 800c538:	0003      	movs	r3, r0
 800c53a:	2b01      	cmp	r3, #1
 800c53c:	d116      	bne.n	800c56c <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800c53e:	2380      	movs	r3, #128	; 0x80
 800c540:	021b      	lsls	r3, r3, #8
 800c542:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c544:	e012      	b.n	800c56c <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c546:	f000 f825 	bl	800c594 <RCC_GetSystemClockFreq>
 800c54a:	0003      	movs	r3, r0
 800c54c:	0018      	movs	r0, r3
 800c54e:	f000 f84f 	bl	800c5f0 <RCC_GetHCLKClockFreq>
 800c552:	0003      	movs	r3, r0
 800c554:	0018      	movs	r0, r3
 800c556:	f000 f863 	bl	800c620 <RCC_GetPCLK1ClockFreq>
 800c55a:	0003      	movs	r3, r0
 800c55c:	60fb      	str	r3, [r7, #12]
        break;
 800c55e:	e006      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c560:	46c0      	nop			; (mov r8, r8)
 800c562:	e004      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c564:	46c0      	nop			; (mov r8, r8)
 800c566:	e002      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c568:	46c0      	nop			; (mov r8, r8)
 800c56a:	e000      	b.n	800c56e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c56c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800c56e:	68fb      	ldr	r3, [r7, #12]
}
 800c570:	0018      	movs	r0, r3
 800c572:	46bd      	mov	sp, r7
 800c574:	b004      	add	sp, #16
 800c576:	bd80      	pop	{r7, pc}
 800c578:	00030003 	.word	0x00030003
 800c57c:	00030001 	.word	0x00030001
 800c580:	00030002 	.word	0x00030002
 800c584:	00f42400 	.word	0x00f42400
 800c588:	000c000c 	.word	0x000c000c
 800c58c:	000c0004 	.word	0x000c0004
 800c590:	000c0008 	.word	0x000c0008

0800c594 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b082      	sub	sp, #8
 800c598:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c59a:	f7ff fee7 	bl	800c36c <LL_RCC_GetSysClkSource>
 800c59e:	0003      	movs	r3, r0
 800c5a0:	2b08      	cmp	r3, #8
 800c5a2:	d002      	beq.n	800c5aa <RCC_GetSystemClockFreq+0x16>
 800c5a4:	2b10      	cmp	r3, #16
 800c5a6:	d003      	beq.n	800c5b0 <RCC_GetSystemClockFreq+0x1c>
 800c5a8:	e007      	b.n	800c5ba <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c5aa:	4b0e      	ldr	r3, [pc, #56]	; (800c5e4 <RCC_GetSystemClockFreq+0x50>)
 800c5ac:	607b      	str	r3, [r7, #4]
      break;
 800c5ae:	e014      	b.n	800c5da <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c5b0:	f000 f84c 	bl	800c64c <RCC_PLL_GetFreqDomain_SYS>
 800c5b4:	0003      	movs	r3, r0
 800c5b6:	607b      	str	r3, [r7, #4]
      break;
 800c5b8:	e00f      	b.n	800c5da <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c5ba:	4b0b      	ldr	r3, [pc, #44]	; (800c5e8 <RCC_GetSystemClockFreq+0x54>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	0adb      	lsrs	r3, r3, #11
 800c5c0:	2207      	movs	r2, #7
 800c5c2:	4013      	ands	r3, r2
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	409a      	lsls	r2, r3
 800c5c8:	0013      	movs	r3, r2
 800c5ca:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800c5cc:	6839      	ldr	r1, [r7, #0]
 800c5ce:	4807      	ldr	r0, [pc, #28]	; (800c5ec <RCC_GetSystemClockFreq+0x58>)
 800c5d0:	f7f3 fd98 	bl	8000104 <__udivsi3>
 800c5d4:	0003      	movs	r3, r0
 800c5d6:	607b      	str	r3, [r7, #4]
      break;
 800c5d8:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800c5da:	687b      	ldr	r3, [r7, #4]
}
 800c5dc:	0018      	movs	r0, r3
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	b002      	add	sp, #8
 800c5e2:	bd80      	pop	{r7, pc}
 800c5e4:	007a1200 	.word	0x007a1200
 800c5e8:	40021000 	.word	0x40021000
 800c5ec:	00f42400 	.word	0x00f42400

0800c5f0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b082      	sub	sp, #8
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c5f8:	f7ff fec4 	bl	800c384 <LL_RCC_GetAHBPrescaler>
 800c5fc:	0003      	movs	r3, r0
 800c5fe:	0a1b      	lsrs	r3, r3, #8
 800c600:	220f      	movs	r2, #15
 800c602:	401a      	ands	r2, r3
 800c604:	4b05      	ldr	r3, [pc, #20]	; (800c61c <RCC_GetHCLKClockFreq+0x2c>)
 800c606:	0092      	lsls	r2, r2, #2
 800c608:	58d3      	ldr	r3, [r2, r3]
 800c60a:	221f      	movs	r2, #31
 800c60c:	4013      	ands	r3, r2
 800c60e:	687a      	ldr	r2, [r7, #4]
 800c610:	40da      	lsrs	r2, r3
 800c612:	0013      	movs	r3, r2
}
 800c614:	0018      	movs	r0, r3
 800c616:	46bd      	mov	sp, r7
 800c618:	b002      	add	sp, #8
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	0801839c 	.word	0x0801839c

0800c620 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b082      	sub	sp, #8
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c628:	f7ff feb8 	bl	800c39c <LL_RCC_GetAPB1Prescaler>
 800c62c:	0003      	movs	r3, r0
 800c62e:	0b1a      	lsrs	r2, r3, #12
 800c630:	4b05      	ldr	r3, [pc, #20]	; (800c648 <RCC_GetPCLK1ClockFreq+0x28>)
 800c632:	0092      	lsls	r2, r2, #2
 800c634:	58d3      	ldr	r3, [r2, r3]
 800c636:	221f      	movs	r2, #31
 800c638:	4013      	ands	r3, r2
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	40da      	lsrs	r2, r3
 800c63e:	0013      	movs	r3, r2
}
 800c640:	0018      	movs	r0, r3
 800c642:	46bd      	mov	sp, r7
 800c644:	b002      	add	sp, #8
 800c646:	bd80      	pop	{r7, pc}
 800c648:	080183dc 	.word	0x080183dc

0800c64c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800c64c:	b590      	push	{r4, r7, lr}
 800c64e:	b083      	sub	sp, #12
 800c650:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800c652:	f7ff fed9 	bl	800c408 <LL_RCC_PLL_GetMainSource>
 800c656:	0003      	movs	r3, r0
 800c658:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	d003      	beq.n	800c668 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	2b03      	cmp	r3, #3
 800c664:	d003      	beq.n	800c66e <RCC_PLL_GetFreqDomain_SYS+0x22>
 800c666:	e005      	b.n	800c674 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800c668:	4b13      	ldr	r3, [pc, #76]	; (800c6b8 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c66a:	607b      	str	r3, [r7, #4]
      break;
 800c66c:	e005      	b.n	800c67a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800c66e:	4b13      	ldr	r3, [pc, #76]	; (800c6bc <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800c670:	607b      	str	r3, [r7, #4]
      break;
 800c672:	e002      	b.n	800c67a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800c674:	4b10      	ldr	r3, [pc, #64]	; (800c6b8 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c676:	607b      	str	r3, [r7, #4]
      break;
 800c678:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c67a:	f7ff fead 	bl	800c3d8 <LL_RCC_PLL_GetN>
 800c67e:	0002      	movs	r2, r0
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	4353      	muls	r3, r2
 800c684:	001c      	movs	r4, r3
 800c686:	f7ff fecb 	bl	800c420 <LL_RCC_PLL_GetDivider>
 800c68a:	0003      	movs	r3, r0
 800c68c:	091b      	lsrs	r3, r3, #4
 800c68e:	3301      	adds	r3, #1
 800c690:	0019      	movs	r1, r3
 800c692:	0020      	movs	r0, r4
 800c694:	f7f3 fd36 	bl	8000104 <__udivsi3>
 800c698:	0003      	movs	r3, r0
 800c69a:	001c      	movs	r4, r3
 800c69c:	f7ff fea8 	bl	800c3f0 <LL_RCC_PLL_GetR>
 800c6a0:	0003      	movs	r3, r0
 800c6a2:	0f5b      	lsrs	r3, r3, #29
 800c6a4:	3301      	adds	r3, #1
 800c6a6:	0019      	movs	r1, r3
 800c6a8:	0020      	movs	r0, r4
 800c6aa:	f7f3 fd2b 	bl	8000104 <__udivsi3>
 800c6ae:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800c6b0:	0018      	movs	r0, r3
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	b003      	add	sp, #12
 800c6b6:	bd90      	pop	{r4, r7, pc}
 800c6b8:	00f42400 	.word	0x00f42400
 800c6bc:	007a1200 	.word	0x007a1200

0800c6c0 <LL_USART_IsEnabled>:
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b082      	sub	sp, #8
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	2201      	movs	r2, #1
 800c6ce:	4013      	ands	r3, r2
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	d101      	bne.n	800c6d8 <LL_USART_IsEnabled+0x18>
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	e000      	b.n	800c6da <LL_USART_IsEnabled+0x1a>
 800c6d8:	2300      	movs	r3, #0
}
 800c6da:	0018      	movs	r0, r3
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	b002      	add	sp, #8
 800c6e0:	bd80      	pop	{r7, pc}

0800c6e2 <LL_USART_SetPrescaler>:
{
 800c6e2:	b580      	push	{r7, lr}
 800c6e4:	b082      	sub	sp, #8
 800c6e6:	af00      	add	r7, sp, #0
 800c6e8:	6078      	str	r0, [r7, #4]
 800c6ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f0:	220f      	movs	r2, #15
 800c6f2:	4393      	bics	r3, r2
 800c6f4:	683a      	ldr	r2, [r7, #0]
 800c6f6:	b292      	uxth	r2, r2
 800c6f8:	431a      	orrs	r2, r3
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c6fe:	46c0      	nop			; (mov r8, r8)
 800c700:	46bd      	mov	sp, r7
 800c702:	b002      	add	sp, #8
 800c704:	bd80      	pop	{r7, pc}
	...

0800c708 <LL_USART_SetStopBitsLength>:
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b082      	sub	sp, #8
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	685b      	ldr	r3, [r3, #4]
 800c716:	4a05      	ldr	r2, [pc, #20]	; (800c72c <LL_USART_SetStopBitsLength+0x24>)
 800c718:	401a      	ands	r2, r3
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	431a      	orrs	r2, r3
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	605a      	str	r2, [r3, #4]
}
 800c722:	46c0      	nop			; (mov r8, r8)
 800c724:	46bd      	mov	sp, r7
 800c726:	b002      	add	sp, #8
 800c728:	bd80      	pop	{r7, pc}
 800c72a:	46c0      	nop			; (mov r8, r8)
 800c72c:	ffffcfff 	.word	0xffffcfff

0800c730 <LL_USART_SetHWFlowCtrl>:
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
 800c738:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	689b      	ldr	r3, [r3, #8]
 800c73e:	4a05      	ldr	r2, [pc, #20]	; (800c754 <LL_USART_SetHWFlowCtrl+0x24>)
 800c740:	401a      	ands	r2, r3
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	431a      	orrs	r2, r3
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	609a      	str	r2, [r3, #8]
}
 800c74a:	46c0      	nop			; (mov r8, r8)
 800c74c:	46bd      	mov	sp, r7
 800c74e:	b002      	add	sp, #8
 800c750:	bd80      	pop	{r7, pc}
 800c752:	46c0      	nop			; (mov r8, r8)
 800c754:	fffffcff 	.word	0xfffffcff

0800c758 <LL_USART_SetBaudRate>:
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b086      	sub	sp, #24
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	60f8      	str	r0, [r7, #12]
 800c760:	60b9      	str	r1, [r7, #8]
 800c762:	607a      	str	r2, [r7, #4]
 800c764:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2b0b      	cmp	r3, #11
 800c76a:	d846      	bhi.n	800c7fa <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 800c76c:	6a3b      	ldr	r3, [r7, #32]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d043      	beq.n	800c7fa <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800c772:	683a      	ldr	r2, [r7, #0]
 800c774:	2380      	movs	r3, #128	; 0x80
 800c776:	021b      	lsls	r3, r3, #8
 800c778:	429a      	cmp	r2, r3
 800c77a:	d126      	bne.n	800c7ca <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	b2db      	uxtb	r3, r3
 800c780:	001a      	movs	r2, r3
 800c782:	4b20      	ldr	r3, [pc, #128]	; (800c804 <LL_USART_SetBaudRate+0xac>)
 800c784:	0092      	lsls	r2, r2, #2
 800c786:	58d3      	ldr	r3, [r2, r3]
 800c788:	0019      	movs	r1, r3
 800c78a:	68b8      	ldr	r0, [r7, #8]
 800c78c:	f7f3 fcba 	bl	8000104 <__udivsi3>
 800c790:	0003      	movs	r3, r0
 800c792:	005a      	lsls	r2, r3, #1
 800c794:	6a3b      	ldr	r3, [r7, #32]
 800c796:	085b      	lsrs	r3, r3, #1
 800c798:	18d3      	adds	r3, r2, r3
 800c79a:	6a39      	ldr	r1, [r7, #32]
 800c79c:	0018      	movs	r0, r3
 800c79e:	f7f3 fcb1 	bl	8000104 <__udivsi3>
 800c7a2:	0003      	movs	r3, r0
 800c7a4:	b29b      	uxth	r3, r3
 800c7a6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	4a17      	ldr	r2, [pc, #92]	; (800c808 <LL_USART_SetBaudRate+0xb0>)
 800c7ac:	4013      	ands	r3, r2
 800c7ae:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	085b      	lsrs	r3, r3, #1
 800c7b4:	b29b      	uxth	r3, r3
 800c7b6:	001a      	movs	r2, r3
 800c7b8:	2307      	movs	r3, #7
 800c7ba:	4013      	ands	r3, r2
 800c7bc:	693a      	ldr	r2, [r7, #16]
 800c7be:	4313      	orrs	r3, r2
 800c7c0:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	693a      	ldr	r2, [r7, #16]
 800c7c6:	60da      	str	r2, [r3, #12]
}
 800c7c8:	e017      	b.n	800c7fa <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	b2db      	uxtb	r3, r3
 800c7ce:	001a      	movs	r2, r3
 800c7d0:	4b0c      	ldr	r3, [pc, #48]	; (800c804 <LL_USART_SetBaudRate+0xac>)
 800c7d2:	0092      	lsls	r2, r2, #2
 800c7d4:	58d3      	ldr	r3, [r2, r3]
 800c7d6:	0019      	movs	r1, r3
 800c7d8:	68b8      	ldr	r0, [r7, #8]
 800c7da:	f7f3 fc93 	bl	8000104 <__udivsi3>
 800c7de:	0003      	movs	r3, r0
 800c7e0:	001a      	movs	r2, r3
 800c7e2:	6a3b      	ldr	r3, [r7, #32]
 800c7e4:	085b      	lsrs	r3, r3, #1
 800c7e6:	18d3      	adds	r3, r2, r3
 800c7e8:	6a39      	ldr	r1, [r7, #32]
 800c7ea:	0018      	movs	r0, r3
 800c7ec:	f7f3 fc8a 	bl	8000104 <__udivsi3>
 800c7f0:	0003      	movs	r3, r0
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	001a      	movs	r2, r3
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	60da      	str	r2, [r3, #12]
}
 800c7fa:	46c0      	nop			; (mov r8, r8)
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	b006      	add	sp, #24
 800c800:	bd80      	pop	{r7, pc}
 800c802:	46c0      	nop			; (mov r8, r8)
 800c804:	08018450 	.word	0x08018450
 800c808:	0000fff0 	.word	0x0000fff0

0800c80c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800c80c:	b590      	push	{r4, r7, lr}
 800c80e:	b08b      	sub	sp, #44	; 0x2c
 800c810:	af02      	add	r7, sp, #8
 800c812:	6078      	str	r0, [r7, #4]
 800c814:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800c816:	231f      	movs	r3, #31
 800c818:	18fb      	adds	r3, r7, r3
 800c81a:	2201      	movs	r2, #1
 800c81c:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800c81e:	2300      	movs	r3, #0
 800c820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	0018      	movs	r0, r3
 800c826:	f7ff ff4b 	bl	800c6c0 <LL_USART_IsEnabled>
 800c82a:	1e03      	subs	r3, r0, #0
 800c82c:	d16a      	bne.n	800c904 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a38      	ldr	r2, [pc, #224]	; (800c914 <LL_USART_Init+0x108>)
 800c834:	401a      	ands	r2, r3
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	6899      	ldr	r1, [r3, #8]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	691b      	ldr	r3, [r3, #16]
 800c83e:	4319      	orrs	r1, r3
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	695b      	ldr	r3, [r3, #20]
 800c844:	4319      	orrs	r1, r3
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	69db      	ldr	r3, [r3, #28]
 800c84a:	430b      	orrs	r3, r1
 800c84c:	431a      	orrs	r2, r3
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	68da      	ldr	r2, [r3, #12]
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	0011      	movs	r1, r2
 800c85a:	0018      	movs	r0, r3
 800c85c:	f7ff ff54 	bl	800c708 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	699a      	ldr	r2, [r3, #24]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	0011      	movs	r1, r2
 800c868:	0018      	movs	r0, r3
 800c86a:	f7ff ff61 	bl	800c730 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	4a29      	ldr	r2, [pc, #164]	; (800c918 <LL_USART_Init+0x10c>)
 800c872:	4293      	cmp	r3, r2
 800c874:	d105      	bne.n	800c882 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800c876:	2003      	movs	r0, #3
 800c878:	f7ff fdfc 	bl	800c474 <LL_RCC_GetUSARTClockFreq>
 800c87c:	0003      	movs	r3, r0
 800c87e:	61bb      	str	r3, [r7, #24]
 800c880:	e022      	b.n	800c8c8 <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	4a25      	ldr	r2, [pc, #148]	; (800c91c <LL_USART_Init+0x110>)
 800c886:	4293      	cmp	r3, r2
 800c888:	d105      	bne.n	800c896 <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800c88a:	200c      	movs	r0, #12
 800c88c:	f7ff fdf2 	bl	800c474 <LL_RCC_GetUSARTClockFreq>
 800c890:	0003      	movs	r3, r0
 800c892:	61bb      	str	r3, [r7, #24]
 800c894:	e018      	b.n	800c8c8 <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* USART2 Clock selector flag */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	4a21      	ldr	r2, [pc, #132]	; (800c920 <LL_USART_Init+0x114>)
 800c89a:	4293      	cmp	r3, r2
 800c89c:	d108      	bne.n	800c8b0 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c89e:	240c      	movs	r4, #12
 800c8a0:	193b      	adds	r3, r7, r4
 800c8a2:	0018      	movs	r0, r3
 800c8a4:	f7ff fdc8 	bl	800c438 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c8a8:	193b      	adds	r3, r7, r4
 800c8aa:	689b      	ldr	r3, [r3, #8]
 800c8ac:	61bb      	str	r3, [r7, #24]
 800c8ae:	e00b      	b.n	800c8c8 <LL_USART_Init+0xbc>
#endif /* USART3 Clock selector flag */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	4a1c      	ldr	r2, [pc, #112]	; (800c924 <LL_USART_Init+0x118>)
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	d107      	bne.n	800c8c8 <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c8b8:	240c      	movs	r4, #12
 800c8ba:	193b      	adds	r3, r7, r4
 800c8bc:	0018      	movs	r0, r3
 800c8be:	f7ff fdbb 	bl	800c438 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c8c2:	193b      	adds	r3, r7, r4
 800c8c4:	689b      	ldr	r3, [r3, #8]
 800c8c6:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800c8c8:	69bb      	ldr	r3, [r7, #24]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d013      	beq.n	800c8f6 <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d00f      	beq.n	800c8f6 <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800c8d6:	231f      	movs	r3, #31
 800c8d8:	18fb      	adds	r3, r7, r3
 800c8da:	2200      	movs	r2, #0
 800c8dc:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	69dc      	ldr	r4, [r3, #28]
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	685b      	ldr	r3, [r3, #4]
 800c8ea:	69b9      	ldr	r1, [r7, #24]
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	9300      	str	r3, [sp, #0]
 800c8f0:	0023      	movs	r3, r4
 800c8f2:	f7ff ff31 	bl	800c758 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	681a      	ldr	r2, [r3, #0]
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	0011      	movs	r1, r2
 800c8fe:	0018      	movs	r0, r3
 800c900:	f7ff feef 	bl	800c6e2 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800c904:	231f      	movs	r3, #31
 800c906:	18fb      	adds	r3, r7, r3
 800c908:	781b      	ldrb	r3, [r3, #0]
}
 800c90a:	0018      	movs	r0, r3
 800c90c:	46bd      	mov	sp, r7
 800c90e:	b009      	add	sp, #36	; 0x24
 800c910:	bd90      	pop	{r4, r7, pc}
 800c912:	46c0      	nop			; (mov r8, r8)
 800c914:	efff69f3 	.word	0xefff69f3
 800c918:	40013800 	.word	0x40013800
 800c91c:	40004400 	.word	0x40004400
 800c920:	40004800 	.word	0x40004800
 800c924:	40004c00 	.word	0x40004c00

0800c928 <__libc_init_array>:
 800c928:	b570      	push	{r4, r5, r6, lr}
 800c92a:	2600      	movs	r6, #0
 800c92c:	4d0c      	ldr	r5, [pc, #48]	; (800c960 <__libc_init_array+0x38>)
 800c92e:	4c0d      	ldr	r4, [pc, #52]	; (800c964 <__libc_init_array+0x3c>)
 800c930:	1b64      	subs	r4, r4, r5
 800c932:	10a4      	asrs	r4, r4, #2
 800c934:	42a6      	cmp	r6, r4
 800c936:	d109      	bne.n	800c94c <__libc_init_array+0x24>
 800c938:	2600      	movs	r6, #0
 800c93a:	f000 f821 	bl	800c980 <_init>
 800c93e:	4d0a      	ldr	r5, [pc, #40]	; (800c968 <__libc_init_array+0x40>)
 800c940:	4c0a      	ldr	r4, [pc, #40]	; (800c96c <__libc_init_array+0x44>)
 800c942:	1b64      	subs	r4, r4, r5
 800c944:	10a4      	asrs	r4, r4, #2
 800c946:	42a6      	cmp	r6, r4
 800c948:	d105      	bne.n	800c956 <__libc_init_array+0x2e>
 800c94a:	bd70      	pop	{r4, r5, r6, pc}
 800c94c:	00b3      	lsls	r3, r6, #2
 800c94e:	58eb      	ldr	r3, [r5, r3]
 800c950:	4798      	blx	r3
 800c952:	3601      	adds	r6, #1
 800c954:	e7ee      	b.n	800c934 <__libc_init_array+0xc>
 800c956:	00b3      	lsls	r3, r6, #2
 800c958:	58eb      	ldr	r3, [r5, r3]
 800c95a:	4798      	blx	r3
 800c95c:	3601      	adds	r6, #1
 800c95e:	e7f2      	b.n	800c946 <__libc_init_array+0x1e>
 800c960:	08018480 	.word	0x08018480
 800c964:	08018480 	.word	0x08018480
 800c968:	08018480 	.word	0x08018480
 800c96c:	08018484 	.word	0x08018484

0800c970 <memset>:
 800c970:	0003      	movs	r3, r0
 800c972:	1882      	adds	r2, r0, r2
 800c974:	4293      	cmp	r3, r2
 800c976:	d100      	bne.n	800c97a <memset+0xa>
 800c978:	4770      	bx	lr
 800c97a:	7019      	strb	r1, [r3, #0]
 800c97c:	3301      	adds	r3, #1
 800c97e:	e7f9      	b.n	800c974 <memset+0x4>

0800c980 <_init>:
 800c980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c982:	46c0      	nop			; (mov r8, r8)
 800c984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c986:	bc08      	pop	{r3}
 800c988:	469e      	mov	lr, r3
 800c98a:	4770      	bx	lr

0800c98c <_fini>:
 800c98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c98e:	46c0      	nop			; (mov r8, r8)
 800c990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c992:	bc08      	pop	{r3}
 800c994:	469e      	mov	lr, r3
 800c996:	4770      	bx	lr
