---
title: åŸºç¤ç·¨ã€€ç¬¬5ç« ã€€SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«
---

---

# ğŸ“˜ åŸºç¤ç·¨ ç¬¬5ç«  : SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«  
**Fundamentals-Chapter 5 : SoC Design Flows and EDA Tools**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter5_soc_design_flow/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter5_soc_design_flow) |

---

## ğŸ”„ å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| ç¬¬4ç« ã§ã¯ã€MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®**å‹•ä½œãƒ»å¯¸æ³•ãƒ«ãƒ¼ãƒ«ãƒ»PDK**ã‚’é€šã—ã¦ã€Œè£½é€ å¯èƒ½ãªè¨­è¨ˆåŸºç›¤ã€ã‚’æ§‹ç¯‰ã—ã¾ã—ãŸã€‚ | Chapter 4 established a **manufacturable design base** via MOS characteristics, rules, and PDKs. |
| ç¬¬5aç« ã§ã¯ã€ãã®åŸºç›¤ã‚’æ´»ç”¨ã—ã¦**SoCè¨­è¨ˆã®ä¸Šæµå·¥ç¨‹ï¼ˆä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆï¼‰**ã‚’æ•´ç†ã—ã¾ã—ãŸã€‚ | Chapter 5a organized the **upstream stages of SoC design** (specification, module selection, interface design) based on that foundation. |
| æœ¬ç« ã§ã¯ã€ãã‚Œã‚‰ã‚’è¸ã¾ãˆã¦**SoCã¨ã—ã¦æ©Ÿèƒ½ã™ã‚‹å›è·¯è¨­è¨ˆãƒ»æ¤œè¨¼ãƒ—ãƒ­ã‚»ã‚¹**ã¸ã¨é€²ã¿ã¾ã™ã€‚ | In this chapter, we build on those to proceed to the **design and verification flow of a functional SoC**. |

â¡ï¸ [ğŸ“˜ **ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤**](../chapter4_mos_characteristics/README.md)  
â¡ï¸ [ğŸ“˜ **Chapter 4: MOS Characteristics and Design Infrastructure**](../chapter4_mos_characteristics/README.md) (EN)  
â¡ï¸ [ğŸ“˜ **ç¬¬5aç« ï¼šä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆ**](../chapter5a_spec_module_if/README.md)  
â¡ï¸ [ğŸ“˜ **Chapter 5a: Specification, Module Selection, and Interface Design**](../chapter5a_spec_module_if/README.md) (EN)

---

## ğŸ¯ ç« ã®ã­ã‚‰ã„ï½œChapter Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                   | ğŸ‡ºğŸ‡¸ English                                                                                      |
|--------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| - SoCé–‹ç™ºã®**å…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨å„è¨­è¨ˆè¦ç´ **ã®å½¹å‰²ã‚’ä½“ç³»çš„ã«ç†è§£ã™ã‚‹                                     | - Understand the **overall SoC development flow** and the role of each design stage.         |
| - æ¨™æº–ã‚»ãƒ«è¨­è¨ˆã¨ç‰©ç†è¨­è¨ˆã®**æ¥ç¶šç‚¹ãƒ»åˆ¶ç´„æ¡ä»¶**ã‚’å®Ÿå‹™çš„ã«æŠŠæ¡ã™ã‚‹                                    | - Learn how **standard-cell-based design links** to physical design in real-world scenarios. |
| - STAã‚„DFTãªã©**ç¾ä»£SoCã«ä¸å¯æ¬ ãªæ¤œè¨¼æŠ€è¡“ã®åŸºç¤**ã‚’ç¿’å¾—ã™ã‚‹                                       | - Acquire a foundation in **essential SoC verification techniques**, such as STA and DFT.    |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰                                                         | Section Title (English)                                              | è¨­è¨ˆæ®µéš                  | ãƒªãƒ³ã‚¯ |
|-----|----------------------------------------------------------------------------------|-----------------------------------------------------------------------|---------------------------|--------|
| 5.1 | SoCè¨­è¨ˆå…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨é–‹ç™ºè¦–ç‚¹ï¼ˆRTLã‹ã‚‰GDSIIã¾ã§ï¼‰                                  | RTL to GDSII: Overall SoC Design Flow and Development Cycle          | å…¨ä½“ï¼ˆä¸Šæµã€œä¸‹æµï¼‰        | [ğŸ“](5.1_soc_design_flow.md) |
| 5.2 | æ¨™æº–ã‚»ãƒ«ã¨è«–ç†åˆæˆï¼ˆãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰è¨­è¨ˆã®ä¸­æ ¸ï¼‰                                    | Standard Cells and Logic Synthesis (Core of Front-End Design)        | è«–ç†è¨­è¨ˆ                  | [ğŸ“](5.2_standard_cell_based_design.md) |
| 5.3 | ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æï¼ˆSTAå…¥é–€ï¼‰                                           | Clock Design and Timing Analysis (Introduction to STA)              | ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼            | [ğŸ“](5.3_clock_and_sta.md) |
| 5.4 | é›»æºãƒ»ãƒªã‚»ãƒƒãƒˆãƒ»I/Oè¨­è¨ˆã®åŸºç¤ï¼ˆç‰©ç†è¨­è¨ˆã®é‡è¦è¦ç´ ï¼‰                               | Power, Reset, and I/O Design (Key Elements in Physical Design)       | ç‰©ç†è¨­è¨ˆï¼ˆä¸­ç›¤ï¼‰          | [ğŸ“](5.4_power_io_design.md) |
| 5.5 | ãƒ†ã‚¹ãƒˆæ§‹é€ ï¼ˆDFTæŠ€è¡“ã®å®Ÿè·µï¼šScan/JTAG/BISTï¼‰                                       | Test Structures (Practical DFT: Scan, JTAG, BIST)                    | æ¤œè¨¼ï¼ˆè¨­è¨ˆå…¨ä½“ã«é–¢ä¸ï¼‰    | [ğŸ“](5.5_test_structures.md) |

---

## ğŸ”œ æ¬¡ç« ã¸ã®å°å…¥ï½œLead-in to Next Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                                         | ğŸ‡ºğŸ‡¸ English                                                                                              |
|------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|
| ç¬¬6ç« ã§ã¯ã€è¨­è¨ˆå®Œäº†å¾Œã®SoCãŒ**å®Ÿãƒãƒƒãƒ—ã¨ã—ã¦ç¾å®Ÿä¸–ç•Œã«å‡ºã‚‹ã¾ã§**ã®ãƒ—ãƒ­ã‚»ã‚¹â”€â”€**ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã€å‡ºè·**â”€â”€ã‚’å­¦ã³ã¾ã™ã€‚ | Chapter 6 will cover how a completed SoC is **tested, packaged, and finalized** into a real-world product. |

ğŸ“ [ğŸ“˜ **ç¬¬6ç« ï¼šSoCãƒ†ã‚¹ãƒˆã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å·¥ç¨‹ã®ç†è§£**](../chapter6_test_and_package/README.md) ã«é€²ã‚€  
ğŸ“ [ğŸ“˜ **Chapter 6: SoC Test and Packaging Process**](../chapter6_test_and_package/README.md) (EN)

---

## ğŸ§© ç« ã®ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKeywords

- **è¨­è¨ˆãƒ•ãƒ­ãƒ¼ãƒ»æˆæœç‰©**:  
  RTL, GDSII, Logic Synthesis, DFT

- **ãƒ©ã‚¤ãƒ–ãƒ©ãƒªãƒ»æ§‹æˆè¦ç´ **:  
  Standard Cell, Pad Ring, Power Grid

- **æ¤œè¨¼ãƒ»è§£ææŠ€è¡“**:  
  STA, Setup/Hold, Clock Tree, Scan Chain, JTAG, BIST

---

## ğŸ“˜ ç« æœ«ãƒŸãƒ‹ç”¨èªé›†ï½œMini Glossary for Chapter 5

| ç”¨èª / Term             | æ¦‚è¦ / Description | ç¯€ / Section |
|--------------------------|--------------------|--------------|
| **RTL**                  | ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨˜è¿°ã®ä¸Šä½æŠ½è±¡ãƒ¬ãƒ™ãƒ« | [5.1](5.1_soc_design_flow.md) |
| **Netlist**              | è«–ç†ç´ å­ã¨é…ç·šã®æ¥ç¶šæƒ…å ±         | [5.1](5.1_soc_design_flow.md), [5.2](5.2_standard_cell_based_design.md) |
| **Standard Cell**        | äº‹å‰è¨­è¨ˆã•ã‚ŒãŸãƒ­ã‚¸ãƒƒã‚¯ã‚»ãƒ«ç¾¤     | [5.2](5.2_standard_cell_based_design.md) |
| **Logic Synthesis**      | RTLã‚’ã‚²ãƒ¼ãƒˆã¸å¤‰æ›ã™ã‚‹å·¥ç¨‹         | [5.2](5.2_standard_cell_based_design.md) |
| **STA**                  | ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’ä½¿ã‚ãªã„ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ | [5.3](5.3_clock_and_sta.md) |
| **Setup/Hold Violation** | ãƒ‡ãƒ¼ã‚¿ã®å®‰å®šæ¡ä»¶é•å             | [5.3](5.3_clock_and_sta.md) |
| **Slack**                | è¨±å®¹é…å»¶ã¨å®Ÿé…å»¶ã®å·®              | [5.3](5.3_clock_and_sta.md) |
| **Clock Tree Synthesis** | ã‚¯ãƒ­ãƒƒã‚¯ã‚¹ã‚­ãƒ¥ãƒ¼ã‚’æŠ‘ãˆã‚‹æ‰‹æ³•     | [5.3](5.3_clock_and_sta.md) |
| **IR Drop**              | é…ç·šæŠµæŠ—ã«ã‚ˆã‚‹é›»åœ§ä½ä¸‹            | [5.4](5.4_power_io_design.md) |
| **Decap**                | é›»æºå®‰å®šç”¨ã‚³ãƒ³ãƒ‡ãƒ³ã‚µ              | [5.4](5.4_power_io_design.md) |
| **Reset**                | åˆæœŸåŒ–ã‚’è¡Œã†å›è·¯ãƒ»ä¿¡å·            | [5.4](5.4_power_io_design.md) |
| **Pad Cell**             | å¤–éƒ¨æ¥ç¶šãƒ»ä¿è­·ã®ãŸã‚ã®ã‚»ãƒ«        | [5.4](5.4_power_io_design.md) |
| **ESD Protection**       | é™é›»æ°—ç ´å£Šã‚’é˜²ãä¿è­·å›è·¯          | [5.4](5.4_power_io_design.md) |
| **DFT**                  | ãƒ†ã‚¹ãƒˆå®¹æ˜“åŒ–è¨­è¨ˆ                 | [5.5](5.5_test_structures.md) |
| **Scan Chain**           | FFã‚’ç›´åˆ—æ¥ç¶šã—è¦³æ¸¬å¯èƒ½ã«ã™ã‚‹æ§‹é€   | [5.5](5.5_test_structures.md) |
| **JTAG**                 | ãƒ†ã‚¹ãƒˆã‚¢ã‚¯ã‚»ã‚¹è¦æ ¼ï¼ˆIEEE 1149.1ï¼‰ | [5.5](5.5_test_structures.md) |
| **BIST**                 | è‡ªå·±æ¤œæŸ»æ©Ÿæ§‹ï¼ˆMBIST, LBISTï¼‰      | [5.5](5.5_test_structures.md) |

---

## ğŸ“Œ è£œè¶³æƒ…å ±ï½œSupplement

- **Open-source EDA Tools**:  
  OpenROAD, Yosys, KLayout, Magic, Verilator, OpenSTA

- **é–¢é€£æ•™æãƒªãƒ³ã‚¯ï½œRelated Material Links**:  
  - [Sky130 PDK Docs](https://skywater-pdk.readthedocs.io)  
  - [The OpenROAD Project](https://theopenroadproject.org)  
  - [EDA Playground](https://www.edaplayground.com/)  

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
