<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\impl\gwsynthesis\Dual_LED_Controller.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\GOWIN_MCU_SONIX\VONG_LOAI\bai_3\Dual_LED_Controller\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 10 22:49:57 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2514</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>780</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_5x_pixel</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>sys_clk</td>
<td>clk_5x_pixel </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_5x_pixel </td>
<td>clk_5x_pixel</td>
<td>clk_pixel </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>61.087(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk_5x_pixel!</h4>
<h4>No timing paths to get frequency of pll_inst/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_5x_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_5x_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.667</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_5_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.327</td>
</tr>
<tr>
<td>2</td>
<td>20.667</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_4_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.327</td>
</tr>
<tr>
<td>3</td>
<td>20.667</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_3_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.327</td>
</tr>
<tr>
<td>4</td>
<td>20.667</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_2_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.327</td>
</tr>
<tr>
<td>5</td>
<td>20.667</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_1_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.327</td>
</tr>
<tr>
<td>6</td>
<td>21.673</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_25_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.964</td>
</tr>
<tr>
<td>7</td>
<td>21.705</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_22_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.932</td>
</tr>
<tr>
<td>8</td>
<td>21.824</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_7_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.170</td>
</tr>
<tr>
<td>9</td>
<td>21.824</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_6_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.170</td>
</tr>
<tr>
<td>10</td>
<td>21.824</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/count_0_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.170</td>
</tr>
<tr>
<td>11</td>
<td>21.937</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_23_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.700</td>
</tr>
<tr>
<td>12</td>
<td>22.047</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_20_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.590</td>
</tr>
<tr>
<td>13</td>
<td>22.103</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_11_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.534</td>
</tr>
<tr>
<td>14</td>
<td>22.309</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_14_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.328</td>
</tr>
<tr>
<td>15</td>
<td>22.309</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_5_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.328</td>
</tr>
<tr>
<td>16</td>
<td>22.322</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_19_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.315</td>
</tr>
<tr>
<td>17</td>
<td>22.354</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_21_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.283</td>
</tr>
<tr>
<td>18</td>
<td>22.530</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_12_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.107</td>
</tr>
<tr>
<td>19</td>
<td>22.572</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_24_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.065</td>
</tr>
<tr>
<td>20</td>
<td>22.573</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.064</td>
</tr>
<tr>
<td>21</td>
<td>22.573</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.064</td>
</tr>
<tr>
<td>22</td>
<td>22.573</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_17_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.064</td>
</tr>
<tr>
<td>23</td>
<td>22.582</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.055</td>
</tr>
<tr>
<td>24</td>
<td>22.798</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_9_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.839</td>
</tr>
<tr>
<td>25</td>
<td>22.927</td>
<td>u_clk/press_duration_1_s3/Q</td>
<td>u_clk/next_increment_time_10_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.710</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>u_clk/tick_4_s0/Q</td>
<td>u_clk/tick_4_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>u_clk/tick_25_s0/Q</td>
<td>u_clk/tick_25_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_clk/next_increment_time_7_s0/Q</td>
<td>u_clk/next_increment_time_7_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_clk/next_increment_time_10_s0/Q</td>
<td>u_clk/next_increment_time_10_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_clk/next_increment_time_20_s0/Q</td>
<td>u_clk/next_increment_time_20_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_clk/debounce_counter_0_s0/Q</td>
<td>u_clk/debounce_counter_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>led2_timer_12_s1/Q</td>
<td>led2_timer_12_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>led2_timer_17_s1/Q</td>
<td>led2_timer_17_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>led2_timer_20_s1/Q</td>
<td>led2_timer_20_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>led2_timer_25_s1/Q</td>
<td>led2_timer_25_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>led1_timer_2_s1/Q</td>
<td>led1_timer_2_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>led1_timer_3_s1/Q</td>
<td>led1_timer_3_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>timing_gen/v_count_3_s0/Q</td>
<td>timing_gen/v_count_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>timing_gen/v_count_5_s0/Q</td>
<td>timing_gen/v_count_5_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_clk/press_duration_3_s3/Q</td>
<td>u_clk/press_duration_3_s3/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u_clk/debounce_counter_17_s0/Q</td>
<td>u_clk/debounce_counter_17_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u_clk/tick_6_s0/Q</td>
<td>u_clk/tick_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u_clk/tick_11_s0/Q</td>
<td>u_clk/tick_11_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u_clk/tick_12_s0/Q</td>
<td>u_clk/tick_12_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_clk/debounce_counter_5_s0/Q</td>
<td>u_clk/debounce_counter_5_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_clk/debounce_counter_13_s0/Q</td>
<td>u_clk/debounce_counter_13_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_clk/debounce_counter_16_s0/Q</td>
<td>u_clk/debounce_counter_16_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>led1_timer_0_s3/Q</td>
<td>led1_timer_0_s3/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>led2_timer_0_s1/Q</td>
<td>led2_timer_0_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.238</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_red/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[F]</td>
<td>3.704</td>
<td>0.121</td>
<td>2.270</td>
</tr>
<tr>
<td>2</td>
<td>1.238</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_green/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[F]</td>
<td>3.704</td>
<td>0.121</td>
<td>2.270</td>
</tr>
<tr>
<td>3</td>
<td>1.238</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_blue/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[F]</td>
<td>3.704</td>
<td>0.121</td>
<td>2.270</td>
</tr>
<tr>
<td>4</td>
<td>4.935</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_blue/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[R]</td>
<td>7.407</td>
<td>0.127</td>
<td>2.270</td>
</tr>
<tr>
<td>5</td>
<td>4.935</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_green/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[R]</td>
<td>7.407</td>
<td>0.127</td>
<td>2.270</td>
</tr>
<tr>
<td>6</td>
<td>4.935</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_red/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[R]</td>
<td>7.407</td>
<td>0.127</td>
<td>2.270</td>
</tr>
<tr>
<td>7</td>
<td>34.722</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_blue/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>8</td>
<td>34.722</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_green/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>9</td>
<td>34.722</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_red/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>10</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>11</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>12</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>13</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>14</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>15</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/q_m_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>16</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/q_m_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>17</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_1_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>18</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_2_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>19</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_3_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>20</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_4_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>21</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_5_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>22</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>23</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>24</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
<tr>
<td>25</td>
<td>34.723</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.270</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>2</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>3</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>4</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>5</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>6</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/q_m_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>7</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/q_m_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>8</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_1_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>9</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_2_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>10</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_3_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>11</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_4_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>12</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_5_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>13</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>14</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>15</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>16</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>17</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>18</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>19</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>20</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/q_m_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>21</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/q_m_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>22</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_1_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>23</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_2_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>24</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_3_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>25</td>
<td>1.601</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_4_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>prev_sec_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>prev_sec_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>prev_count_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>led1_s3</td>
</tr>
<tr>
<td>5</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>led1_timer_10_s1</td>
</tr>
<tr>
<td>6</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>led2_timer_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/tick_13_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_text/chars_led[5]_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_text/chars_count[9]_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/tick_14_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>16.569</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" font-weight:bold;">u_clk/count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>u_clk/count_5_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>u_clk/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 36.045%; route: 9.983, 61.147%; tC2Q: 0.458, 2.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>16.569</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">u_clk/count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_clk/count_4_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_clk/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 36.045%; route: 9.983, 61.147%; tC2Q: 0.458, 2.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>16.569</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" font-weight:bold;">u_clk/count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>u_clk/count_3_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>u_clk/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 36.045%; route: 9.983, 61.147%; tC2Q: 0.458, 2.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>16.569</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">u_clk/count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>u_clk/count_2_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>u_clk/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 36.045%; route: 9.983, 61.147%; tC2Q: 0.458, 2.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>16.569</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" font-weight:bold;">u_clk/count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>u_clk/count_1_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>u_clk/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 36.045%; route: 9.983, 61.147%; tC2Q: 0.458, 2.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.384</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>u_clk/n505_s0/I1</td>
</tr>
<tr>
<td>15.206</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n505_s0/F</td>
</tr>
<tr>
<td>15.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>u_clk/next_increment_time_25_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>u_clk/next_increment_time_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.905, 39.462%; route: 8.600, 57.475%; tC2Q: 0.458, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][A]</td>
<td>u_clk/n1053_s0/I3</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C23[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s0/F</td>
</tr>
<tr>
<td>14.548</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_clk/n508_s0/I2</td>
</tr>
<tr>
<td>15.174</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n508_s0/F</td>
</tr>
<tr>
<td>15.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_clk/next_increment_time_22_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_clk/next_increment_time_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 38.233%; route: 8.765, 58.698%; tC2Q: 0.458, 3.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">u_clk/count_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>u_clk/count_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>u_clk/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 38.794%; route: 8.827, 58.185%; tC2Q: 0.458, 3.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">u_clk/count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_clk/count_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_clk/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 38.794%; route: 8.827, 58.185%; tC2Q: 0.458, 3.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>14.234</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_clk/n1127_s0/I3</td>
</tr>
<tr>
<td>15.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s0/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">u_clk/count_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_clk/count_0_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_clk/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 38.794%; route: 8.827, 58.185%; tC2Q: 0.458, 3.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.910</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_clk/n507_s0/I3</td>
</tr>
<tr>
<td>14.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n507_s0/F</td>
</tr>
<tr>
<td>14.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_clk/next_increment_time_23_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_clk/next_increment_time_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.115, 41.597%; route: 8.127, 55.285%; tC2Q: 0.458, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_clk/n510_s1/I1</td>
</tr>
<tr>
<td>12.478</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s1/F</td>
</tr>
<tr>
<td>13.800</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/n510_s0/I1</td>
</tr>
<tr>
<td>14.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s0/F</td>
</tr>
<tr>
<td>14.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/next_increment_time_20_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.521, 44.694%; route: 7.611, 52.164%; tC2Q: 0.458, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.744</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>u_clk/n519_s0/I1</td>
</tr>
<tr>
<td>14.776</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n519_s0/F</td>
</tr>
<tr>
<td>14.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>u_clk/next_increment_time_11_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>u_clk/next_increment_time_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.115, 42.075%; route: 7.960, 54.772%; tC2Q: 0.458, 3.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.748</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_clk/n516_s0/I1</td>
</tr>
<tr>
<td>14.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n516_s0/F</td>
</tr>
<tr>
<td>14.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_clk/next_increment_time_14_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_clk/next_increment_time_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.905, 41.212%; route: 7.965, 55.589%; tC2Q: 0.458, 3.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.748</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_clk/n525_s0/I2</td>
</tr>
<tr>
<td>14.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n525_s0/F</td>
</tr>
<tr>
<td>14.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_clk/next_increment_time_5_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_clk/next_increment_time_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.905, 41.212%; route: 7.965, 55.589%; tC2Q: 0.458, 3.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.735</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_clk/n511_s0/I1</td>
</tr>
<tr>
<td>14.557</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n511_s0/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_clk/next_increment_time_19_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_clk/next_increment_time_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.905, 41.252%; route: 7.951, 55.546%; tC2Q: 0.458, 3.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.899</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_clk/n509_s0/I1</td>
</tr>
<tr>
<td>14.525</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s0/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_clk/next_increment_time_21_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_clk/next_increment_time_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 39.970%; route: 8.116, 56.821%; tC2Q: 0.458, 3.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.250</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_clk/n518_s0/I1</td>
</tr>
<tr>
<td>14.349</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n518_s0/F</td>
</tr>
<tr>
<td>14.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_clk/next_increment_time_12_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_clk/next_increment_time_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.182, 43.822%; route: 7.467, 52.929%; tC2Q: 0.458, 3.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>10.167</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_clk/n506_s4/I2</td>
</tr>
<tr>
<td>11.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n506_s4/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_clk/n506_s1/I2</td>
</tr>
<tr>
<td>13.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n506_s1/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_clk/n506_s0/I0</td>
</tr>
<tr>
<td>14.307</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n506_s0/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_clk/next_increment_time_24_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_clk/next_increment_time_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.182, 43.952%; route: 7.425, 52.789%; tC2Q: 0.458, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_clk/n510_s1/I1</td>
</tr>
<tr>
<td>12.478</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s1/F</td>
</tr>
<tr>
<td>13.484</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>u_clk/n530_s0/I1</td>
</tr>
<tr>
<td>14.306</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n530_s0/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>u_clk/next_increment_time_0_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.311, 44.874%; route: 7.294, 51.867%; tC2Q: 0.458, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_clk/n510_s1/I1</td>
</tr>
<tr>
<td>12.478</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s1/F</td>
</tr>
<tr>
<td>13.484</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_clk/n527_s0/I1</td>
</tr>
<tr>
<td>14.306</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n527_s0/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_clk/next_increment_time_3_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_clk/next_increment_time_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.311, 44.874%; route: 7.294, 51.867%; tC2Q: 0.458, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_clk/n510_s1/I1</td>
</tr>
<tr>
<td>12.478</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s1/F</td>
</tr>
<tr>
<td>13.484</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_clk/n513_s0/I1</td>
</tr>
<tr>
<td>14.306</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n513_s0/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_clk/next_increment_time_17_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.311, 44.874%; route: 7.294, 51.867%; tC2Q: 0.458, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_clk/n510_s1/I1</td>
</tr>
<tr>
<td>12.478</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s1/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/n528_s0/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n528_s0/F</td>
</tr>
<tr>
<td>14.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.311, 44.903%; route: 7.285, 51.836%; tC2Q: 0.458, 3.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_clk/n1053_s3/I2</td>
</tr>
<tr>
<td>10.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s3/F</td>
</tr>
<tr>
<td>11.787</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_clk/n1127_s3/I1</td>
</tr>
<tr>
<td>12.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1127_s3/F</td>
</tr>
<tr>
<td>13.259</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_clk/n521_s0/I2</td>
</tr>
<tr>
<td>14.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n521_s0/F</td>
</tr>
<tr>
<td>14.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_clk/next_increment_time_9_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_clk/next_increment_time_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.905, 42.669%; route: 7.476, 54.019%; tC2Q: 0.458, 3.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_clk/press_duration_1_s3/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_clk/press_duration_1_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>u_clk/n284_s0/I0</td>
</tr>
<tr>
<td>4.285</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>4.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>4.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>4.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>4.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>4.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>4.570</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>4.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>4.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>4.741</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>4.798</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>4.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>4.912</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>4.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>5.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>5.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>5.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>5.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>5.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>5.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>5.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>5.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>u_clk/n308_s0/CIN</td>
</tr>
<tr>
<td>5.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n308_s0/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_clk/n1053_s6/I2</td>
</tr>
<tr>
<td>8.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1053_s6/F</td>
</tr>
<tr>
<td>10.167</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_clk/n506_s4/I2</td>
</tr>
<tr>
<td>11.228</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n506_s4/F</td>
</tr>
<tr>
<td>11.649</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][B]</td>
<td>u_clk/n512_s1/I2</td>
</tr>
<tr>
<td>12.710</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C28[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n512_s1/F</td>
</tr>
<tr>
<td>13.130</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/n520_s0/I2</td>
</tr>
<tr>
<td>13.952</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n520_s0/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/next_increment_time_10_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.302, 45.965%; route: 6.950, 50.692%; tC2Q: 0.458, 3.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>u_clk/tick_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_4_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>u_clk/n669_s2/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n669_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>u_clk/tick_4_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>u_clk/tick_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_clk/tick_25_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_25_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_clk/n648_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n648_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_clk/tick_25_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_clk/tick_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/n528_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n528_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_clk/next_increment_time_7_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_7_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_clk/n523_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n523_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_clk/next_increment_time_7_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_clk/next_increment_time_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/next_increment_time_10_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_10_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/n520_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n520_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/next_increment_time_10_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/next_increment_time_20_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_20_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/n510_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/next_increment_time_20_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>u_clk/debounce_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>u_clk/n44_s3/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n44_s3/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>u_clk/debounce_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>u_clk/debounce_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led2_timer_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led2_timer_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>led2_timer_12_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">led2_timer_12_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>n352_s4/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n352_s4/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">led2_timer_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>led2_timer_12_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>led2_timer_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led2_timer_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led2_timer_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>led2_timer_17_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">led2_timer_17_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>n347_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">n347_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">led2_timer_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>led2_timer_17_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>led2_timer_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led2_timer_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led2_timer_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>led2_timer_20_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">led2_timer_20_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>n344_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n344_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">led2_timer_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>led2_timer_20_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>led2_timer_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led2_timer_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led2_timer_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>led2_timer_25_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">led2_timer_25_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>n339_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">n339_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">led2_timer_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>led2_timer_25_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>led2_timer_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led1_timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led1_timer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>led1_timer_2_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">led1_timer_2_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>n206_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">n206_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">led1_timer_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>led1_timer_2_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>led1_timer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led1_timer_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led1_timer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>led1_timer_3_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">led1_timer_3_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>n205_s2/I2</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">n205_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">led1_timer_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>led1_timer_3_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>led1_timer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>timing_gen/v_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timing_gen/v_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>timing_gen/v_count_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">timing_gen/v_count_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>timing_gen/n36_s2/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">timing_gen/n36_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">timing_gen/v_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>timing_gen/v_count_3_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>timing_gen/v_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>timing_gen/v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timing_gen/v_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>timing_gen/v_count_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">timing_gen/v_count_5_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>timing_gen/n34_s2/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">timing_gen/n34_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">timing_gen/v_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>timing_gen/v_count_5_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>timing_gen/v_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/press_duration_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/press_duration_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_clk/press_duration_3_s3/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_clk/press_duration_3_s3/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_clk/n217_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n217_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_clk/press_duration_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_clk/press_duration_3_s3/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_clk/press_duration_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_clk/debounce_counter_17_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_17_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_clk/n27_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n27_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_clk/debounce_counter_17_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_clk/debounce_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_clk/tick_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_clk/n667_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n667_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_clk/tick_6_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_clk/tick_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_clk/tick_11_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_11_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_clk/n662_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n662_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_clk/tick_11_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_clk/tick_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_clk/tick_12_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_12_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_clk/n661_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n661_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_clk/tick_12_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_clk/tick_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_clk/debounce_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_5_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_clk/n39_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n39_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_clk/debounce_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_clk/debounce_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_clk/debounce_counter_13_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C28[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_13_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_clk/n31_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n31_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_clk/debounce_counter_13_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>u_clk/debounce_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_clk/debounce_counter_16_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_16_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_clk/n28_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n28_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_clk/debounce_counter_16_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led1_timer_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led1_timer_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>led1_timer_0_s3/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">led1_timer_0_s3/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>n208_s6/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">n208_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">led1_timer_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>led1_timer_0_s3/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>led1_timer_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>led2_timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led2_timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>led2_timer_0_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">led2_timer_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>n364_s3/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n364_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">led2_timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>led2_timer_0_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>led2_timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">tmds_serdes_red/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">tmds_serdes_green/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">tmds_serdes_blue/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">tmds_serdes_blue/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">tmds_serdes_green/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">tmds_serdes_red/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">tmds_serdes_blue/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue/PCLK</td>
</tr>
<tr>
<td>37.234</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">tmds_serdes_green/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green/PCLK</td>
</tr>
<tr>
<td>37.234</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">tmds_serdes_red/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red/PCLK</td>
</tr>
<tr>
<td>37.234</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>enc_blue/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>enc_blue/dout_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>enc_blue/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" font-weight:bold;">enc_blue/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>enc_blue/dout_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>enc_blue/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>enc_blue/dout_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>enc_blue/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">enc_blue/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>enc_blue/dout_9_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>enc_blue/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/q_m_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">enc_blue/q_m_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>enc_blue/q_m_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>enc_blue/q_m_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/q_m_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">enc_blue/q_m_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>enc_blue/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>enc_blue/q_m_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>enc_blue/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">enc_blue/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>enc_blue/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>enc_blue/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>enc_blue/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>enc_blue/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>enc_blue/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">enc_blue/cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>enc_blue/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>enc_green/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>enc_green/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">enc_green/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>enc_green/dout_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>enc_green/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 79.812%; tC2Q: 0.458, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>enc_blue/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>enc_blue/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>enc_blue/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" font-weight:bold;">enc_blue/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>enc_blue/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>enc_blue/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>enc_blue/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>enc_blue/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">enc_blue/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>enc_blue/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>enc_blue/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/q_m_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">enc_blue/q_m_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>enc_blue/q_m_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>enc_blue/q_m_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/q_m_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">enc_blue/q_m_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>enc_blue/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>enc_blue/q_m_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>enc_blue/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">enc_blue/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>enc_blue/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>enc_blue/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>enc_blue/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>enc_blue/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>enc_blue/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">enc_blue/cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>enc_blue/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>enc_green/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>enc_green/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">enc_green/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>enc_green/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>enc_green/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">enc_green/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>enc_green/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>enc_green/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td style=" font-weight:bold;">enc_green/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>enc_green/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>enc_green/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">enc_green/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>enc_green/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>enc_green/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/q_m_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td style=" font-weight:bold;">enc_green/q_m_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>enc_green/q_m_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>enc_green/q_m_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/q_m_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">enc_green/q_m_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>enc_green/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>enc_green/q_m_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>enc_green/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>enc_green/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>enc_green/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>enc_green/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>enc_green/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>enc_green/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>269</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">enc_green/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>327</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>enc_green/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>enc_green/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prev_sec_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>prev_sec_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>prev_sec_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prev_sec_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>prev_sec_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>prev_sec_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prev_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>prev_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>prev_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>led1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>led1_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led1_timer_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>led1_timer_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>led1_timer_10_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led2_timer_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>led2_timer_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>led2_timer_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/tick_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/tick_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/tick_13_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_text/chars_led[5]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_text/chars_led[5]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_text/chars_led[5]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_text/chars_count[9]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_text/chars_count[9]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_text/chars_count[9]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/tick_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/tick_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/tick_14_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>327</td>
<td>clk_pixel</td>
<td>1.238</td>
<td>0.659</td>
</tr>
<tr>
<td>52</td>
<td>row[1]</td>
<td>27.232</td>
<td>1.848</td>
</tr>
<tr>
<td>51</td>
<td>row[2]</td>
<td>27.412</td>
<td>1.832</td>
</tr>
<tr>
<td>51</td>
<td>de</td>
<td>27.575</td>
<td>3.772</td>
</tr>
<tr>
<td>50</td>
<td>row[0]</td>
<td>27.024</td>
<td>2.795</td>
</tr>
<tr>
<td>43</td>
<td>char_code[1]</td>
<td>26.889</td>
<td>4.464</td>
</tr>
<tr>
<td>38</td>
<td>char_code[0]</td>
<td>28.043</td>
<td>1.832</td>
</tr>
<tr>
<td>30</td>
<td>btn_pressed</td>
<td>26.505</td>
<td>1.840</td>
</tr>
<tr>
<td>29</td>
<td>n126_2</td>
<td>28.171</td>
<td>1.924</td>
</tr>
<tr>
<td>27</td>
<td>char_code[2]</td>
<td>28.977</td>
<td>2.326</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C33</td>
<td>76.39%</td>
</tr>
<tr>
<td>R8C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R12C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C27</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 37.037 [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_5x_pixel -source [get_ports {clk}] -master_clock sys_clk -multiply_by 5 -divide_by 1 [get_nets {clk_5x_pixel}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_5x_pixel}] -master_clock clk_5x_pixel -divide_by 5 [get_nets {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sys_clk}] -group [get_clocks {clk_pixel clk_5x_pixel}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
