// Seed: 1725916340
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_1 = 0;
  output tri id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd5,
    parameter id_4 = 32'd28
) (
    _id_1,
    _id_2,
    id_3
);
  output reg id_3;
  inout wire _id_2;
  input wire _id_1;
  assign id_3 = -1;
  always
  fork
    _id_4;
    begin : LABEL_0
      #id_5;
      wait (1);
      $clog2(52);
      ;
      id_3 <= -1'b0;
    end
  join : SymbolIdentifier
  tri0 [id_4  !=  id_2 : id_1] id_6 = -1;
  logic id_7;
  uwire id_8 = "" ==? -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8
  );
endmodule
