// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_ram) {
        ram[0] = "0b10111101010001110101101010000110";
        ram[1] = "0b10111111001000111001100110100010";
        ram[2] = "0b10111110010010101011100111111111";
        ram[3] = "0b10111100101101010100110100000100";
        ram[4] = "0b00111111000110100011110110010110";
        ram[5] = "0b00111110111110010110001010011100";
        ram[6] = "0b00111111000010010110100100010010";
        ram[7] = "0b00111111000100001101110011011101";
        ram[8] = "0b00111111010011000101000101001010";
        ram[9] = "0b01000000001110101110001111000000";
        ram[10] = "0b00111110101001001011101100100111";
        ram[11] = "0b00111110000100110110111011100100";
        ram[12] = "0b10111110011011100111001000100001";
        ram[13] = "0b10111110111011000011000001101111";
        ram[14] = "0b00111101111000110110110010101110";
        ram[15] = "0b00111110110101011001011000101110";
        ram[16] = "0b00111111001000000111011101110101";
        ram[17] = "0b00111111010101111100011001101111";
        ram[18] = "0b00111110100111111100111001111010";
        ram[19] = "0b00111101011001001110010001011100";
        ram[20] = "0b00111101110011000001101111101111";
        ram[21] = "0b00111110100011000011111101101100";
        ram[22] = "0b10111110111110011110110100010010";
        ram[23] = "0b10111101111101101101110000111100";
        ram[24] = "0b00111100100100000100001100101010";
        ram[25] = "0b00111101111111111110111010100100";
        ram[26] = "0b00111110100001000110011110011001";
        ram[27] = "0b10111110010011010110100001010010";
        ram[28] = "0b10111110110011100011110101001101";
        ram[29] = "0b00111111100000011101111000010010";
        ram[30] = "0b00111111100010010101001011000011";
        ram[31] = "0b10111110110101010010100001101110";
        ram[32] = "0b10111101101001000010001010001100";
        ram[33] = "0b10111110101000111110111111001110";
        ram[34] = "0b00111110101001000100001011011001";
        ram[35] = "0b10111110000101010110110110111010";
        ram[36] = "0b10111110101111001110010011101000";
        ram[37] = "0b10111101100010100111110011101110";
        ram[38] = "0b10111111001100110110001001011001";
        ram[39] = "0b10111111101101100000110010101000";
        ram[40] = "0b10111111010000011001110101010101";
        ram[41] = "0b00111110011101100011011011100110";
        ram[42] = "0b10111110100010000100101101011111";
        ram[43] = "0b10111110101001111011110101010111";
        ram[44] = "0b00111111011001110010111110010001";
        ram[45] = "0b10111100100001110110001000111001";
        ram[46] = "0b10111100111101000110100111001110";
        ram[47] = "0b10111110011110111001010011111110";
        ram[48] = "0b10111111100010011111010000110011";
        ram[49] = "0b10111111111101010001000110000011";
        ram[50] = "0b00111111100101010011000100001101";
        ram[51] = "0b10111110011100000111000000110011";
        ram[52] = "0b10111101001111110000000111000000";
        ram[53] = "0b10111101010010100001000111001110";
        ram[54] = "0b00111111010101101000011010111111";
        ram[55] = "0b10111101010111100111110110111000";
        ram[56] = "0b00111110011001111111100011010010";
        ram[57] = "0b10111110100110100011001010011001";
        ram[58] = "0b10111101110001100110001100011000";
        ram[59] = "0b00111111010011111011011011000011";
        ram[60] = "0b00111110100101110010000011111001";
        ram[61] = "0b00111111001100110111110101001111";
        ram[62] = "0b10111101101101010110111000100101";
        ram[63] = "0b10111110000001001110000110110111";
        ram[64] = "0b00111101000010000110010110111000";
        ram[65] = "0b10111110100101001101100000110000";
        ram[66] = "0b00111101000011011000111111100010";
        ram[67] = "0b00111110101100110101100010011001";
        ram[68] = "0b00111111010011010000100100101101";
        ram[69] = "0b10111111101101110101101100100101";
        ram[70] = "0b10111110110000110100001111010110";
        ram[71] = "0b00111111001010010001101101100011";
        ram[72] = "0b00111110010100110111101000011001";
        ram[73] = "0b10111110101111011001000010101010";
        ram[74] = "0b10111110000010000111011000000010";
        ram[75] = "0b00111110011011101101100010010011";
        ram[76] = "0b00111110111000010111000111011111";
        ram[77] = "0b00111111011000111101001000100000";
        ram[78] = "0b00111111001000111101010100101101";
        ram[79] = "0b00111110000111000100100111000000";
        ram[80] = "0b00111111001101010001001110111100";
        ram[81] = "0b00111110110000010111110000011011";
        ram[82] = "0b00111110100100101000011110111111";
        ram[83] = "0b00111110001100111001010101010011";
        ram[84] = "0b00111110100100101100100111110101";
        ram[85] = "0b00111110111111101100001111111110";
        ram[86] = "0b00111110100010000001101110010101";
        ram[87] = "0b00111110111000011011111011111010";
        ram[88] = "0b10111110000011101101111110011010";
        ram[89] = "0b10111111100101000100001011001011";
        ram[90] = "0b00111111101110010101000010011111";
        ram[91] = "0b00111111000101111010010000000101";
        ram[92] = "0b00111111100100000100110000100101";
        ram[93] = "0b00111111101111110001000011011010";
        ram[94] = "0b00111111010101010100100101011000";
        ram[95] = "0b00111110101011110010001111110100";
        ram[96] = "0b10111101101011001100111101101111";
        ram[97] = "0b00111110111110111110110001111111";
        ram[98] = "0b10111110111111101011011000100110";
        ram[99] = "0b11000000000000000111101110000111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_ram("nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27() {
    delete meminst;
}


};//endmodule
#endif
