

================================================================
== Synthesis Summary Report of 'systolic_array'
================================================================
+ General Information: 
    * Date:           Mon Oct 28 14:11:55 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        miniproject2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu5p-flva2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+------------+-----+
    |                                Modules                                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |            |     |
    |                                & Loops                                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+------------+-----+
    |+ systolic_array                                                       |     -|  4.03|      197|  1.970e+03|         -|      198|     -|        no|     -|  1 (~0%)|  859 (~0%)|  1874 (~0%)|    -|
    | + grp_systolic_array_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_732  |     -|  5.22|       18|    180.000|         -|       18|     -|        no|     -|        -|  525 (~0%)|  1339 (~0%)|    -|
    |  o VITIS_LOOP_17_1_VITIS_LOOP_18_2                                    |     -|  7.30|       16|    160.000|         1|        1|    16|       yes|     -|        -|          -|           -|    -|
    | + grp_systolic_array_Pipeline_VITIS_LOOP_27_5_fu_848                  |     -|  5.65|        8|     80.000|         -|        8|     -|        no|     -|  1 (~0%)|   28 (~0%)|   205 (~0%)|    -|
    |  o VITIS_LOOP_27_5                                                    |     -|  7.30|        6|     60.000|         4|        1|     4|       yes|     -|        -|          -|           -|    -|
    | o VITIS_LOOP_25_3_VITIS_LOOP_26_4                                     |     -|  7.30|      176|  1.760e+03|        11|        -|    16|        no|     -|        -|          -|           -|    -|
    +-----------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A_0_0     | ap_none | 16       |
| A_0_1     | ap_none | 16       |
| A_0_2     | ap_none | 16       |
| A_0_3     | ap_none | 16       |
| A_1_0     | ap_none | 16       |
| A_1_1     | ap_none | 16       |
| A_1_2     | ap_none | 16       |
| A_1_3     | ap_none | 16       |
| A_2_0     | ap_none | 16       |
| A_2_1     | ap_none | 16       |
| A_2_2     | ap_none | 16       |
| A_2_3     | ap_none | 16       |
| A_3_0     | ap_none | 16       |
| A_3_1     | ap_none | 16       |
| A_3_2     | ap_none | 16       |
| A_3_3     | ap_none | 16       |
| B_0_0     | ap_none | 16       |
| B_0_1     | ap_none | 16       |
| B_0_2     | ap_none | 16       |
| B_0_3     | ap_none | 16       |
| B_1_0     | ap_none | 16       |
| B_1_1     | ap_none | 16       |
| B_1_2     | ap_none | 16       |
| B_1_3     | ap_none | 16       |
| B_2_0     | ap_none | 16       |
| B_2_1     | ap_none | 16       |
| B_2_2     | ap_none | 16       |
| B_2_3     | ap_none | 16       |
| B_3_0     | ap_none | 16       |
| B_3_1     | ap_none | 16       |
| B_3_2     | ap_none | 16       |
| B_3_3     | ap_none | 16       |
| C_0_0     | ap_none | 16       |
| C_0_1     | ap_none | 16       |
| C_0_2     | ap_none | 16       |
| C_0_3     | ap_none | 16       |
| C_1_0     | ap_none | 16       |
| C_1_1     | ap_none | 16       |
| C_1_2     | ap_none | 16       |
| C_1_3     | ap_none | 16       |
| C_2_0     | ap_none | 16       |
| C_2_1     | ap_none | 16       |
| C_2_2     | ap_none | 16       |
| C_2_3     | ap_none | 16       |
| C_3_0     | ap_none | 16       |
| C_3_1     | ap_none | 16       |
| C_3_2     | ap_none | 16       |
| C_3_3     | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A        | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| B        | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| C        | out       | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Name      | HW Type |
+----------+--------------+---------+
| A        | A_0_0        | port    |
| A        | A_0_1        | port    |
| A        | A_0_2        | port    |
| A        | A_0_3        | port    |
| A        | A_1_0        | port    |
| A        | A_1_1        | port    |
| A        | A_1_2        | port    |
| A        | A_1_3        | port    |
| A        | A_2_0        | port    |
| A        | A_2_1        | port    |
| A        | A_2_2        | port    |
| A        | A_2_3        | port    |
| A        | A_3_0        | port    |
| A        | A_3_1        | port    |
| A        | A_3_2        | port    |
| A        | A_3_3        | port    |
| B        | B_0_0        | port    |
| B        | B_0_1        | port    |
| B        | B_0_2        | port    |
| B        | B_0_3        | port    |
| B        | B_1_0        | port    |
| B        | B_1_1        | port    |
| B        | B_1_2        | port    |
| B        | B_1_3        | port    |
| B        | B_2_0        | port    |
| B        | B_2_1        | port    |
| B        | B_2_2        | port    |
| B        | B_2_3        | port    |
| B        | B_3_0        | port    |
| B        | B_3_1        | port    |
| B        | B_3_2        | port    |
| B        | B_3_3        | port    |
| C        | C_0_0        | port    |
| C        | C_0_0_ap_vld | port    |
| C        | C_0_1        | port    |
| C        | C_0_1_ap_vld | port    |
| C        | C_0_2        | port    |
| C        | C_0_2_ap_vld | port    |
| C        | C_0_3        | port    |
| C        | C_0_3_ap_vld | port    |
| C        | C_1_0        | port    |
| C        | C_1_0_ap_vld | port    |
| C        | C_1_1        | port    |
| C        | C_1_1_ap_vld | port    |
| C        | C_1_2        | port    |
| C        | C_1_2_ap_vld | port    |
| C        | C_1_3        | port    |
| C        | C_1_3_ap_vld | port    |
| C        | C_2_0        | port    |
| C        | C_2_0_ap_vld | port    |
| C        | C_2_1        | port    |
| C        | C_2_1_ap_vld | port    |
| C        | C_2_2        | port    |
| C        | C_2_2_ap_vld | port    |
| C        | C_2_3        | port    |
| C        | C_2_3_ap_vld | port    |
| C        | C_3_0        | port    |
| C        | C_3_0_ap_vld | port    |
| C        | C_3_1        | port    |
| C        | C_3_1_ap_vld | port    |
| C        | C_3_2        | port    |
| C        | C_3_2_ap_vld | port    |
| C        | C_3_3        | port    |
| C        | C_3_3_ap_vld | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================

