\section{S\+D\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{structSDIO__TypeDef}\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}


SD host Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+O\+W\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+L\+K\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+RG}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+MD}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ R\+E\+S\+P\+C\+MD}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ R\+E\+S\+P1}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ R\+E\+S\+P2}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ R\+E\+S\+P3}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ R\+E\+S\+P4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+T\+I\+M\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+L\+EN}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+C\+T\+RL}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ D\+C\+O\+U\+NT}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ S\+TA}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M\+A\+SK}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0} [2]
\item 
\+\_\+\+\_\+I uint32\+\_\+t \textbf{ F\+I\+F\+O\+C\+NT}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1} [13]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+I\+FO}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
SD host Interface. 

Definition at line \textbf{ 821} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structSDIO__TypeDef_a07d4e63efcbde252c667e64a8d818aa9}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!A\+RG@{A\+RG}}
\index{A\+RG@{A\+RG}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{A\+RG}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+RG}

S\+D\+IO argument register, Address offset\+: 0x08 

Definition at line \textbf{ 825} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_aa94197378e20fc739d269be49d9c5d40}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+L\+K\+CR@{C\+L\+K\+CR}}
\index{C\+L\+K\+CR@{C\+L\+K\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{C\+L\+K\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+L\+K\+CR}

S\+DI clock control register, Address offset\+: 0x04 

Definition at line \textbf{ 824} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_adcf812cbe5147d300507d59d4a55935d}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{C\+MD}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+MD}

S\+D\+IO command register, Address offset\+: 0x0C 

Definition at line \textbf{ 826} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a4273e2b5aeb7bdf1006909b1a2b59bc8}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}}
\index{D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{D\+C\+O\+U\+NT}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t D\+C\+O\+U\+NT}

S\+D\+IO data counter register, Address offset\+: 0x30 

Definition at line \textbf{ 835} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a96a3d1a050982fccc23c2e6dbe0de068}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+T\+RL@{D\+C\+T\+RL}}
\index{D\+C\+T\+RL@{D\+C\+T\+RL}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{D\+C\+T\+RL}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+C\+T\+RL}

S\+D\+IO data control register, Address offset\+: 0x2C 

Definition at line \textbf{ 834} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a612edc78d2fa6288392f8ea32c36f7fb}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+L\+EN@{D\+L\+EN}}
\index{D\+L\+EN@{D\+L\+EN}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{D\+L\+EN}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+L\+EN}

S\+D\+IO data length register, Address offset\+: 0x28 

Definition at line \textbf{ 833} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a1dd219eaeee8d9def822da843028bd02}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}}
\index{D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{D\+T\+I\+M\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+T\+I\+M\+ER}

S\+D\+IO data timer register, Address offset\+: 0x24 

Definition at line \textbf{ 832} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a68bef1da5fd164cf0f884b4209670dc8}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+FO@{F\+I\+FO}}
\index{F\+I\+FO@{F\+I\+FO}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{F\+I\+FO}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+I\+FO}

S\+D\+IO data F\+I\+FO register, Address offset\+: 0x80 

Definition at line \textbf{ 842} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_ab27b78e19f487c845437c29812eecca7}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}}
\index{F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{F\+I\+F\+O\+C\+NT}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t F\+I\+F\+O\+C\+NT}

S\+D\+IO F\+I\+FO counter register, Address offset\+: 0x48 

Definition at line \textbf{ 840} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{I\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+CR}

S\+D\+IO interrupt clear register, Address offset\+: 0x38 

Definition at line \textbf{ 837} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a5c955643593b4aedbe9f84f054d26522}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{M\+A\+SK}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M\+A\+SK}

S\+D\+IO mask register, Address offset\+: 0x3C 

Definition at line \textbf{ 838} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a65bff76f3af24c37708a1006d54720c7}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!P\+O\+W\+ER@{P\+O\+W\+ER}}
\index{P\+O\+W\+ER@{P\+O\+W\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{P\+O\+W\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+O\+W\+ER}

S\+D\+IO power control register, Address offset\+: 0x00 

Definition at line \textbf{ 823} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_af2c92c7cb13569aaff6b4f5a25de5056}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x40-\/0x44 

Definition at line \textbf{ 839} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a7de5924e16c39a869739dbb174f62fce}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x4\+C-\/0x7C 

Definition at line \textbf{ 841} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a7b0ee0dc541683266dfab6335abca891}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P1@{R\+E\+S\+P1}}
\index{R\+E\+S\+P1@{R\+E\+S\+P1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+P1}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t R\+E\+S\+P1}

S\+D\+IO response 1 register, Address offset\+: 0x14 

Definition at line \textbf{ 828} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a4d99c78dffdb6e81e8f6b7abec263419}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P2@{R\+E\+S\+P2}}
\index{R\+E\+S\+P2@{R\+E\+S\+P2}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+P2}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t R\+E\+S\+P2}

S\+D\+IO response 2 register, Address offset\+: 0x18 

Definition at line \textbf{ 829} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a3da04fbdd44f48a1840e5e0a6295f3cf}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P3@{R\+E\+S\+P3}}
\index{R\+E\+S\+P3@{R\+E\+S\+P3}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+P3}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t R\+E\+S\+P3}

S\+D\+IO response 3 register, Address offset\+: 0x1C 

Definition at line \textbf{ 830} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_ac760383de212de696f504e744c6fca7e}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P4@{R\+E\+S\+P4}}
\index{R\+E\+S\+P4@{R\+E\+S\+P4}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+P4}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t R\+E\+S\+P4}

S\+D\+IO response 4 register, Address offset\+: 0x20 

Definition at line \textbf{ 831} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_aad371db807e2db4a2edf05b3f2f4b6cd}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}}
\index{R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+P\+C\+MD}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t R\+E\+S\+P\+C\+MD}

S\+D\+IO command response register, Address offset\+: 0x10 

Definition at line \textbf{ 827} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSDIO__TypeDef_a7520cdf6f3df68c2f147bdd87fb8a96f}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!S\+TA@{S\+TA}}
\index{S\+TA@{S\+TA}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{S\+TA}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint32\+\_\+t S\+TA}

S\+D\+IO status register, Address offset\+: 0x34 

Definition at line \textbf{ 836} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
