---
title: "Chapter05_MicroElectronics"
excerpt: "ì „ìíšŒë¡œ Chap05 Bipolar Amplifiers"

categories:
  - MicroElectronics
tags:
  - [MicroElectronics]

permalink: /categories/MicroElectronics/Chapter05_MicroElectronics__

toc: true
toc_sticky: true

date: 2025-05-12
last_modified_at: 2025-05-12
---

# Chapter 5. Bipolar Amplifiers

## 5.1 General Considerations
- Amplifier basics
- Input and Output Impedance
- Measurement of I/O Impedance
- Impedances seen at terminals of a transistor

## 5.2 Operating Point Analysis and Design
- Biasing and small-signal analysis
- Bad biasing examples
- Biasing with base resistor
- Improved biasing with resistive divider
- Emitter degeneration biasing
- Self-biasing technique
- Design procedure
- PNP biasing techniques

## 5.3 Bipolar Amplifier Topologies
- Possible amplifier topologies
- Common-Emitter (CE) topology
  - Voltage gain, input/output impedance
  - Early effect
  - Emitter degeneration
- Common-Base (CB) topology
  - Voltage gain, input/output impedance
  - Biasing, impedance matching
- Emitter Follower (Common-Collector)
  - Voltage buffer characteristics
  - Input/output impedance
  - Emitter follower with biasing

## 5.4 Summary and Additional Examples
- Summary of amplifier properties
- Thevenin equivalent analysis
- Example circuits

## 5.5 Chapter Summary
- Key points recap



# 5.1 General Considerations

## âœ… ì£¼ìš” ê°œë… íë¦„
Bipolar Amplifierì˜ ê¸°ë³¸ ë™ì‘ ì›ë¦¬ì™€ ì„¤ê³„ ê³ ë ¤ ìš”ì†Œ, ì…ë ¥/ì¶œë ¥ ì„í”¼ë˜ìŠ¤ ê°œë… ë° ì¸¡ì • ë°©ë²•ì„ ì†Œê°œí•œë‹¤.  
íŠ¸ëœì§€ìŠ¤í„°ì˜ ë‹¨ìë³„ ì„í”¼ë˜ìŠ¤ë¥¼ ì •ì˜í•˜ê³  ì‹¤ì œ íšŒë¡œ ì„¤ê³„ì— í•„ìš”í•œ íŠ¹ì„±ì„ ì •ë¦¬í•œë‹¤.

---

## âœ… ê°œë…ê³¼ ìˆ˜ì‹ ì •ë¦¬

### ğŸ¯ Amplifier (ì¦í­ê¸°)
- **ì •ì˜**: ì…ë ¥ ì‹ í˜¸ (V ë˜ëŠ” I)ë¥¼ ì¦í­í•˜ì—¬ ì¶œë ¥í•˜ëŠ” íšŒë¡œ.
- **êµ¬ì„±**: Voltage-controlled current source + Load resistor
- **ì„¤ê³„ ê³ ë ¤ì‚¬í•­**
  - ì „ë ¥ ì†Œëª¨ (power dissipation)
  - ì†ë„ (speed)
  - ì¡ìŒ (noise)
  - ì…ë ¥/ì¶œë ¥ ì„í”¼ë˜ìŠ¤ (I/O impedances)

---

### ğŸ¯ Ideal Voltage Amplifier
1. **ì…ë ¥ ì„í”¼ë˜ìŠ¤**  
â†’ ì´ì „ stageì˜ ì‹ í˜¸ë¥¼ ë°©í•´í•˜ì§€ ì•Šë„ë¡ ë§¤ìš° ì»¤ì•¼ í•¨  
$$ Z_{in} = \infty $$

2. **ì¶œë ¥ ì„í”¼ë˜ìŠ¤**  
â†’ ì–´ë–¤ load impedanceì—ë„ ì¼ì •í•œ ì‹ í˜¸ë¥¼ ì „ë‹¬í•˜ë ¤ë©´ ë§¤ìš° ì‘ì•„ì•¼ í•¨  
$$ Z_{out} = 0 $$

---

### ğŸ¯ Impedance Measurement (ì…ì¶œë ¥ ì„í”¼ë˜ìŠ¤ ì¸¡ì • ë°©ë²•)
1. **ì…ë ¥ ì„í”¼ë˜ìŠ¤ ì¸¡ì •**  
ì¶œë ¥ open â†’ test ì „ì•• ì†ŒìŠ¤ë¥¼ ì…ë ¥ì— ì—°ê²° í›„ ì¸¡ì •
$$ Z_{in} = \frac{v_x}{i_x} $$

2. **ì¶œë ¥ ì„í”¼ë˜ìŠ¤ ì¸¡ì •**  
ì…ë ¥ short â†’ test ì „ì•• ì†ŒìŠ¤ë¥¼ ì¶œë ¥ì— ì—°ê²° í›„ ì¸¡ì •
$$ Z_{out} = \frac{v_x}{i_x} $$

---

### ğŸ¯ Impedance Seen at a Node
- íŠ¹ì • ë…¸ë“œì— test voltage sourceë¥¼ ì—°ê²° â†’ impedance ê³„ì‚°
- AC ground ê¸°ì¤€ìœ¼ë¡œ single-ended ì¸¡ì •

---

### ğŸ¯ Transistor Terminalsì—ì„œ ë³¸ ì„í”¼ë˜ìŠ¤
(Forward Active Region, Early effect ë¬´ì‹œ)
1. **Base (Emitter grounded)**  
$$ Z_{in} = r_{\pi} = \frac{\beta V_T}{I_C} $$

2. **Collector (Emitter grounded)**  
$$ Z_{out} = r_O $$

3. **Emitter (Base grounded)**  
$$ Z_{in} = \frac{1}{g_m} = \frac{V_T}{I_C} $$

---

## âœ… ì •ë¦¬ í¬ì¸íŠ¸
- ì „ì•• ì¦í­ê¸°ì—ì„œëŠ” **ì…ë ¥ ì„í”¼ë˜ìŠ¤ëŠ” í¬ê³ ** $$ (Z_{in} \to \infty) $$, **ì¶œë ¥ ì„í”¼ë˜ìŠ¤ëŠ” ì‘ì•„ì•¼ í•œë‹¤** $$ (Z_{out} \to 0) $$
- íŠ¸ëœì§€ìŠ¤í„°ì—ì„œ ê° ë‹¨ìë³„ small-signal ëª¨ë¸ì„ í†µí•´ ì…ë ¥/ì¶œë ¥ ì„í”¼ë˜ìŠ¤ë¥¼ ì •ì˜í•œë‹¤.



# 5.2 Operating Point Analysis and Design

## âœ… ì£¼ìš” ê°œë… íë¦„
Bipolar Transistorê°€ ì¦í­ê¸°ë¡œ ë™ì‘í•˜ê¸° ìœ„í•´ì„œëŠ” **ì ì ˆí•œ Biasing (ë™ì‘ì  ì„¤ì •)**ì´ í•„ìˆ˜.  
ì˜ëª»ëœ biasing â†’ ì¦í­ ë¶ˆê°€ â†’ íšŒë¡œ ì„¤ê³„ ì‹œ ë°˜ë“œì‹œ ì ì ˆí•œ bias íšŒë¡œ êµ¬ì„± í•„ìš”.  
ë³¸ íŒŒíŠ¸ëŠ” biasing ë°©ë²•ê³¼ small-signal analysis ê³¼ì •ì„ ë‹¤ë£¬ë‹¤.

---

## âœ… ê°œë…ê³¼ ìˆ˜ì‹ ì •ë¦¬

### ğŸ¯ Biasing (ë™ì‘ì  ì„¤ì •)
- **Active mode ìœ ì§€ í•„ìš”**
  - Base-Emitter: Forward biased
  - Base-Collector: Reverse biased
- **Small-Signal ParametersëŠ” I_Cì— ì˜í•´ ê²°ì •**
  - $$ g_m = \frac{I_C}{V_T} $$
  - $$ r_{\pi} = \frac{\beta V_T}{I_C} $$
  - $$ r_O = \frac{V_A}{I_C} $$

---

### ğŸ¯ Amplifier Analysis ìˆœì„œ
1. **DC Analysis**  
â†’ Active/Saturation ìƒíƒœ í™•ì¸, small-signal parameter ê³„ì‚°  
2. **Small-Signal Analysis**  
â†’ Small-signal ì…ë ¥ì— ëŒ€í•œ ë°˜ì‘, voltage gain, I/O impedance ê³„ì‚°

---

### ğŸ¯ Bad Biasing Examples
(ì˜ˆì‹œë¡œ ì˜ëª»ëœ biasingì˜ ë¬¸ì œì ì„ ë³´ì—¬ì¤Œ)
- DC bias current ì—†ìŒ â†’ transconductance (g_m) ì¡´ì¬ X â†’ ì¦í­ ë¶ˆê°€
- Baseë¥¼ Vccì— ì—°ê²° â†’ ë§ˆì´í¬ ì‹ í˜¸ê°€ power supplyë¡œ short â†’ ì‹ í˜¸ ì „ë‹¬ ë¶ˆê°€

---

### ğŸ¯ Biasing with Base Resistor
- Î² ë³€í™”ì— ë§¤ìš° ë¯¼ê°
$$ I_B = \frac{V_{CC} - V_{BE}}{R_B} $$
$$ I_C = \beta I_B = \beta \frac{V_{CC} - V_{BE}}{R_B} $$

---

### ğŸ¯ Resistive Divider Biasing (Improved Biasing)
- **Base Voltage**
$$ V_X = \frac{R_2}{R_1 + R_2} V_{CC} $$
- **Collector Current**
$$ I_C = I_S e^{\left(\frac{V_X}{V_T}\right)} $$
(ë‹¨, IBëŠ” ë§¤ìš° ì‘ë‹¤ê³  ê°€ì •)

---

### ğŸ¯ Accounting for Base Current
$$ I_C = I_S e^{\left(\frac{V_{Thev} - I_B R_{Thev}}{V_T}\right)} $$

---

### ğŸ¯ Emitter Degeneration Biasing
- REë¥¼ ì¶”ê°€ â†’ VBEë¥¼ ì•ˆì •í™” â†’ Î² ë³€í™” ë° VBE ë³€í™”ì— ëœ ë¯¼ê°  
(ë‹¨, gain ê°ì†Œ)
$$ V_{RE} = I_E R_E $$
$$ I_C \approx I_E $$

---

### ğŸ¯ Design Procedure
1. Small-signal parameterë¥¼ ê²°ì •í•˜ëŠ” I_C ì„ íƒ
2. V_{RE} ê²°ì • â†’ VBE ê³„ì‚° â†’ V_X ê²°ì •
3. R1, R2 ì„ íƒ â†’ V_X ì œê³µ

---

### ğŸ¯ Self-Biasing Technique
- Collector voltageë¥¼ ì´ìš©í•´ V_Xì™€ I_B ì„¤ì •
$$ R_C \gg \frac{R_B}{\beta} $$
$$ V_{CE} > V_{BE} $$ â†’ í•­ìƒ forward active ìœ ì§€

---

### ğŸ¯ PNP Biasing Techniques
- NPN biasing ì›ë¦¬ë¥¼ **polarityë§Œ ë°˜ëŒ€ë¡œ ì ìš©**

---

## âœ… ì •ë¦¬ í¬ì¸íŠ¸
- **Biasingì€ small-signal parameter (g_m, r_{\pi}, r_O)ë¥¼ ê²°ì •**
- **Emitter degeneration**: ì•ˆì •ì„±ì„ ë†’ì´ëŠ” ëŒ€ì‹  voltage gain ê°ì†Œ
- **Self-biasing**: ì•ˆì •ì ì¸ bias current ì œê³µ


# 5.3 Bipolar Amplifier Topologies

## âœ… ì£¼ìš” ê°œë… íë¦„
Bipolar AmplifierëŠ” ì…ë ¥ê³¼ ì¶œë ¥ ìœ„ì¹˜ì— ë”°ë¼ **3ê°€ì§€ ëŒ€í‘œ topology**ë¡œ êµ¬ë¶„ëœë‹¤.  
ê° topology ë³„ë¡œ voltage gain, input/output impedance, current gain íŠ¹ì„±ì´ ë‹¤ë¥´ë©°, ì ì ˆí•œ ìƒí™©ì— ë§ì¶° ì„ íƒí•œë‹¤.

- Common-Emitter (CE): Voltage amplifier
- Common-Base (CB): Current buffer + impedance matching
- Emitter Follower (Common-Collector, CC): Voltage buffer

---

## âœ… ê°œë…ê³¼ ìˆ˜ì‹ ì •ë¦¬

### ğŸ¯ Common-Emitter (CE) Topology
**Voltage Amplifier (Phase Inversion: 180Â°)**

1. **Voltage Gain**
$$ A_v = \frac{v_{out}}{v_{in}} = -g_m R_C = -\frac{I_C}{V_T} R_C $$
(ë˜ëŠ” emitter degeneration ì ìš© ì‹œ)
$$ A_v = -\frac{g_m R_C}{1 + g_m R_E} = -\frac{R_C}{\frac{1}{g_m} + R_E} $$

2. **Input Impedance**
$$ R_{in} = r_{\pi} = \frac{\beta V_T}{I_C} $$
(degeneration í¬í•¨ ì‹œ)
$$ R_{in} = r_{\pi} + (\beta + 1) R_E $$

3. **Output Impedance**
$$ R_{out} = R_C \parallel r_O $$
(degeneration ì‹œì—ë„ ë™ì¼)

4. **Emitter Degeneration íš¨ê³¼**
- Linearity í–¥ìƒ
- Gain ê°ì†Œ
- Input impedance ì¦ê°€

5. **Early Effect í¬í•¨ ì‹œ**
$$ A_v = -g_m (R_C \parallel r_O) $$

---

### ğŸ¯ Common-Base (CB) Topology
**Current Buffer + Impedance Matching**

1. **Voltage Gain**
$$ A_v = g_m R_C = \frac{I_C}{V_T} R_C $$

2. **Input Impedance**
$$ R_{in} = \frac{1}{g_m} = \frac{V_T}{I_C} $$  
(ë§¤ìš° ë‚®ìŒ â†’ RF/High-frequencyì—ì„œ impedance matching ìš©ë„ë¡œ í™œìš©)

3. **Output Impedance**
$$ R_{out} = R_C \parallel r_O $$

4. **CB Stage with Source Resistance (R_S)**
$$ A_v = \frac{R_C}{\frac{1}{g_m} + R_S} $$

5. **CB with base resistor (R_B í¬í•¨)**
$$ R_{in} = \frac{1}{g_m} + \frac{R_B}{\beta + 1} $$

---

### ğŸ¯ Emitter Follower (Common-Collector, CC)
**Voltage Buffer (No phase inversion)**

1. **Voltage Gain**
$$ A_v = \frac{v_{out}}{v_{in}} = \frac{R_E}{R_E + \frac{1}{g_m}} \approx 1 $$  
(ë˜ëŠ” R_E â†’ âˆ ì‹œ)
$$ A_v = 1 $$

2. **Input Impedance**
$$ R_{in} = r_{\pi} + (\beta + 1) R_E $$

3. **Output Impedance**
$$ R_{out} = \frac{R_S}{\beta + 1} + \frac{1}{g_m} \parallel R_E \parallel r_O $$

4. **íŠ¹ì§•**
- High input impedance (good voltage sensor)
- Low output impedance (good voltage source)
- â€œCurrent gain = Î² + 1â€

5. **Emitter Follower with Biasing**
- R1, R2 â†’ base voltage ì œê³µ
- Bypass capacitor â†’ high-frequencyì—ì„œ R1, R2 ì˜í–¥ ì œê±°

---

## âœ… ì •ë¦¬ í¬ì¸íŠ¸
- **CE Stage**: Moderate voltage gain, moderate input/output impedance  
- **CB Stage**: Low input impedance, moderate output impedance â†’ impedance matching  
- **Emitter Follower**: Voltage gain â‰ˆ 1, High input impedance, Low output impedance â†’ voltage buffer



# 5.4 Summary and Additional Examples

## âœ… ì£¼ìš” ê°œë… íë¦„
ì•ì„œ ë°°ìš´ Bipolar Amplifierì˜ ëª¨ë“  íŠ¹ì„±ì„ ì¢…í•© ì •ë¦¬í•˜ê³ ,  
ì¶”ê°€ ì˜ˆì œë¥¼ í†µí•´ ì‹¤ì œ íšŒë¡œ í•´ì„ ë° ì„¤ê³„ ë°©ë²•ì„ ì—°ìŠµí•œë‹¤.

---

## âœ… ê°œë…ê³¼ ìˆ˜ì‹ ì •ë¦¬

### ğŸ¯ Bipolar Amplifier ì¢…í•© íŠ¹ì„±

| Topology | Voltage Gain | Input Impedance | Output Impedance |
|---------|--------------|-----------------|------------------|
| CE      | Moderate     | Moderate        | Moderate         |
| CB      | Moderate     | Low             | Moderate         |
| CC (Follower) | < 1    | High            | Low              |

- CE Stage: ì¦í­ìš©ìœ¼ë¡œ ê°€ì¥ ë„ë¦¬ ì‚¬ìš©
- CB Stage: RF circuitì—ì„œ impedance matching ìš©ë„ë¡œ ì‚¬ìš©
- CC Stage: Voltage buffer (high input, low output impedance)

---

### ğŸ¯ íŠ¸ëœì§€ìŠ¤í„° Terminal ì„í”¼ë˜ìŠ¤ ìš”ì•½
1. Base (Emitter grounded)
$$ Z_{in} = r_{\pi} = \frac{\beta V_T}{I_C} $$
2. Collector (Emitter grounded)
$$ Z_{out} = r_O $$
3. Emitter (Base grounded)
$$ Z_{in} = \frac{1}{g_m} = \frac{V_T}{I_C} $$

---

### ğŸ¯ Thevenin Equivalent (íšŒë¡œ ê°„ì†Œí™”)
1. Thevenin Voltage
$$ V_{Thev} = \frac{R_1 \parallel R_2}{(R_1 \parallel R_2) + R_S} V_{in} $$

2. Thevenin Resistance
$$ R_{Thev} = R_1 \parallel R_2 \parallel R_S $$

3. Voltage Gain with Thevenin source
$$ A_v = -\frac{R_C \parallel R_L}{\frac{1}{g_m} + R_E + \frac{R_{Thev}}{\beta + 1}} \times \frac{R_1 \parallel R_2}{(R_1 \parallel R_2) + R_S} $$

---

### ğŸ¯ Additional Examples ìš”ì•½
(Example 5.27, 5.29, 5.30 ë“±)

- **CE stage output impedance**
$$ R_{out} = (1 + g_m (R_2 \parallel r_{\pi})) r_O \parallel R_1 $$

- **Cascode Structure**
$$ R_{out} = (1 + g_{m1} (r_{O2} \parallel r_{\pi1})) r_{O1} $$

- **Degenerated CE Stage**
$$ A_v = -\frac{R_C}{\frac{1}{g_{m1}} + R_E + \frac{1}{\beta + 1} + \frac{1}{g_{m2}}} $$

---

## âœ… ì •ë¦¬ í¬ì¸íŠ¸
- **Thevenin ë³€í™˜**ì„ í†µí•´ ë³µì¡í•œ íšŒë¡œë¥¼ ê°„ë‹¨í•œ single-stageë¡œ ì¹˜í™˜
- **Emitter degeneration â†’ Gain ê°ì†Œ, Linearity í–¥ìƒ**
- **Cascode â†’ Very high output impedance**


# 5.5 Chapter Summary

## âœ… ì£¼ìš” ê°œë… íë¦„
Chapter 5ì—ì„œëŠ” Bipolar Transistor Amplifierì˜ ì›ë¦¬, Biasing ë°©ë²•,  
3ê°€ì§€ ì£¼ìš” topology (CE, CB, CC) ë° Small-Signal Modelì„ í†µí•œ í•´ì„ ë°©ë²•ì„ ì¢…í•©ì ìœ¼ë¡œ ë‹¤ë£¨ì—ˆë‹¤.

---

## âœ… ê°œë…ê³¼ ìˆ˜ì‹ ì •ë¦¬

### ğŸ¯ Bipolar Transistor ì„í”¼ë˜ìŠ¤ ì •ë¦¬
- Base â†’ Emitter grounded
$$ Z_{in} = r_{\pi} = \frac{\beta V_T}{I_C} $$
- Collector â†’ Emitter grounded
$$ Z_{out} = r_O $$
- Emitter â†’ Base grounded
$$ Z_{in} = \frac{1}{g_m} = \frac{V_T}{I_C} $$

---

### ğŸ¯ Common-Emitter (CE) Stage
1. Moderate voltage gain
$$ A_v = -g_m R_C = -\frac{I_C}{V_T} R_C $$
2. Moderate input impedance
$$ R_{in} = r_{\pi} $$
3. Moderate output impedance
$$ R_{out} = R_C \parallel r_O $$
4. Emitter degeneration â†’ Gain ê°ì†Œ, Linearity í–¥ìƒ, Output impedance ì¦ê°€

---

### ğŸ¯ Common-Base (CB) Stage
1. Moderate voltage gain
$$ A_v = g_m R_C $$
2. Low input impedance
$$ R_{in} = \frac{1}{g_m} = \frac{V_T}{I_C} $$
3. Moderate output impedance
$$ R_{out} = R_C \parallel r_O $$

---

### ğŸ¯ Emitter Follower (Common-Collector, CC)
1. Voltage gain â‰ˆ 1
$$ A_v = \frac{R_E}{R_E + \frac{1}{g_m}} $$
2. High input impedance
$$ R_{in} = r_{\pi} + (\beta + 1) R_E $$
3. Low output impedance
$$ R_{out} = \frac{R_S}{\beta + 1} + \frac{1}{g_m} \parallel R_E \parallel r_O $$

---

## âœ… ì •ë¦¬ í¬ì¸íŠ¸
- **CE**: ì¼ë°˜ì ì¸ ì¦í­ê¸° â†’ moderate gain, moderate I/O impedance
- **CB**: RF íšŒë¡œ, impedance matching â†’ low input impedance
- **CC (Emitter Follower)**: Bufferìš© â†’ high input, low output impedance, unity gain
- Small-Signal Model â†’ ì „ë¥˜ ì´ë“, ì „ì•• ì´ë“, ì…ì¶œë ¥ ì„í”¼ë˜ìŠ¤ ê³„ì‚°ì— í•„ìˆ˜