
if_pas_mif68840.h,5584
#define __IF_PAS_MIF68840_H__109,4086
#define MIF68840_RX_LLC_RING_ENTRIES 114,4177
#define MIF68840_RX_SMT_RING_ENTRIES 115,4225
#define MIF68840_TX_RING_ENTRIES 116,4274
#define MIF68840_RX_RING_ATTRIBUTE 121,4359
#define MIF68840_PARTICLE_SIZE 126,4462
#define MIF68840_RX_MAX_SPIN 131,4557
#define MIF68840_TX_MAX_SPIN 132,4630
#define MIF68840_BUF_ADDR(MIF68840_BUF_ADDR137,4744
#define MIF68840_CNTL_ADDR(MIF68840_CNTL_ADDR138,4793
#define FCR_IS_FREE 141,4844
#define CMR_IS_FREE 147,5195
#define     MIF68840_DEVICE_VENDOR_ID 156,5578
#define    MIF68840_PCI_CFID_REG_OFFSET 161,5715
#define    MIF68840_PCI_CFCS_REG_OFFSET 162,5767
#define             MIF68840_CFCS_IO_SPACE_ACCESS 163,5819
#define             MIF68840_CFCS_MEM_SPACE_ACCESS 164,5882
#define             MIF68840_CFCS_MASTER_OPERATION 165,5945
#define    MIF68840_PCI_CFRV_REG_OFFSET 166,6008
#define    MIF68840_PCI_CFLT_REG_OFFSET 167,6060
#define             MIF68840_CFLT_LATENCY_TIMER 168,6112
#define    MIF68840_PCI_CBMEM_REG_OFFSET 169,6179
#define    MIF68840_PCI_CBIO_REG_OFFSET 170,6235
#define    MIF68840_PCI_CBLOCAL_REG_OFFSET 171,6287
#define    MIF68840_PCI_CFIT_REG_OFFSET 172,6339
typedef struct plx9060_pci_regs_t plx9060_pci_regs_t178,6449
} plx9060_pci_regs;plx9060_pci_regs188,6726
typedef struct plx9060_local_regs_t plx9060_local_regs_t191,6804
} plx9060_local_regs;plx9060_local_regs207,7408
typedef struct mif68840_regs_t mif68840_regs_t210,7468
} mif68840_regs;mif68840_regs243,8843
typedef struct mif68840_rx_desc_t mif68840_rx_desc_t246,8862
} mif68840_rx_desc;mif68840_rx_desc249,9003
#define MIF68840_RX_EAC_MASK 251,9024
#define MIF68840_RX_DA_MASK 253,9080
#define     MIF68840_RX_PROMISCUOUS 254,9135
#define     MIF68840_RX_CAM_MATCH 255,9190
#define     MIF68840_RX_LOCAL_MATCH 256,9245
#define MIF68840_RX_SMT_FRAME_STATUS 262,9367
#define MIF68840_RX_STATUS_LENGTH_DEFAULT 268,9510
#define MIF68840_RX_OWN 271,9604
#define MIF68840_RX_FIRST 272,9683
#define MIF68840_RX_LAST 273,9753
#define MIF68840_RX_LENGTH 274,9827
#define MIF68840_RX_ERROR 277,9949
#define MIF68840_RX_PORT 279,10029
#   define MIF68840_RX_PORT_ERROR_MASK 280,10109
#define MIF68840_RX_OVR_PAR 282,10161
#   define MIF68840_RX_OVR 283,10239
#   define MIF68840_RX_PAR 284,10317
#define MIF68840_RX_CRC 286,10395
typedef struct mif68840_tx_desc_t mif68840_tx_desc_t288,10470
} mif68840_tx_desc;mif68840_tx_desc291,10646
typedef struct mif68840_tx_shadow_t mif68840_tx_shadow_t293,10667
} mif68840_tx_shadow;mif68840_tx_shadow296,10808
#define PREMAC 299,10902
#define MIF68840_TX_OWN 302,10982
#define MIF68840_TX_LAST 303,11061
#define MIF68840_TX_FIRST_LAST_BUFFER 306,11188
#define MIF68840_TX_FIRST_BUFFER 307,11239
#define MIF68840_TX_LAST_BUFFER 308,11290
#define MIF68840_TX_INTERMEDIATE_BUFFER 309,11341
#define MIF68840_MAGIC_PAK_PTR 310,11392
#define MIF68840_TX_ERROR 313,11489
#define MIF68840_TX_PORT 314,11573
#define MIF68840_TX_UNDERRUN 315,11655
#define MIF68840_TX_PARITY 316,11741
typedef struct mif68840_instance_t mif68840_instance_t319,11866
} mif68840_instance;mif68840_instance452,16989
#define HIGH_BCUR_PHYB 460,17176
#define HIGH_BCUR_PHYA 461,17215
#define OPTICAL_BYPASS_PRESENT 462,17254
#define FDDI_DUAL 463,17293
#define MULTIMODE_PHYB 464,17332
#define MULTIMODE_PHYA 465,17371
#define MULTIMODE_PHYB_PHYA 466,17410
#define EN_OPTICAL_BYPASS_SEC 470,17480
#define EN_OPTICAL_BYPASS_PRI 471,17519
#define LED_DUALHOME 472,17558
#define LED_PHYB 473,17597
#define LED_PHYA 474,17636
#define CSR 479,17788
#define DCR 480,17828
#define DDR 481,17868
#define LSAR 482,17908
#define MSAR 483,17948
#define USAR 484,17988
#define CCF 485,18028
#define CDF 486,18068
#define SRD 487,18108
#define CRD 488,18148
#define FAB02_WITH_CAM_SUPPORT 496,18466
#define FAB03_BASE 497,18504
#define FAB03_WITH_CAM_SUPPORT 498,18543
#define MAX_CAM_ENTRIES 500,18583
#define CAM_ENABLE_MATCH_FLAG 502,18625
#define CAM_DISABLE_MATCH_FLAG 503,18668
#define CAM_ENABLE_FULL_FLAG 505,18712
#define CAM_DISABLE_FULL_FLAG 506,18755
#define CAM_INPUT_NOT_SCRAMBLED 508,18799
#define CAM_INPUT_SCRAMBLED 509,18842
#define CAM_64_RAM_0 511,18886
#define CAM_48_RAM_16 512,18929
#define CAM_32_RAM_32 513,18972
#define CAM_16_RAM_48 514,19015
#define CAM_0_RAM_64 515,19058
#define CAM_COMPARE_MASK_DISABLE 517,19102
#define CAM_ENABLE_ADDRESS_INC 518,19145
#define CAM_DST_CNTR_START01_END11 520,19189
#define CAM_SRC_CNTR_START01_END11 521,19231
#define CAM_LOAD_DST_SEG_CNTR_01 522,19273
#define CAM_LOAD_SRC_SEG_CNTR_01 523,19315
#define CAM_COMMAND(CAM_COMMAND524,19357
#define CAM_COMMAND_DIRECT(CAM_COMMAND_DIRECT525,19425
#define CAM_DATA_WR(CAM_DATA_WR526,19493
#define CAM_DATA_WR_DIRECT(CAM_DATA_WR_DIRECT527,19554
#define VBC_M_ALM_E 529,19616
#define SPD_CR 533,19689
#define SPS_M_DIRECT(SPS_M_DIRECT534,19733
#define SPS_CR_DIRECT 535,19813
#define MOV_M_NF_CR_V 536,19873
#define TCO_DS_DIRECT 537,19926
#define TCO_CT_DIRECT 538,19986
#define TCO_PA_DIRECT 539,20046
#define TCO_SC_DIRECT 540,20106
#define CAM_CSR_SA_MISS 543,20193
#define CAM_CSR_SA_MISS_INTR_EN 544,20224
#define CAM_CSR_FIFO_CLEAR 545,20266
#define CAM_CSR_FIFO_GO 546,20308
#define CAM_CSR_CAM_COMPARE_ENABLE 547,20350
#define CAM_CSR_CAM_COMPARE 548,20392
#define CAM_STATUS_MATCH_FLAG 549,20434
static inline void mif68840_rxring_flush 561,20790
static inline void mif68840_flush_pak 572,21014
static inline void mif68840_cleanup_pak 581,21205
