git clone --depth 1 --no-tags https://github.com/dounsnight/CTRL_GATE.git f:/verilog_sva_gh_scraper/data/full_repos/744985099
git clone --depth 1 --no-tags https://github.com/Hamzaweb49/seqmultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/735549186
git clone --depth 1 --no-tags https://github.com/casager/HSCA.git f:/verilog_sva_gh_scraper/data/full_repos/747351349
git clone --depth 1 --no-tags https://github.com/benjicruz/IEEE-at-UCLA-DAV.git f:/verilog_sva_gh_scraper/data/full_repos/745259598
git clone --depth 1 --no-tags https://github.com/attar8/Five-Stage-Mips-Processor-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/732618327
git clone --depth 1 --no-tags https://github.com/dreampursuitLX/GWAS-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/733785087
git clone --depth 1 --no-tags https://github.com/esynr3z/verilator-uvm-perf.git f:/verilog_sva_gh_scraper/data/full_repos/734702339
git clone --depth 1 --no-tags https://github.com/cuongcuong1220/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/735222583
git clone --depth 1 --no-tags https://github.com/Katerinalex001/laba_2_final.git f:/verilog_sva_gh_scraper/data/full_repos/736508999
git clone --depth 1 --no-tags https://github.com/AwaisDar1/Three-Staged-Pipeline-Processor-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/735140210
git clone --depth 1 --no-tags https://github.com/gaganng/rtl_blocks.git f:/verilog_sva_gh_scraper/data/full_repos/737883779
git clone --depth 1 --no-tags https://github.com/Abdullah7861/Three-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/737306504
git clone --depth 1 --no-tags https://github.com/Sanjay4477/32-bit-Vedic-Multiplier-using-Carry-Save-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/740099185
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/739597466
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/UVM_Verification_of_APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/739918575
git clone --depth 1 --no-tags https://github.com/tiagosr/gw2_hdmi_base.git f:/verilog_sva_gh_scraper/data/full_repos/740725056
git clone --depth 1 --no-tags https://github.com/shohschulz/64-Bit-Pipelined-ARM-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/740734231
git clone --depth 1 --no-tags https://github.com/MaxCharlington/wasm-future.git f:/verilog_sva_gh_scraper/data/full_repos/741875650
git clone --depth 1 --no-tags https://github.com/BillyScreezo/Gold-transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/741911115
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/AHB-UVC.git f:/verilog_sva_gh_scraper/data/full_repos/742071197
git clone --depth 1 --no-tags https://github.com/rishabh4749/Multiple_DFFs.git f:/verilog_sva_gh_scraper/data/full_repos/736741157
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Synchronous_Reset.git f:/verilog_sva_gh_scraper/data/full_repos/736746189
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Byte_Enable.git f:/verilog_sva_gh_scraper/data/full_repos/736864063
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/UVM_of_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/742883776
git clone --depth 1 --no-tags https://github.com/ananya343B/D_flipflop_layeredtb.git f:/verilog_sva_gh_scraper/data/full_repos/744118498
git clone --depth 1 --no-tags https://github.com/kietuan/DATKLL.git f:/verilog_sva_gh_scraper/data/full_repos/741508454
git clone --depth 1 --no-tags https://github.com/Jashanjyot/Hardware-Image_Decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/745546599
git clone --depth 1 --no-tags https://github.com/ruwayd99/FormalVerification_for_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/735432219
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/FIFO_SV_TB.git f:/verilog_sva_gh_scraper/data/full_repos/742897763
git clone --depth 1 --no-tags https://github.com/cdhmanning/FLD119x-src.git f:/verilog_sva_gh_scraper/data/full_repos/746520111
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b4.git f:/verilog_sva_gh_scraper/data/full_repos/746225374
git clone --depth 1 --no-tags https://github.com/Rubayet13/Fifo_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/740477010
git clone --depth 1 --no-tags https://github.com/daisukex/sc-spilite.git f:/verilog_sva_gh_scraper/data/full_repos/740277750
git clone --depth 1 --no-tags https://github.com/dav3floyd/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/747835448
git clone --depth 1 --no-tags https://github.com/CepbluKot/fpga_labs.git f:/verilog_sva_gh_scraper/data/full_repos/748402220
git clone --depth 1 --no-tags https://github.com/cn9826/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/743242949
git clone --depth 1 --no-tags https://github.com/BrunaMatias/SistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/732630039
git clone --depth 1 --no-tags https://github.com/Karthikdhondi/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/735268460
git clone --depth 1 --no-tags https://github.com/carlabferreira/ISL-UFMG.git f:/verilog_sva_gh_scraper/data/full_repos/737122340
git clone --depth 1 --no-tags https://github.com/dingandrew/hdc_sw.git f:/verilog_sva_gh_scraper/data/full_repos/743688735
git clone --depth 1 --no-tags https://github.com/henrybliu/bitcoin-hash-miner.git f:/verilog_sva_gh_scraper/data/full_repos/744310326
git clone --depth 1 --no-tags https://github.com/aGhandhii/floating_point_unit.git f:/verilog_sva_gh_scraper/data/full_repos/741767570
git clone --depth 1 --no-tags https://github.com/Teimir/UART_OKBE.git f:/verilog_sva_gh_scraper/data/full_repos/745174594
git clone --depth 1 --no-tags https://github.com/vikrantIIITD2024/Elevator-Controller-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/747550346
git clone --depth 1 --no-tags https://github.com/meiniKi/FazyRV.git f:/verilog_sva_gh_scraper/data/full_repos/760114130
git clone --depth 1 --no-tags https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified.git f:/verilog_sva_gh_scraper/data/full_repos/758080826
git clone --depth 1 --no-tags https://github.com/MPSU/FPGA_pract.git f:/verilog_sva_gh_scraper/data/full_repos/759820069
git clone --depth 1 --no-tags https://github.com/karimmahmoud22/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/753227913
git clone --depth 1 --no-tags https://github.com/pulp-platform/soc_model_rt_analysis.git f:/verilog_sva_gh_scraper/data/full_repos/748601292
git clone --depth 1 --no-tags https://github.com/perlindgren/hippomenes.git f:/verilog_sva_gh_scraper/data/full_repos/760322894
git clone --depth 1 --no-tags https://github.com/rolandking/openFPGA-jailbreak.git f:/verilog_sva_gh_scraper/data/full_repos/762707315
git clone --depth 1 --no-tags https://github.com/bsc-loca/sauria.git f:/verilog_sva_gh_scraper/data/full_repos/754999164
git clone --depth 1 --no-tags https://github.com/RiscV-FPGA/Quinta.git f:/verilog_sva_gh_scraper/data/full_repos/765105068
git clone --depth 1 --no-tags https://github.com/ismartsid/VeriRISC-Single_cycle_RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/749918955
git clone --depth 1 --no-tags https://github.com/vlsi-lab/len5.git f:/verilog_sva_gh_scraper/data/full_repos/766539168
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/UART.git f:/verilog_sva_gh_scraper/data/full_repos/753419033
git clone --depth 1 --no-tags https://github.com/RISC-V-on-FPGA/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/765099954
git clone --depth 1 --no-tags https://github.com/The8BitEnthusiast/apple-1-breadboard.git f:/verilog_sva_gh_scraper/data/full_repos/752305874
git clone --depth 1 --no-tags https://github.com/joaocarvalho00/Basilisk.git f:/verilog_sva_gh_scraper/data/full_repos/754842680
git clone --depth 1 --no-tags https://github.com/pesadaum/cademics-verification.git f:/verilog_sva_gh_scraper/data/full_repos/767177373
git clone --depth 1 --no-tags https://github.com/ranzbak/fpga-toccata.git f:/verilog_sva_gh_scraper/data/full_repos/749201965
git clone --depth 1 --no-tags https://github.com/NMeghaShree/Design-and-Verification-of-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/750445204
git clone --depth 1 --no-tags https://github.com/setreset-chips/accelerant.git f:/verilog_sva_gh_scraper/data/full_repos/762727275
git clone --depth 1 --no-tags https://github.com/asimkhan8107/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/763990063
git clone --depth 1 --no-tags https://github.com/552-Artificially-Intelligent/Project.git f:/verilog_sva_gh_scraper/data/full_repos/764821937
git clone --depth 1 --no-tags https://github.com/kholoud0/ASIC-Implementauion-of-CV32E40S-RISC-V-core-.git f:/verilog_sva_gh_scraper/data/full_repos/765829891
git clone --depth 1 --no-tags https://github.com/qarlosalberto/quartusCodespaces.git f:/verilog_sva_gh_scraper/data/full_repos/751968027
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-Environment-for-4-Bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/756985529
git clone --depth 1 --no-tags https://github.com/veryl-lang/std.git f:/verilog_sva_gh_scraper/data/full_repos/766883423
git clone --depth 1 --no-tags https://github.com/Nachiket497/uvm_tb_gen_python.git f:/verilog_sva_gh_scraper/data/full_repos/756513482
git clone --depth 1 --no-tags https://github.com/mattiadane/Rock-Paper-Scissors-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/760040399
git clone --depth 1 --no-tags https://github.com/Boo-G/Traffic-Light.git f:/verilog_sva_gh_scraper/data/full_repos/766190859
git clone --depth 1 --no-tags https://github.com/GeorgeLin200100/ddr_bram_interface.git f:/verilog_sva_gh_scraper/data/full_repos/754703250
git clone --depth 1 --no-tags https://github.com/106210049/Front-End-VLSI-design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/752677109
git clone --depth 1 --no-tags https://github.com/Aishwaryaodela/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/752647861
git clone --depth 1 --no-tags https://github.com/GaalElbaz/UART-Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/753143105
git clone --depth 1 --no-tags https://github.com/GaalElbaz/UART---Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/753664114
git clone --depth 1 --no-tags https://github.com/tonytLin/gameOfLife-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/751684681
git clone --depth 1 --no-tags https://github.com/zzssspppp/Formal-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/761478731
git clone --depth 1 --no-tags https://github.com/Nipun-9420/uvm_enviroments.git f:/verilog_sva_gh_scraper/data/full_repos/764203683
git clone --depth 1 --no-tags https://github.com/hankhsu1996/vscode-better-systemverilog-syntax.git f:/verilog_sva_gh_scraper/data/full_repos/749296879
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Debouncing-Pushbutton.git f:/verilog_sva_gh_scraper/data/full_repos/750775103
git clone --depth 1 --no-tags https://github.com/Rubayet13/APB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/752300030
git clone --depth 1 --no-tags https://github.com/shaniDayan/sim1.git f:/verilog_sva_gh_scraper/data/full_repos/765287282
git clone --depth 1 --no-tags https://github.com/a2fpga/a2fpga_core.git f:/verilog_sva_gh_scraper/data/full_repos/763177082
git clone --depth 1 --no-tags https://github.com/pjclet/FIR-Filter-Design.git f:/verilog_sva_gh_scraper/data/full_repos/761507653
git clone --depth 1 --no-tags https://github.com/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/766333387
git clone --depth 1 --no-tags https://github.com/Fudanyrd/COMP130191.git f:/verilog_sva_gh_scraper/data/full_repos/766094692
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/System_Verilog-Constraint_Solution.git f:/verilog_sva_gh_scraper/data/full_repos/751600130
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Home-Alarm-System.git f:/verilog_sva_gh_scraper/data/full_repos/750912481
git clone --depth 1 --no-tags https://github.com/arjunabinash/D_FILPFLOP.git f:/verilog_sva_gh_scraper/data/full_repos/758391787
git clone --depth 1 --no-tags https://github.com/AnthonyAS15/Intro-a-HDLs-y-herramientas-EDA.git f:/verilog_sva_gh_scraper/data/full_repos/755380722
git clone --depth 1 --no-tags https://github.com/PriscillaCamposZamora/L-gica-Secuencial.git f:/verilog_sva_gh_scraper/data/full_repos/765292994
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Design-and-Verification-of-a-PCIe-Packet-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/752225957
git clone --depth 1 --no-tags https://github.com/GeorgeLin200100/DDR4-Naive-WR-RD.git f:/verilog_sva_gh_scraper/data/full_repos/748555982
git clone --depth 1 --no-tags https://github.com/PureWhitee/HW_base.git f:/verilog_sva_gh_scraper/data/full_repos/761015007
git clone --depth 1 --no-tags https://github.com/vvzqcx/-.git f:/verilog_sva_gh_scraper/data/full_repos/749815471
git clone --depth 1 --no-tags https://github.com/dtzSiFive/firrtl-verif-example.git f:/verilog_sva_gh_scraper/data/full_repos/753716224
git clone --depth 1 --no-tags https://github.com/alikhawja/lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/752749037
git clone --depth 1 --no-tags https://github.com/justinscottlee/Pearl-Geyser-RV32E.git f:/verilog_sva_gh_scraper/data/full_repos/756144042
