Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov  6 20:20:52 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_8khz_trigger/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 3.219ns (56.090%)  route 2.520ns (43.910%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, estimated)      1.620    -2.456    counter_8khz_trigger/clk_100
    SLICE_X3Y62          FDRE                                         r  counter_8khz_trigger/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  counter_8khz_trigger/count_reg[2]/Q
                         net (fo=3, estimated)        0.558    -1.442    counter_8khz_trigger/trigger_count[2]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.768 r  counter_8khz_trigger/count1_carry_i_9/CO[3]
                         net (fo=1, estimated)        0.000    -0.768    counter_8khz_trigger/count1_carry_i_9_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.654 r  counter_8khz_trigger/count1_carry_i_2/CO[3]
                         net (fo=1, estimated)        0.000    -0.654    counter_8khz_trigger/count1_carry_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.540 r  counter_8khz_trigger/count1_carry_i_8/CO[3]
                         net (fo=1, estimated)        0.000    -0.540    counter_8khz_trigger/count1_carry_i_8_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.426 r  counter_8khz_trigger/count1_carry__0_i_8/CO[3]
                         net (fo=1, estimated)        0.000    -0.426    counter_8khz_trigger/count1_carry__0_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.312 r  counter_8khz_trigger/count1_carry__0_i_9/CO[3]
                         net (fo=1, estimated)        0.000    -0.312    counter_8khz_trigger/count1_carry__0_i_9_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.198 r  counter_8khz_trigger/count1_carry__1_i_9/CO[3]
                         net (fo=1, estimated)        0.000    -0.198    counter_8khz_trigger/count1_carry__1_i_9_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.084 r  counter_8khz_trigger/count1_carry__1_i_10/CO[3]
                         net (fo=1, estimated)        0.000    -0.084    counter_8khz_trigger/count1_carry__1_i_10_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.138 f  counter_8khz_trigger/count1_carry__2_i_7/O[0]
                         net (fo=2, estimated)        0.728     0.866    counter_8khz_trigger/p_0_in[29]
    SLICE_X2Y68          LUT2 (Prop_lut2_I0_O)        0.299     1.165 r  counter_8khz_trigger/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     1.165    counter_8khz_trigger/count1_carry__2_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.739 r  counter_8khz_trigger/count1_carry__2/CO[2]
                         net (fo=1, estimated)        0.452     2.191    counter_8khz_trigger/count1_carry__2_n_1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.310     2.501 r  counter_8khz_trigger/count[0]_i_1/O
                         net (fo=32, estimated)       0.782     3.283    counter_8khz_trigger/count[0]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  counter_8khz_trigger/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, estimated)      1.500     7.939    counter_8khz_trigger/clk_100
    SLICE_X3Y63          FDRE                                         r  counter_8khz_trigger/count_reg[4]/C
                         clock pessimism             -0.420     7.518    
                         clock uncertainty           -0.074     7.445    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.429     7.016    counter_8khz_trigger/count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                  3.732    




