{
  "module_name": "vc4_regs.h",
  "hash_id": "b22bd156a9976ce29c074a1c8ca18f0b4290ebfe6a22024b8dd7c504c420339a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/vc4/vc4_regs.h",
  "human_readable_source": " \n \n\n#ifndef VC4_REGS_H\n#define VC4_REGS_H\n\n#include <linux/bitfield.h>\n#include <linux/bitops.h>\n\n#define VC4_MASK(high, low) ((u32)GENMASK(high, low))\n \n#define VC4_SET_FIELD(value, field)\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\tWARN_ON(!FIELD_FIT(field##_MASK, value));\t\t\\\n\t\tFIELD_PREP(field##_MASK, value);\t\t\t\\\n\t })\n\n#define VC4_GET_FIELD(word, field) FIELD_GET(field##_MASK, word)\n\n#define V3D_IDENT0   0x00000\n# define V3D_EXPECTED_IDENT0 \\\n\t((2 << 24) | \\\n\t('V' << 0) | \\\n\t('3' << 8) | \\\n\t ('D' << 16))\n\n#define V3D_IDENT1   0x00004\n \n# define V3D_IDENT1_VPM_SIZE_MASK                      VC4_MASK(31, 28)\n# define V3D_IDENT1_VPM_SIZE_SHIFT                     28\n# define V3D_IDENT1_NSEM_MASK                          VC4_MASK(23, 16)\n# define V3D_IDENT1_NSEM_SHIFT                         16\n# define V3D_IDENT1_TUPS_MASK                          VC4_MASK(15, 12)\n# define V3D_IDENT1_TUPS_SHIFT                         12\n# define V3D_IDENT1_QUPS_MASK                          VC4_MASK(11, 8)\n# define V3D_IDENT1_QUPS_SHIFT                         8\n# define V3D_IDENT1_NSLC_MASK                          VC4_MASK(7, 4)\n# define V3D_IDENT1_NSLC_SHIFT                         4\n# define V3D_IDENT1_REV_MASK                           VC4_MASK(3, 0)\n# define V3D_IDENT1_REV_SHIFT                          0\n\n#define V3D_IDENT2   0x00008\n#define V3D_SCRATCH  0x00010\n#define V3D_L2CACTL  0x00020\n# define V3D_L2CACTL_L2CCLR                            BIT(2)\n# define V3D_L2CACTL_L2CDIS                            BIT(1)\n# define V3D_L2CACTL_L2CENA                            BIT(0)\n\n#define V3D_SLCACTL  0x00024\n# define V3D_SLCACTL_T1CC_MASK                         VC4_MASK(27, 24)\n# define V3D_SLCACTL_T1CC_SHIFT                        24\n# define V3D_SLCACTL_T0CC_MASK                         VC4_MASK(19, 16)\n# define V3D_SLCACTL_T0CC_SHIFT                        16\n# define V3D_SLCACTL_UCC_MASK                          VC4_MASK(11, 8)\n# define V3D_SLCACTL_UCC_SHIFT                         8\n# define V3D_SLCACTL_ICC_MASK                          VC4_MASK(3, 0)\n# define V3D_SLCACTL_ICC_SHIFT                         0\n\n#define V3D_INTCTL   0x00030\n#define V3D_INTENA   0x00034\n#define V3D_INTDIS   0x00038\n# define V3D_INT_SPILLUSE                              BIT(3)\n# define V3D_INT_OUTOMEM                               BIT(2)\n# define V3D_INT_FLDONE                                BIT(1)\n# define V3D_INT_FRDONE                                BIT(0)\n\n#define V3D_CT0CS    0x00100\n#define V3D_CT1CS    0x00104\n#define V3D_CTNCS(n) (V3D_CT0CS + 4 * n)\n# define V3D_CTRSTA      BIT(15)\n# define V3D_CTSEMA      BIT(12)\n# define V3D_CTRTSD      BIT(8)\n# define V3D_CTRUN       BIT(5)\n# define V3D_CTSUBS      BIT(4)\n# define V3D_CTERR       BIT(3)\n# define V3D_CTMODE      BIT(0)\n\n#define V3D_CT0EA    0x00108\n#define V3D_CT1EA    0x0010c\n#define V3D_CTNEA(n) (V3D_CT0EA + 4 * (n))\n#define V3D_CT0CA    0x00110\n#define V3D_CT1CA    0x00114\n#define V3D_CTNCA(n) (V3D_CT0CA + 4 * (n))\n#define V3D_CT00RA0  0x00118\n#define V3D_CT01RA0  0x0011c\n#define V3D_CTNRA0(n) (V3D_CT00RA0 + 4 * (n))\n#define V3D_CT0LC    0x00120\n#define V3D_CT1LC    0x00124\n#define V3D_CTNLC(n) (V3D_CT0LC + 4 * (n))\n#define V3D_CT0PC    0x00128\n#define V3D_CT1PC    0x0012c\n#define V3D_CTNPC(n) (V3D_CT0PC + 4 * (n))\n\n#define V3D_PCS      0x00130\n# define V3D_BMOOM       BIT(8)\n# define V3D_RMBUSY      BIT(3)\n# define V3D_RMACTIVE    BIT(2)\n# define V3D_BMBUSY      BIT(1)\n# define V3D_BMACTIVE    BIT(0)\n\n#define V3D_BFC      0x00134\n#define V3D_RFC      0x00138\n#define V3D_BPCA     0x00300\n#define V3D_BPCS     0x00304\n#define V3D_BPOA     0x00308\n#define V3D_BPOS     0x0030c\n#define V3D_BXCF     0x00310\n#define V3D_SQRSV0   0x00410\n#define V3D_SQRSV1   0x00414\n#define V3D_SQCNTL   0x00418\n#define V3D_SRQPC    0x00430\n#define V3D_SRQUA    0x00434\n#define V3D_SRQUL    0x00438\n#define V3D_SRQCS    0x0043c\n#define V3D_VPACNTL  0x00500\n#define V3D_VPMBASE  0x00504\n#define V3D_PCTRC    0x00670\n#define V3D_PCTRE    0x00674\n# define V3D_PCTRE_EN\tBIT(31)\n#define V3D_PCTR(x)  (0x00680 + ((x) * 8))\n#define V3D_PCTRS(x) (0x00684 + ((x) * 8))\n#define V3D_DBGE     0x00f00\n#define V3D_FDBGO    0x00f04\n#define V3D_FDBGB    0x00f08\n#define V3D_FDBGR    0x00f0c\n#define V3D_FDBGS    0x00f10\n#define V3D_ERRSTAT  0x00f20\n\n#define PV_CONTROL\t\t\t\t0x00\n# define PV5_CONTROL_FIFO_LEVEL_HIGH_MASK\tVC4_MASK(26, 25)\n# define PV5_CONTROL_FIFO_LEVEL_HIGH_SHIFT\t25\n# define PV_CONTROL_FORMAT_MASK\t\t\tVC4_MASK(23, 21)\n# define PV_CONTROL_FORMAT_SHIFT\t\t21\n# define PV_CONTROL_FORMAT_24\t\t\t0\n# define PV_CONTROL_FORMAT_DSIV_16\t\t1\n# define PV_CONTROL_FORMAT_DSIC_16\t\t2\n# define PV_CONTROL_FORMAT_DSIV_18\t\t3\n# define PV_CONTROL_FORMAT_DSIV_24\t\t4\n\n# define PV_CONTROL_FIFO_LEVEL_MASK\t\tVC4_MASK(20, 15)\n# define PV_CONTROL_FIFO_LEVEL_SHIFT\t\t15\n# define PV_CONTROL_CLR_AT_START\t\tBIT(14)\n# define PV_CONTROL_TRIGGER_UNDERFLOW\t\tBIT(13)\n# define PV_CONTROL_WAIT_HSTART\t\t\tBIT(12)\n# define PV_CONTROL_PIXEL_REP_MASK\t\tVC4_MASK(5, 4)\n# define PV_CONTROL_PIXEL_REP_SHIFT\t\t4\n# define PV_CONTROL_CLK_SELECT_DSI\t\t0\n# define PV_CONTROL_CLK_SELECT_DPI_SMI_HDMI\t1\n# define PV_CONTROL_CLK_SELECT_VEC\t\t2\n# define PV_CONTROL_CLK_SELECT_MASK\t\tVC4_MASK(3, 2)\n# define PV_CONTROL_CLK_SELECT_SHIFT\t\t2\n# define PV_CONTROL_FIFO_CLR\t\t\tBIT(1)\n# define PV_CONTROL_EN\t\t\t\tBIT(0)\n\n#define PV_V_CONTROL\t\t\t\t0x04\n# define PV_VCONTROL_ODD_DELAY_MASK\t\tVC4_MASK(22, 6)\n# define PV_VCONTROL_ODD_DELAY_SHIFT\t\t6\n# define PV_VCONTROL_ODD_FIRST\t\t\tBIT(5)\n# define PV_VCONTROL_INTERLACE\t\t\tBIT(4)\n# define PV_VCONTROL_DSI\t\t\tBIT(3)\n# define PV_VCONTROL_COMMAND\t\t\tBIT(2)\n# define PV_VCONTROL_CONTINUOUS\t\t\tBIT(1)\n# define PV_VCONTROL_VIDEN\t\t\tBIT(0)\n\n#define PV_VSYNCD_EVEN\t\t\t\t0x08\n\n#define PV_HORZA\t\t\t\t0x0c\n# define PV_HORZA_HBP_MASK\t\t\tVC4_MASK(31, 16)\n# define PV_HORZA_HBP_SHIFT\t\t\t16\n# define PV_HORZA_HSYNC_MASK\t\t\tVC4_MASK(15, 0)\n# define PV_HORZA_HSYNC_SHIFT\t\t\t0\n\n#define PV_HORZB\t\t\t\t0x10\n# define PV_HORZB_HFP_MASK\t\t\tVC4_MASK(31, 16)\n# define PV_HORZB_HFP_SHIFT\t\t\t16\n# define PV_HORZB_HACTIVE_MASK\t\t\tVC4_MASK(15, 0)\n# define PV_HORZB_HACTIVE_SHIFT\t\t\t0\n\n#define PV_VERTA\t\t\t\t0x14\n# define PV_VERTA_VBP_MASK\t\t\tVC4_MASK(31, 16)\n# define PV_VERTA_VBP_SHIFT\t\t\t16\n# define PV_VERTA_VSYNC_MASK\t\t\tVC4_MASK(15, 0)\n# define PV_VERTA_VSYNC_SHIFT\t\t\t0\n\n#define PV_VERTB\t\t\t\t0x18\n# define PV_VERTB_VFP_MASK\t\t\tVC4_MASK(31, 16)\n# define PV_VERTB_VFP_SHIFT\t\t\t16\n# define PV_VERTB_VACTIVE_MASK\t\t\tVC4_MASK(15, 0)\n# define PV_VERTB_VACTIVE_SHIFT\t\t\t0\n\n#define PV_VERTA_EVEN\t\t\t\t0x1c\n#define PV_VERTB_EVEN\t\t\t\t0x20\n\n#define PV_INTEN\t\t\t\t0x24\n#define PV_INTSTAT\t\t\t\t0x28\n# define PV_INT_VID_IDLE\t\t\tBIT(9)\n# define PV_INT_VFP_END\t\t\t\tBIT(8)\n# define PV_INT_VFP_START\t\t\tBIT(7)\n# define PV_INT_VACT_START\t\t\tBIT(6)\n# define PV_INT_VBP_START\t\t\tBIT(5)\n# define PV_INT_VSYNC_START\t\t\tBIT(4)\n# define PV_INT_HFP_START\t\t\tBIT(3)\n# define PV_INT_HACT_START\t\t\tBIT(2)\n# define PV_INT_HBP_START\t\t\tBIT(1)\n# define PV_INT_HSYNC_START\t\t\tBIT(0)\n\n#define PV_STAT\t\t\t\t\t0x2c\n\n#define PV_HACT_ACT\t\t\t\t0x30\n\n#define PV_MUX_CFG\t\t\t\t0x34\n# define PV_MUX_CFG_RGB_PIXEL_MUX_MODE_MASK\tVC4_MASK(5, 2)\n# define PV_MUX_CFG_RGB_PIXEL_MUX_MODE_SHIFT\t2\n# define PV_MUX_CFG_RGB_PIXEL_MUX_MODE_NO_SWAP\t8\n\n#define SCALER_CHANNELS_COUNT\t\t\t3\n\n#define SCALER_DISPCTRL                         0x00000000\n \n# define SCALER_DISPCTRL_ENABLE\t\t\tBIT(31)\n# define SCALER_DISPCTRL_PANIC0_MASK\t\tVC4_MASK(25, 24)\n# define SCALER_DISPCTRL_PANIC0_SHIFT\t\t24\n# define SCALER_DISPCTRL_PANIC1_MASK\t\tVC4_MASK(27, 26)\n# define SCALER_DISPCTRL_PANIC1_SHIFT\t\t26\n# define SCALER_DISPCTRL_PANIC2_MASK\t\tVC4_MASK(29, 28)\n# define SCALER_DISPCTRL_PANIC2_SHIFT\t\t28\n# define SCALER_DISPCTRL_DSP3_MUX_MASK\t\tVC4_MASK(19, 18)\n# define SCALER_DISPCTRL_DSP3_MUX_SHIFT\t\t18\n\n \n# define SCALER_DISPCTRL_DSPEISLUR(x)\t\tBIT(13 + (x))\n# define SCALER5_DISPCTRL_DSPEISLUR(x)\t\tBIT(9 + ((x) * 4))\n \n# define SCALER_DISPCTRL_DSPEIEOLN(x)\t\tBIT(8 + ((x) * 2))\n# define SCALER5_DISPCTRL_DSPEIEOLN(x)\t\tBIT(8 + ((x) * 4))\n \n# define SCALER_DISPCTRL_DSPEIEOF(x)\t\tBIT(7 + ((x) * 2))\n# define SCALER5_DISPCTRL_DSPEIEOF(x)\t\tBIT(7 + ((x) * 4))\n\n# define SCALER5_DISPCTRL_DSPEIVST(x)\t\tBIT(6 + ((x) * 4))\n\n# define SCALER_DISPCTRL_SLVRDEIRQ\t\tBIT(6)\t \n# define SCALER_DISPCTRL_SLVWREIRQ\t\tBIT(5)\t \n# define SCALER5_DISPCTRL_SLVEIRQ\t\tBIT(5)\n# define SCALER_DISPCTRL_DMAEIRQ\t\tBIT(4)\n \n# define SCALER_DISPCTRL_DISPEIRQ(x)\t\tBIT(1 + (x))\n \n# define SCALER_DISPCTRL_SCLEIRQ\t\tBIT(0)\n\n#define SCALER_DISPSTAT                         0x00000004\n# define SCALER_DISPSTAT_RESP_MASK\t\tVC4_MASK(15, 14)\n# define SCALER_DISPSTAT_RESP_SHIFT\t\t14\n# define SCALER_DISPSTAT_RESP_OKAY\t\t0\n# define SCALER_DISPSTAT_RESP_EXOKAY\t\t1\n# define SCALER_DISPSTAT_RESP_SLVERR\t\t2\n# define SCALER_DISPSTAT_RESP_DECERR\t\t3\n\n# define SCALER_DISPSTAT_COBLOW(x)\t\tBIT(13 + ((x) * 8))\n \n# define SCALER_DISPSTAT_EOLN(x)\t\tBIT(12 + ((x) * 8))\n \n# define SCALER_DISPSTAT_ESFRAME(x)\t\tBIT(11 + ((x) * 8))\n \n# define SCALER_DISPSTAT_ESLINE(x)\t\tBIT(10 + ((x) * 8))\n \n# define SCALER_DISPSTAT_EUFLOW(x)\t\tBIT(9 + ((x) * 8))\n \n# define SCALER_DISPSTAT_EOF(x)\t\t\tBIT(8 + ((x) * 8))\n\n# define SCALER_DISPSTAT_IRQMASK(x)\t\tVC4_MASK(13 + ((x) * 8), \\\n\t\t\t\t\t\t\t 8 + ((x) * 8))\n\n \n# define SCALER_DISPSTAT_DMA_ERROR\t\tBIT(7)\n \n# define SCALER_DISPSTAT_IRQSLVRD\t\tBIT(6)\n \n# define SCALER_DISPSTAT_IRQSLVWR\t\tBIT(5)\n \n# define SCALER_DISPSTAT_IRQDMA\t\t\tBIT(4)\n \n# define SCALER_DISPSTAT_IRQDISP(x)\t\tBIT(1 + (x))\n \n# define SCALER_DISPSTAT_IRQSCL\t\t\tBIT(0)\n\n#define SCALER_DISPID                           0x00000008\n#define SCALER_DISPECTRL                        0x0000000c\n# define SCALER_DISPECTRL_DSP2_MUX_SHIFT\t31\n# define SCALER_DISPECTRL_DSP2_MUX_MASK\t\tVC4_MASK(31, 31)\n\n#define SCALER_DISPPROF                         0x00000010\n\n#define SCALER_DISPDITHER                       0x00000014\n# define SCALER_DISPDITHER_DSP5_MUX_SHIFT\t30\n# define SCALER_DISPDITHER_DSP5_MUX_MASK\tVC4_MASK(31, 30)\n\n#define SCALER_DISPEOLN                         0x00000018\n# define SCALER_DISPEOLN_DSP4_MUX_SHIFT\t\t30\n# define SCALER_DISPEOLN_DSP4_MUX_MASK\t\tVC4_MASK(31, 30)\n\n#define SCALER_DISPLIST0                        0x00000020\n#define SCALER_DISPLIST1                        0x00000024\n#define SCALER_DISPLIST2                        0x00000028\n#define SCALER_DISPLSTAT                        0x0000002c\n#define SCALER_DISPLISTX(x)\t\t\t(SCALER_DISPLIST0 +\t\\\n\t\t\t\t\t\t (x) * (SCALER_DISPLIST1 - \\\n\t\t\t\t\t\t\tSCALER_DISPLIST0))\n\n#define SCALER_DISPLACT0                        0x00000030\n#define SCALER_DISPLACT1                        0x00000034\n#define SCALER_DISPLACT2                        0x00000038\n#define SCALER_DISPLACTX(x)\t\t\t(SCALER_DISPLACT0 +\t\\\n\t\t\t\t\t\t (x) * (SCALER_DISPLACT1 - \\\n\t\t\t\t\t\t\tSCALER_DISPLACT0))\n\n#define SCALER_DISPCTRL0                        0x00000040\n# define SCALER_DISPCTRLX_ENABLE\t\tBIT(31)\n# define SCALER_DISPCTRLX_RESET\t\t\tBIT(30)\n \n# define SCALER_DISPCTRLX_ONESHOT\t\tBIT(29)\n \n# define SCALER_DISPCTRLX_ONECTX\t\tBIT(28)\n \n# define SCALER_DISPCTRLX_FIFO32\t\tBIT(27)\n \n# define SCALER_DISPCTRLX_FIFOREG\t\tBIT(26)\n\n# define SCALER_DISPCTRLX_WIDTH_MASK\t\tVC4_MASK(23, 12)\n# define SCALER_DISPCTRLX_WIDTH_SHIFT\t\t12\n# define SCALER_DISPCTRLX_HEIGHT_MASK\t\tVC4_MASK(11, 0)\n# define SCALER_DISPCTRLX_HEIGHT_SHIFT\t\t0\n\n# define SCALER5_DISPCTRLX_WIDTH_MASK\t\tVC4_MASK(28, 16)\n# define SCALER5_DISPCTRLX_WIDTH_SHIFT\t\t16\n \n# define SCALER5_DISPCTRLX_ONESHOT\t\tBIT(15)\n \n# define SCALER5_DISPCTRLX_ONECTX_MASK\t\tVC4_MASK(14, 13)\n# define SCALER5_DISPCTRLX_ONECTX_SHIFT\t\t13\n# define SCALER5_DISPCTRLX_HEIGHT_MASK\t\tVC4_MASK(12, 0)\n# define SCALER5_DISPCTRLX_HEIGHT_SHIFT\t\t0\n\n#define SCALER_DISPBKGND0                       0x00000044\n# define SCALER_DISPBKGND_AUTOHS\t\tBIT(31)\n# define SCALER5_DISPBKGND_BCK2BCK\t\tBIT(31)\n# define SCALER_DISPBKGND_INTERLACE\t\tBIT(30)\n# define SCALER_DISPBKGND_GAMMA\t\t\tBIT(29)\n# define SCALER_DISPBKGND_TESTMODE_MASK\t\tVC4_MASK(28, 25)\n# define SCALER_DISPBKGND_TESTMODE_SHIFT\t25\n \n# define SCALER_DISPBKGND_FILL\t\t\tBIT(24)\n\n#define SCALER_DISPSTAT0                        0x00000048\n# define SCALER_DISPSTATX_MODE_MASK\t\tVC4_MASK(31, 30)\n# define SCALER_DISPSTATX_MODE_SHIFT\t\t30\n# define SCALER_DISPSTATX_MODE_DISABLED\t\t0\n# define SCALER_DISPSTATX_MODE_INIT\t\t1\n# define SCALER_DISPSTATX_MODE_RUN\t\t2\n# define SCALER_DISPSTATX_MODE_EOF\t\t3\n# define SCALER_DISPSTATX_FULL\t\t\tBIT(29)\n# define SCALER_DISPSTATX_EMPTY\t\t\tBIT(28)\n# define SCALER_DISPSTATX_LINE_MASK\t\tVC4_MASK(11, 0)\n# define SCALER_DISPSTATX_LINE_SHIFT\t\t0\n\n#define SCALER_DISPBASE0                        0x0000004c\n \n# define SCALER_DISPBASEX_TOP_MASK\t\tVC4_MASK(31, 16)\n# define SCALER_DISPBASEX_TOP_SHIFT\t\t16\n \n# define SCALER_DISPBASEX_BASE_MASK\t\tVC4_MASK(15, 0)\n# define SCALER_DISPBASEX_BASE_SHIFT\t\t0\n\n#define SCALER_DISPCTRL1                        0x00000050\n#define SCALER_DISPBKGND1                       0x00000054\n#define SCALER_DISPBKGNDX(x)\t\t\t(SCALER_DISPBKGND0 +        \\\n\t\t\t\t\t\t (x) * (SCALER_DISPBKGND1 - \\\n\t\t\t\t\t\t\tSCALER_DISPBKGND0))\n#define SCALER_DISPSTAT1                        0x00000058\n# define SCALER_DISPSTAT1_FRCNT0_MASK\t\tVC4_MASK(23, 18)\n# define SCALER_DISPSTAT1_FRCNT0_SHIFT\t\t18\n# define SCALER_DISPSTAT1_FRCNT1_MASK\t\tVC4_MASK(17, 12)\n# define SCALER_DISPSTAT1_FRCNT1_SHIFT\t\t12\n\n#define SCALER_DISPSTATX(x)\t\t\t(SCALER_DISPSTAT0 +        \\\n\t\t\t\t\t\t (x) * (SCALER_DISPSTAT1 - \\\n\t\t\t\t\t\t\tSCALER_DISPSTAT0))\n\n#define SCALER_DISPBASE1                        0x0000005c\n#define SCALER_DISPBASEX(x)\t\t\t(SCALER_DISPBASE0 +        \\\n\t\t\t\t\t\t (x) * (SCALER_DISPBASE1 - \\\n\t\t\t\t\t\t\tSCALER_DISPBASE0))\n#define SCALER_DISPCTRL2                        0x00000060\n#define SCALER_DISPCTRLX(x)\t\t\t(SCALER_DISPCTRL0 +        \\\n\t\t\t\t\t\t (x) * (SCALER_DISPCTRL1 - \\\n\t\t\t\t\t\t\tSCALER_DISPCTRL0))\n#define SCALER_DISPBKGND2                       0x00000064\n\n#define SCALER_DISPSTAT2                        0x00000068\n# define SCALER_DISPSTAT2_FRCNT2_MASK\t\tVC4_MASK(17, 12)\n# define SCALER_DISPSTAT2_FRCNT2_SHIFT\t\t12\n\n#define SCALER_DISPBASE2                        0x0000006c\n#define SCALER_DISPALPHA2                       0x00000070\n#define SCALER_GAMADDR                          0x00000078\n# define SCALER_GAMADDR_AUTOINC\t\t\tBIT(31)\n \n# define SCALER_GAMADDR_SRAMENB\t\t\tBIT(30)\n\n#define SCALER_OLEDOFFS                         0x00000080\n \n# define SCALER_OLEDOFFS_YUVCLAMP               BIT(31)\n\n \n# define SCALER_OLEDOFFS_DISPFIFO_MASK          VC4_MASK(25, 24)\n# define SCALER_OLEDOFFS_DISPFIFO_SHIFT         24\n# define SCALER_OLEDOFFS_DISPFIFO_DISABLED      0\n# define SCALER_OLEDOFFS_DISPFIFO_0             1\n# define SCALER_OLEDOFFS_DISPFIFO_1             2\n# define SCALER_OLEDOFFS_DISPFIFO_2             3\n\n \n# define SCALER_OLEDOFFS_RED_MASK               VC4_MASK(23, 16)\n# define SCALER_OLEDOFFS_RED_SHIFT              16\n# define SCALER_OLEDOFFS_GREEN_MASK             VC4_MASK(15, 8)\n# define SCALER_OLEDOFFS_GREEN_SHIFT            8\n# define SCALER_OLEDOFFS_BLUE_MASK              VC4_MASK(7, 0)\n# define SCALER_OLEDOFFS_BLUE_SHIFT             0\n\n \n#define SCALER_OLEDCOEF0                        0x00000084\n# define SCALER_OLEDCOEF0_B_TO_R_MASK           VC4_MASK(29, 20)\n# define SCALER_OLEDCOEF0_B_TO_R_SHIFT          20\n# define SCALER_OLEDCOEF0_B_TO_G_MASK           VC4_MASK(19, 10)\n# define SCALER_OLEDCOEF0_B_TO_G_SHIFT          10\n# define SCALER_OLEDCOEF0_B_TO_B_MASK           VC4_MASK(9, 0)\n# define SCALER_OLEDCOEF0_B_TO_B_SHIFT          0\n\n#define SCALER_OLEDCOEF1                        0x00000088\n# define SCALER_OLEDCOEF1_G_TO_R_MASK           VC4_MASK(29, 20)\n# define SCALER_OLEDCOEF1_G_TO_R_SHIFT          20\n# define SCALER_OLEDCOEF1_G_TO_G_MASK           VC4_MASK(19, 10)\n# define SCALER_OLEDCOEF1_G_TO_G_SHIFT          10\n# define SCALER_OLEDCOEF1_G_TO_B_MASK           VC4_MASK(9, 0)\n# define SCALER_OLEDCOEF1_G_TO_B_SHIFT          0\n\n#define SCALER_OLEDCOEF2                        0x0000008c\n# define SCALER_OLEDCOEF2_R_TO_R_MASK           VC4_MASK(29, 20)\n# define SCALER_OLEDCOEF2_R_TO_R_SHIFT          20\n# define SCALER_OLEDCOEF2_R_TO_G_MASK           VC4_MASK(19, 10)\n# define SCALER_OLEDCOEF2_R_TO_G_SHIFT          10\n# define SCALER_OLEDCOEF2_R_TO_B_MASK           VC4_MASK(9, 0)\n# define SCALER_OLEDCOEF2_R_TO_B_SHIFT          0\n\n \n#define SCALER_DISPSLAVE0                       0x000000c0\n#define SCALER_DISPSLAVE1                       0x000000c9\n#define SCALER_DISPSLAVE2                       0x000000d0\n# define SCALER_DISPSLAVE_ISSUE_VSTART          BIT(31)\n# define SCALER_DISPSLAVE_ISSUE_HSTART          BIT(30)\n \n# define SCALER_DISPSLAVE_EOL                   BIT(26)\n \n# define SCALER_DISPSLAVE_EMPTY                 BIT(25)\n \n# define SCALER_DISPSLAVE_VALID                 BIT(24)\n# define SCALER_DISPSLAVE_RGB_MASK              VC4_MASK(23, 0)\n# define SCALER_DISPSLAVE_RGB_SHIFT             0\n\n#define SCALER_GAMDATA                          0x000000e0\n#define SCALER_DLIST_START                      0x00002000\n#define SCALER_DLIST_SIZE                       0x00004000\n\n#define SCALER5_DLIST_START\t\t\t0x00004000\n\n# define VC4_HDMI_SW_RESET_FORMAT_DETECT\tBIT(1)\n# define VC4_HDMI_SW_RESET_HDMI\t\t\tBIT(0)\n\n# define VC4_HDMI_HOTPLUG_CONNECTED\t\tBIT(0)\n\n# define VC4_HDMI_MAI_CONFIG_FORMAT_REVERSE\t\tBIT(27)\n# define VC4_HDMI_MAI_CONFIG_BIT_REVERSE\t\tBIT(26)\n# define VC4_HDMI_MAI_CHANNEL_MASK_MASK\t\t\tVC4_MASK(15, 0)\n# define VC4_HDMI_MAI_CHANNEL_MASK_SHIFT\t\t0\n\n# define VC4_HDMI_AUDIO_PACKET_ZERO_DATA_ON_SAMPLE_FLAT\t\tBIT(29)\n# define VC4_HDMI_AUDIO_PACKET_ZERO_DATA_ON_INACTIVE_CHANNELS\tBIT(24)\n# define VC4_HDMI_AUDIO_PACKET_FORCE_SAMPLE_PRESENT\t\tBIT(19)\n# define VC4_HDMI_AUDIO_PACKET_FORCE_B_FRAME\t\t\tBIT(18)\n# define VC4_HDMI_AUDIO_PACKET_B_FRAME_IDENTIFIER_MASK\t\tVC4_MASK(13, 10)\n# define VC4_HDMI_AUDIO_PACKET_B_FRAME_IDENTIFIER_SHIFT\t\t10\n \n# define VC4_HDMI_AUDIO_PACKET_AUDIO_LAYOUT\t\t\tBIT(9)\n \n# define VC4_HDMI_AUDIO_PACKET_FORCE_AUDIO_LAYOUT\t\tBIT(8)\n# define VC4_HDMI_AUDIO_PACKET_CEA_MASK_MASK\t\t\tVC4_MASK(7, 0)\n# define VC4_HDMI_AUDIO_PACKET_CEA_MASK_SHIFT\t\t\t0\n\n# define VC4_HDMI_MAI_FORMAT_AUDIO_FORMAT_MASK\t\tVC4_MASK(23, 16)\n# define VC4_HDMI_MAI_FORMAT_AUDIO_FORMAT_SHIFT\t\t16\n\nenum {\n\tVC4_HDMI_MAI_FORMAT_PCM = 2,\n\tVC4_HDMI_MAI_FORMAT_HBR = 200,\n};\n\n# define VC4_HDMI_MAI_FORMAT_SAMPLE_RATE_MASK\t\tVC4_MASK(15, 8)\n# define VC4_HDMI_MAI_FORMAT_SAMPLE_RATE_SHIFT\t\t8\n\nenum {\n\tVC4_HDMI_MAI_SAMPLE_RATE_NOT_INDICATED = 0,\n\tVC4_HDMI_MAI_SAMPLE_RATE_8000 = 1,\n\tVC4_HDMI_MAI_SAMPLE_RATE_11025 = 2,\n\tVC4_HDMI_MAI_SAMPLE_RATE_12000 = 3,\n\tVC4_HDMI_MAI_SAMPLE_RATE_16000 = 4,\n\tVC4_HDMI_MAI_SAMPLE_RATE_22050 = 5,\n\tVC4_HDMI_MAI_SAMPLE_RATE_24000 = 6,\n\tVC4_HDMI_MAI_SAMPLE_RATE_32000 = 7,\n\tVC4_HDMI_MAI_SAMPLE_RATE_44100 = 8,\n\tVC4_HDMI_MAI_SAMPLE_RATE_48000 = 9,\n\tVC4_HDMI_MAI_SAMPLE_RATE_64000 = 10,\n\tVC4_HDMI_MAI_SAMPLE_RATE_88200 = 11,\n\tVC4_HDMI_MAI_SAMPLE_RATE_96000 = 12,\n\tVC4_HDMI_MAI_SAMPLE_RATE_128000 = 13,\n\tVC4_HDMI_MAI_SAMPLE_RATE_176400 = 14,\n\tVC4_HDMI_MAI_SAMPLE_RATE_192000 = 15,\n};\n\n# define VC4_HDMI_RAM_PACKET_ENABLE\t\tBIT(16)\n\n \n# define VC4_HDMI_CRP_USE_MAI_BUS_SYNC_FOR_CTS\tBIT(26)\n \n# define VC4_HDMI_CRP_CFG_DISABLE\t\tBIT(25)\n \n# define VC4_HDMI_CRP_CFG_EXTERNAL_CTS_EN\tBIT(24)\n# define VC4_HDMI_CRP_CFG_N_MASK\t\tVC4_MASK(19, 0)\n# define VC4_HDMI_CRP_CFG_N_SHIFT\t\t0\n\n# define VC4_HDMI_HORZA_VPOS\t\t\tBIT(14)\n# define VC4_HDMI_HORZA_HPOS\t\t\tBIT(13)\n \n# define VC4_HDMI_HORZA_HAP_MASK\t\tVC4_MASK(12, 0)\n# define VC4_HDMI_HORZA_HAP_SHIFT\t\t0\n\n \n# define VC4_HDMI_HORZB_HBP_MASK\t\tVC4_MASK(29, 20)\n# define VC4_HDMI_HORZB_HBP_SHIFT\t\t20\n \n# define VC4_HDMI_HORZB_HSP_MASK\t\tVC4_MASK(19, 10)\n# define VC4_HDMI_HORZB_HSP_SHIFT\t\t10\n \n# define VC4_HDMI_HORZB_HFP_MASK\t\tVC4_MASK(9, 0)\n# define VC4_HDMI_HORZB_HFP_SHIFT\t\t0\n\n# define VC4_HDMI_FIFO_CTL_RECENTER_DONE\tBIT(14)\n# define VC4_HDMI_FIFO_CTL_USE_EMPTY\t\tBIT(13)\n# define VC4_HDMI_FIFO_CTL_ON_VB\t\tBIT(7)\n# define VC4_HDMI_FIFO_CTL_RECENTER\t\tBIT(6)\n# define VC4_HDMI_FIFO_CTL_FIFO_RESET\t\tBIT(5)\n# define VC4_HDMI_FIFO_CTL_USE_PLL_LOCK\t\tBIT(4)\n# define VC4_HDMI_FIFO_CTL_INV_CLK_XFR\t\tBIT(3)\n# define VC4_HDMI_FIFO_CTL_CAPTURE_PTR\t\tBIT(2)\n# define VC4_HDMI_FIFO_CTL_USE_FULL\t\tBIT(1)\n# define VC4_HDMI_FIFO_CTL_MASTER_SLAVE_N\tBIT(0)\n# define VC4_HDMI_FIFO_VALID_WRITE_MASK\t\t0xefff\n\n# define VC4_HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT BIT(15)\n# define VC4_HDMI_SCHEDULER_CONTROL_IGNORE_VSYNC_PREDICTS BIT(5)\n# define VC4_HDMI_SCHEDULER_CONTROL_VERT_ALWAYS_KEEPOUT\tBIT(3)\n# define VC4_HDMI_SCHEDULER_CONTROL_HDMI_ACTIVE\tBIT(1)\n# define VC4_HDMI_SCHEDULER_CONTROL_MODE_HDMI\tBIT(0)\n\n \n# define VC4_HDMI_VERTA_VSP_MASK\t\tVC4_MASK(24, 20)\n# define VC4_HDMI_VERTA_VSP_SHIFT\t\t20\n \n# define VC4_HDMI_VERTA_VFP_MASK\t\tVC4_MASK(19, 13)\n# define VC4_HDMI_VERTA_VFP_SHIFT\t\t13\n \n# define VC4_HDMI_VERTA_VAL_MASK\t\tVC4_MASK(12, 0)\n# define VC4_HDMI_VERTA_VAL_SHIFT\t\t0\n\n \n# define VC4_HDMI_VERTB_VSPO_MASK\t\tVC4_MASK(21, 9)\n# define VC4_HDMI_VERTB_VSPO_SHIFT\t\t9\n \n# define VC4_HDMI_VERTB_VBP_MASK\t\tVC4_MASK(8, 0)\n# define VC4_HDMI_VERTB_VBP_SHIFT\t\t0\n\n \n# define VC4_HDMI_CEC_TX_EOM\t\t\tBIT(31)\n \n# define VC4_HDMI_CEC_TX_STATUS_GOOD\t\tBIT(30)\n# define VC4_HDMI_CEC_RX_EOM\t\t\tBIT(29)\n# define VC4_HDMI_CEC_RX_STATUS_GOOD\t\tBIT(28)\n \n# define VC4_HDMI_CEC_REC_WRD_CNT_MASK\t\tVC4_MASK(27, 24)\n# define VC4_HDMI_CEC_REC_WRD_CNT_SHIFT\t\t24\n \n# define VC4_HDMI_CEC_RX_CONTINUE\t\tBIT(23)\n# define VC4_HDMI_CEC_TX_CONTINUE\t\tBIT(22)\n \n# define VC4_HDMI_CEC_CLEAR_RECEIVE_OFF\t\tBIT(21)\n \n# define VC4_HDMI_CEC_START_XMIT_BEGIN\t\tBIT(20)\n# define VC4_HDMI_CEC_MESSAGE_LENGTH_MASK\tVC4_MASK(19, 16)\n# define VC4_HDMI_CEC_MESSAGE_LENGTH_SHIFT\t16\n \n# define VC4_HDMI_CEC_ADDR_MASK\t\t\tVC4_MASK(15, 12)\n# define VC4_HDMI_CEC_ADDR_SHIFT\t\t12\n \n \n# define VC4_HDMI_CEC_DIV_CLK_CNT_MASK\t\tVC4_MASK(11, 0)\n# define VC4_HDMI_CEC_DIV_CLK_CNT_SHIFT\t\t0\n\n \n# define VC4_HDMI_CEC_CNT_TO_1500_US_MASK\tVC4_MASK(30, 24)\n# define VC4_HDMI_CEC_CNT_TO_1500_US_SHIFT\t24\n# define VC4_HDMI_CEC_CNT_TO_1300_US_MASK\tVC4_MASK(23, 17)\n# define VC4_HDMI_CEC_CNT_TO_1300_US_SHIFT\t17\n# define VC4_HDMI_CEC_CNT_TO_800_US_MASK\tVC4_MASK(16, 11)\n# define VC4_HDMI_CEC_CNT_TO_800_US_SHIFT\t11\n# define VC4_HDMI_CEC_CNT_TO_600_US_MASK\tVC4_MASK(10, 5)\n# define VC4_HDMI_CEC_CNT_TO_600_US_SHIFT\t5\n# define VC4_HDMI_CEC_CNT_TO_400_US_MASK\tVC4_MASK(4, 0)\n# define VC4_HDMI_CEC_CNT_TO_400_US_SHIFT\t0\n\n# define VC4_HDMI_CEC_CNT_TO_2750_US_MASK\tVC4_MASK(31, 24)\n# define VC4_HDMI_CEC_CNT_TO_2750_US_SHIFT\t24\n# define VC4_HDMI_CEC_CNT_TO_2400_US_MASK\tVC4_MASK(23, 16)\n# define VC4_HDMI_CEC_CNT_TO_2400_US_SHIFT\t16\n# define VC4_HDMI_CEC_CNT_TO_2050_US_MASK\tVC4_MASK(15, 8)\n# define VC4_HDMI_CEC_CNT_TO_2050_US_SHIFT\t8\n# define VC4_HDMI_CEC_CNT_TO_1700_US_MASK\tVC4_MASK(7, 0)\n# define VC4_HDMI_CEC_CNT_TO_1700_US_SHIFT\t0\n\n# define VC4_HDMI_CEC_CNT_TO_4300_US_MASK\tVC4_MASK(31, 24)\n# define VC4_HDMI_CEC_CNT_TO_4300_US_SHIFT\t24\n# define VC4_HDMI_CEC_CNT_TO_3900_US_MASK\tVC4_MASK(23, 16)\n# define VC4_HDMI_CEC_CNT_TO_3900_US_SHIFT\t16\n# define VC4_HDMI_CEC_CNT_TO_3600_US_MASK\tVC4_MASK(15, 8)\n# define VC4_HDMI_CEC_CNT_TO_3600_US_SHIFT\t8\n# define VC4_HDMI_CEC_CNT_TO_3500_US_MASK\tVC4_MASK(7, 0)\n# define VC4_HDMI_CEC_CNT_TO_3500_US_SHIFT\t0\n\n# define VC4_HDMI_CEC_TX_SW_RESET\t\tBIT(27)\n# define VC4_HDMI_CEC_RX_SW_RESET\t\tBIT(26)\n# define VC4_HDMI_CEC_PAD_SW_RESET\t\tBIT(25)\n# define VC4_HDMI_CEC_MUX_TP_OUT_CEC\t\tBIT(24)\n# define VC4_HDMI_CEC_RX_CEC_INT\t\tBIT(23)\n# define VC4_HDMI_CEC_CLK_PRELOAD_MASK\t\tVC4_MASK(22, 16)\n# define VC4_HDMI_CEC_CLK_PRELOAD_SHIFT\t\t16\n# define VC4_HDMI_CEC_CNT_TO_4700_US_MASK\tVC4_MASK(15, 8)\n# define VC4_HDMI_CEC_CNT_TO_4700_US_SHIFT\t8\n# define VC4_HDMI_CEC_CNT_TO_4500_US_MASK\tVC4_MASK(7, 0)\n# define VC4_HDMI_CEC_CNT_TO_4500_US_SHIFT\t0\n\n# define VC4_HDMI_TX_PHY_RNG_PWRDN\t\tBIT(25)\n\n# define VC4_HDMI_CPU_CEC\t\t\tBIT(6)\n# define VC4_HDMI_CPU_HOTPLUG\t\t\tBIT(0)\n\n \n# define VC4_HD_CECRXD\t\t\t\tBIT(9)\n \n# define VC4_HD_CECOVR\t\t\t\tBIT(8)\n# define VC4_HD_M_REGISTER_FILE_STANDBY\t\t(3 << 6)\n# define VC4_HD_M_RAM_STANDBY\t\t\t(3 << 4)\n# define VC4_HD_M_SW_RST\t\t\tBIT(2)\n# define VC4_HD_M_ENABLE\t\t\tBIT(0)\n\n \n# define VC4_HD_MAI_CTL_DLATE\t\t\tBIT(15)\n# define VC4_HD_MAI_CTL_BUSY\t\t\tBIT(14)\n# define VC4_HD_MAI_CTL_CHALIGN\t\t\tBIT(13)\n# define VC4_HD_MAI_CTL_WHOLSMP\t\t\tBIT(12)\n# define VC4_HD_MAI_CTL_FULL\t\t\tBIT(11)\n# define VC4_HD_MAI_CTL_EMPTY\t\t\tBIT(10)\n# define VC4_HD_MAI_CTL_FLUSH\t\t\tBIT(9)\n \n# define VC4_HD_MAI_CTL_PAREN\t\t\tBIT(8)\n# define VC4_HD_MAI_CTL_CHNUM_MASK\t\tVC4_MASK(7, 4)\n# define VC4_HD_MAI_CTL_CHNUM_SHIFT\t\t4\n# define VC4_HD_MAI_CTL_ENABLE\t\t\tBIT(3)\n \n# define VC4_HD_MAI_CTL_ERRORE\t\t\tBIT(2)\n \n# define VC4_HD_MAI_CTL_ERRORF\t\t\tBIT(1)\n \n# define VC4_HD_MAI_CTL_RESET\t\t\tBIT(0)\n\n# define VC4_HD_MAI_THR_PANICHIGH_MASK\t\tVC4_MASK(29, 24)\n# define VC4_HD_MAI_THR_PANICHIGH_SHIFT\t\t24\n# define VC4_HD_MAI_THR_PANICLOW_MASK\t\tVC4_MASK(21, 16)\n# define VC4_HD_MAI_THR_PANICLOW_SHIFT\t\t16\n# define VC4_HD_MAI_THR_DREQHIGH_MASK\t\tVC4_MASK(13, 8)\n# define VC4_HD_MAI_THR_DREQHIGH_SHIFT\t\t8\n# define VC4_HD_MAI_THR_DREQLOW_MASK\t\tVC4_MASK(5, 0)\n# define VC4_HD_MAI_THR_DREQLOW_SHIFT\t\t0\n\n \n# define VC4_HD_MAI_SMP_N_MASK\t\t\tVC4_MASK(31, 8)\n# define VC4_HD_MAI_SMP_N_SHIFT\t\t\t8\n# define VC4_HD_MAI_SMP_M_MASK\t\t\tVC4_MASK(7, 0)\n# define VC4_HD_MAI_SMP_M_SHIFT\t\t\t0\n\n# define VC4_HD_VID_CTL_ENABLE\t\t\tBIT(31)\n# define VC4_HD_VID_CTL_UNDERFLOW_ENABLE\tBIT(30)\n# define VC4_HD_VID_CTL_FRAME_COUNTER_RESET\tBIT(29)\n# define VC4_HD_VID_CTL_VSYNC_LOW\t\tBIT(28)\n# define VC4_HD_VID_CTL_HSYNC_LOW\t\tBIT(27)\n# define VC4_HD_VID_CTL_CLRSYNC\t\t\tBIT(24)\n# define VC4_HD_VID_CTL_CLRRGB\t\t\tBIT(23)\n# define VC4_HD_VID_CTL_BLANKPIX\t\tBIT(18)\n\n# define VC4_HD_CSC_CTL_ORDER_MASK\t\tVC4_MASK(7, 5)\n# define VC4_HD_CSC_CTL_ORDER_SHIFT\t\t5\n# define VC4_HD_CSC_CTL_ORDER_RGB\t\t0\n# define VC4_HD_CSC_CTL_ORDER_BGR\t\t1\n# define VC4_HD_CSC_CTL_ORDER_BRG\t\t2\n# define VC4_HD_CSC_CTL_ORDER_GRB\t\t3\n# define VC4_HD_CSC_CTL_ORDER_GBR\t\t4\n# define VC4_HD_CSC_CTL_ORDER_RBG\t\t5\n# define VC4_HD_CSC_CTL_PADMSB\t\t\tBIT(4)\n# define VC4_HD_CSC_CTL_MODE_MASK\t\tVC4_MASK(3, 2)\n# define VC4_HD_CSC_CTL_MODE_SHIFT\t\t2\n# define VC4_HD_CSC_CTL_MODE_RGB_TO_SD_YPRPB\t0\n# define VC4_HD_CSC_CTL_MODE_RGB_TO_HD_YPRPB\t1\n# define VC4_HD_CSC_CTL_MODE_CUSTOM\t\t3\n# define VC4_HD_CSC_CTL_RGB2YCC\t\t\tBIT(1)\n# define VC4_HD_CSC_CTL_ENABLE\t\t\tBIT(0)\n\n# define VC5_MT_CP_CSC_CTL_USE_444_TO_422\tBIT(6)\n# define VC5_MT_CP_CSC_CTL_FILTER_MODE_444_TO_422_MASK \\\n\t\t\t\t\t\tVC4_MASK(5, 4)\n# define VC5_MT_CP_CSC_CTL_FILTER_MODE_444_TO_422_STANDARD \\\n\t\t\t\t\t\t3\n# define VC5_MT_CP_CSC_CTL_USE_RNG_SUPPRESSION\tBIT(3)\n# define VC5_MT_CP_CSC_CTL_ENABLE\t\tBIT(2)\n# define VC5_MT_CP_CSC_CTL_MODE_MASK\t\tVC4_MASK(1, 0)\n\n# define VC5_MT_CP_CHANNEL_CTL_OUTPUT_REMAP_MASK \\\n\t\t\t\t\t\tVC4_MASK(7, 6)\n# define VC5_MT_CP_CHANNEL_CTL_OUTPUT_REMAP_LEGACY_STYLE \\\n\t\t\t\t\t\t2\n\n# define VC4_DVP_HT_CLOCK_STOP_PIXEL\t\tBIT(1)\n\n# define VC5_DVP_HT_VEC_INTERFACE_CFG_SEL_422_MASK \\\n\t\t\t\t\t\tVC4_MASK(3, 2)\n# define VC5_DVP_HT_VEC_INTERFACE_CFG_SEL_422_FORMAT_422_LEGACY \\\n\t\t\t\t\t\t2\n\n \n#define HVS_BOOTLOADER_DLIST_END                32\n\nenum hvs_pixel_format {\n\t \n\tHVS_PIXEL_FORMAT_RGB332 = 0,\n\t \n\tHVS_PIXEL_FORMAT_RGBA4444 = 1,\n\tHVS_PIXEL_FORMAT_RGB555 = 2,\n\tHVS_PIXEL_FORMAT_RGBA5551 = 3,\n\tHVS_PIXEL_FORMAT_RGB565 = 4,\n\t \n\tHVS_PIXEL_FORMAT_RGB888 = 5,\n\tHVS_PIXEL_FORMAT_RGBA6666 = 6,\n\t \n\tHVS_PIXEL_FORMAT_RGBA8888 = 7,\n\n\tHVS_PIXEL_FORMAT_YCBCR_YUV420_3PLANE = 8,\n\tHVS_PIXEL_FORMAT_YCBCR_YUV420_2PLANE = 9,\n\tHVS_PIXEL_FORMAT_YCBCR_YUV422_3PLANE = 10,\n\tHVS_PIXEL_FORMAT_YCBCR_YUV422_2PLANE = 11,\n\tHVS_PIXEL_FORMAT_H264 = 12,\n\tHVS_PIXEL_FORMAT_PALETTE = 13,\n\tHVS_PIXEL_FORMAT_YUV444_RGB = 14,\n\tHVS_PIXEL_FORMAT_AYUV444_RGB = 15,\n\tHVS_PIXEL_FORMAT_RGBA1010102 = 16,\n\tHVS_PIXEL_FORMAT_YCBCR_10BIT = 17,\n};\n\n \n \n#define HVS_PIXEL_ORDER_RGBA\t\t\t0\n#define HVS_PIXEL_ORDER_BGRA\t\t\t1\n#define HVS_PIXEL_ORDER_ARGB\t\t\t2\n#define HVS_PIXEL_ORDER_ABGR\t\t\t3\n\n \n#define HVS_PIXEL_ORDER_XBRG\t\t\t0\n#define HVS_PIXEL_ORDER_XRBG\t\t\t1\n#define HVS_PIXEL_ORDER_XRGB\t\t\t2\n#define HVS_PIXEL_ORDER_XBGR\t\t\t3\n\n \n#define HVS_PIXEL_ORDER_XYCBCR\t\t\t0\n#define HVS_PIXEL_ORDER_XYCRCB\t\t\t1\n#define HVS_PIXEL_ORDER_YXCBCR\t\t\t2\n#define HVS_PIXEL_ORDER_YXCRCB\t\t\t3\n\n#define SCALER_CTL0_END\t\t\t\tBIT(31)\n#define SCALER_CTL0_VALID\t\t\tBIT(30)\n\n#define SCALER_CTL0_SIZE_MASK\t\t\tVC4_MASK(29, 24)\n#define SCALER_CTL0_SIZE_SHIFT\t\t\t24\n\n#define SCALER_CTL0_TILING_MASK\t\t\tVC4_MASK(21, 20)\n#define SCALER_CTL0_TILING_SHIFT\t\t20\n#define SCALER_CTL0_TILING_LINEAR\t\t0\n#define SCALER_CTL0_TILING_64B\t\t\t1\n#define SCALER_CTL0_TILING_128B\t\t\t2\n#define SCALER_CTL0_TILING_256B_OR_T\t\t3\n\n#define SCALER_CTL0_ALPHA_MASK                  BIT(19)\n#define SCALER_CTL0_HFLIP                       BIT(16)\n#define SCALER_CTL0_VFLIP                       BIT(15)\n\n#define SCALER_CTL0_KEY_MODE_MASK\t\tVC4_MASK(18, 17)\n#define SCALER_CTL0_KEY_MODE_SHIFT\t\t17\n#define SCALER_CTL0_KEY_DISABLED\t\t0\n#define SCALER_CTL0_KEY_LUMA_OR_COMMON_RGB\t1\n#define SCALER_CTL0_KEY_MATCH\t\t\t2  \n#define SCALER_CTL0_KEY_REPLACE\t\t\t3  \n\n#define SCALER_CTL0_ORDER_MASK\t\t\tVC4_MASK(14, 13)\n#define SCALER_CTL0_ORDER_SHIFT\t\t\t13\n\n#define SCALER_CTL0_RGBA_EXPAND_MASK\t\tVC4_MASK(12, 11)\n#define SCALER_CTL0_RGBA_EXPAND_SHIFT\t\t11\n#define SCALER_CTL0_RGBA_EXPAND_ZERO\t\t0\n#define SCALER_CTL0_RGBA_EXPAND_LSB\t\t1\n#define SCALER_CTL0_RGBA_EXPAND_MSB\t\t2\n#define SCALER_CTL0_RGBA_EXPAND_ROUND\t\t3\n\n#define SCALER5_CTL0_ALPHA_EXPAND\t\tBIT(12)\n\n#define SCALER5_CTL0_RGB_EXPAND\t\t\tBIT(11)\n\n#define SCALER_CTL0_SCL1_MASK\t\t\tVC4_MASK(10, 8)\n#define SCALER_CTL0_SCL1_SHIFT\t\t\t8\n\n#define SCALER_CTL0_SCL0_MASK\t\t\tVC4_MASK(7, 5)\n#define SCALER_CTL0_SCL0_SHIFT\t\t\t5\n\n#define SCALER_CTL0_SCL_H_PPF_V_PPF\t\t0\n#define SCALER_CTL0_SCL_H_TPZ_V_PPF\t\t1\n#define SCALER_CTL0_SCL_H_PPF_V_TPZ\t\t2\n#define SCALER_CTL0_SCL_H_TPZ_V_TPZ\t\t3\n#define SCALER_CTL0_SCL_H_PPF_V_NONE\t\t4\n#define SCALER_CTL0_SCL_H_NONE_V_PPF\t\t5\n#define SCALER_CTL0_SCL_H_NONE_V_TPZ\t\t6\n#define SCALER_CTL0_SCL_H_TPZ_V_NONE\t\t7\n\n \n#define SCALER_CTL0_UNITY\t\t\tBIT(4)\n#define SCALER5_CTL0_UNITY\t\t\tBIT(15)\n\n#define SCALER_CTL0_PIXEL_FORMAT_MASK\t\tVC4_MASK(3, 0)\n#define SCALER_CTL0_PIXEL_FORMAT_SHIFT\t\t0\n\n#define SCALER5_CTL0_PIXEL_FORMAT_MASK\t\tVC4_MASK(4, 0)\n\n#define SCALER_POS0_FIXED_ALPHA_MASK\t\tVC4_MASK(31, 24)\n#define SCALER_POS0_FIXED_ALPHA_SHIFT\t\t24\n\n#define SCALER_POS0_START_Y_MASK\t\tVC4_MASK(23, 12)\n#define SCALER_POS0_START_Y_SHIFT\t\t12\n\n#define SCALER_POS0_START_X_MASK\t\tVC4_MASK(11, 0)\n#define SCALER_POS0_START_X_SHIFT\t\t0\n\n#define SCALER5_POS0_START_Y_MASK\t\tVC4_MASK(27, 16)\n#define SCALER5_POS0_START_Y_SHIFT\t\t16\n\n#define SCALER5_POS0_START_X_MASK\t\tVC4_MASK(13, 0)\n#define SCALER5_POS0_START_X_SHIFT\t\t0\n\n#define SCALER5_POS0_VFLIP\t\t\tBIT(31)\n#define SCALER5_POS0_HFLIP\t\t\tBIT(15)\n\n#define SCALER5_CTL2_ALPHA_MODE_MASK\t\tVC4_MASK(31, 30)\n#define SCALER5_CTL2_ALPHA_MODE_SHIFT\t\t30\n#define SCALER5_CTL2_ALPHA_MODE_PIPELINE\t\t0\n#define SCALER5_CTL2_ALPHA_MODE_FIXED\t\t1\n#define SCALER5_CTL2_ALPHA_MODE_FIXED_NONZERO\t2\n#define SCALER5_CTL2_ALPHA_MODE_FIXED_OVER_0x07\t3\n\n#define SCALER5_CTL2_ALPHA_PREMULT\t\tBIT(29)\n\n#define SCALER5_CTL2_ALPHA_MIX\t\t\tBIT(28)\n\n#define SCALER5_CTL2_ALPHA_LOC\t\t\tBIT(25)\n\n#define SCALER5_CTL2_MAP_SEL_MASK\t\tVC4_MASK(18, 17)\n#define SCALER5_CTL2_MAP_SEL_SHIFT\t\t17\n\n#define SCALER5_CTL2_GAMMA\t\t\tBIT(16)\n\n#define SCALER5_CTL2_ALPHA_MASK\t\t\tVC4_MASK(15, 4)\n#define SCALER5_CTL2_ALPHA_SHIFT\t\t4\n\n#define SCALER_POS1_SCL_HEIGHT_MASK\t\tVC4_MASK(27, 16)\n#define SCALER_POS1_SCL_HEIGHT_SHIFT\t\t16\n\n#define SCALER_POS1_SCL_WIDTH_MASK\t\tVC4_MASK(11, 0)\n#define SCALER_POS1_SCL_WIDTH_SHIFT\t\t0\n\n#define SCALER5_POS1_SCL_HEIGHT_MASK\t\tVC4_MASK(28, 16)\n#define SCALER5_POS1_SCL_HEIGHT_SHIFT\t\t16\n\n#define SCALER5_POS1_SCL_WIDTH_MASK\t\tVC4_MASK(12, 0)\n#define SCALER5_POS1_SCL_WIDTH_SHIFT\t\t0\n\n#define SCALER_POS2_ALPHA_MODE_MASK\t\tVC4_MASK(31, 30)\n#define SCALER_POS2_ALPHA_MODE_SHIFT\t\t30\n#define SCALER_POS2_ALPHA_MODE_PIPELINE\t\t0\n#define SCALER_POS2_ALPHA_MODE_FIXED\t\t1\n#define SCALER_POS2_ALPHA_MODE_FIXED_NONZERO\t2\n#define SCALER_POS2_ALPHA_MODE_FIXED_OVER_0x07\t3\n#define SCALER_POS2_ALPHA_PREMULT\t\tBIT(29)\n#define SCALER_POS2_ALPHA_MIX\t\t\tBIT(28)\n\n#define SCALER_POS2_HEIGHT_MASK\t\t\tVC4_MASK(27, 16)\n#define SCALER_POS2_HEIGHT_SHIFT\t\t16\n\n#define SCALER_POS2_WIDTH_MASK\t\t\tVC4_MASK(11, 0)\n#define SCALER_POS2_WIDTH_SHIFT\t\t\t0\n\n#define SCALER5_POS2_HEIGHT_MASK\t\tVC4_MASK(28, 16)\n#define SCALER5_POS2_HEIGHT_SHIFT\t\t16\n\n#define SCALER5_POS2_WIDTH_MASK\t\t\tVC4_MASK(12, 0)\n#define SCALER5_POS2_WIDTH_SHIFT\t\t0\n\n \n \n#define SCALER_CSC0_COEF_CR_BLU_MASK\t\tVC4_MASK(31, 24)\n#define SCALER_CSC0_COEF_CR_BLU_SHIFT\t\t24\n \n#define SCALER_CSC0_COEF_YY_OFS_MASK\t\tVC4_MASK(23, 16)\n#define SCALER_CSC0_COEF_YY_OFS_SHIFT\t\t16\n \n#define SCALER_CSC0_COEF_CB_OFS_MASK\t\tVC4_MASK(15, 8)\n#define SCALER_CSC0_COEF_CB_OFS_SHIFT\t\t8\n \n#define SCALER_CSC0_COEF_CR_OFS_MASK\t\tVC4_MASK(7, 0)\n#define SCALER_CSC0_COEF_CR_OFS_SHIFT\t\t0\n#define SCALER_CSC0_ITR_R_601_5\t\t\t0x00f00000\n#define SCALER_CSC0_ITR_R_709_3\t\t\t0x00f00000\n#define SCALER_CSC0_ITR_R_2020\t\t\t0x00f00000\n#define SCALER_CSC0_JPEG_JFIF\t\t\t0x00000000\n#define SCALER_CSC0_ITR_R_709_3_FR\t\t0x00000000\n#define SCALER_CSC0_ITR_R_2020_FR\t\t0x00000000\n\n \n#define SCALER_CSC1_COEF_CB_GRN_MASK\t\tVC4_MASK(31, 22)\n#define SCALER_CSC1_COEF_CB_GRN_SHIFT\t\t22\n \n#define SCALER_CSC1_COEF_CR_GRN_MASK\t\tVC4_MASK(21, 12)\n#define SCALER_CSC1_COEF_CR_GRN_SHIFT\t\t12\n \n#define SCALER_CSC1_COEF_YY_ALL_MASK\t\tVC4_MASK(11, 2)\n#define SCALER_CSC1_COEF_YY_ALL_SHIFT\t\t2\n \n#define SCALER_CSC1_COEF_CR_BLU_MASK\t\tVC4_MASK(1, 0)\n#define SCALER_CSC1_COEF_CR_BLU_SHIFT\t\t0\n#define SCALER_CSC1_ITR_R_601_5\t\t\t0xe73304a8\n#define SCALER_CSC1_ITR_R_709_3\t\t\t0xf27784a8\n#define SCALER_CSC1_ITR_R_2020\t\t\t0xf43594a8\n#define SCALER_CSC1_JPEG_JFIF\t\t\t0xea349400\n#define SCALER_CSC1_ITR_R_709_3_FR\t\t0xf4388400\n#define SCALER_CSC1_ITR_R_2020_FR\t\t0xf5b6d400\n\n \n#define SCALER_CSC2_COEF_CB_RED_MASK\t\tVC4_MASK(29, 20)\n#define SCALER_CSC2_COEF_CB_RED_SHIFT\t\t20\n \n#define SCALER_CSC2_COEF_CR_RED_MASK\t\tVC4_MASK(19, 10)\n#define SCALER_CSC2_COEF_CR_RED_SHIFT\t\t10\n \n#define SCALER_CSC2_COEF_CB_BLU_MASK\t\tVC4_MASK(19, 10)\n#define SCALER_CSC2_COEF_CB_BLU_SHIFT\t\t10\n#define SCALER_CSC2_ITR_R_601_5\t\t\t0x00066604\n#define SCALER_CSC2_ITR_R_709_3\t\t\t0x00072e1d\n#define SCALER_CSC2_ITR_R_2020\t\t\t0x0006b624\n#define SCALER_CSC2_JPEG_JFIF\t\t\t0x00059dc6\n#define SCALER_CSC2_ITR_R_709_3_FR\t\t0x00064ddb\n#define SCALER_CSC2_ITR_R_2020_FR\t\t0x0005e5e2\n\n#define SCALER_TPZ0_VERT_RECALC\t\t\tBIT(31)\n#define SCALER_TPZ0_SCALE_MASK\t\t\tVC4_MASK(28, 8)\n#define SCALER_TPZ0_SCALE_SHIFT\t\t\t8\n#define SCALER_TPZ0_IPHASE_MASK\t\t\tVC4_MASK(7, 0)\n#define SCALER_TPZ0_IPHASE_SHIFT\t\t0\n#define SCALER_TPZ1_RECIP_MASK\t\t\tVC4_MASK(15, 0)\n#define SCALER_TPZ1_RECIP_SHIFT\t\t\t0\n\n \n#define SCALER_PPF_NOINTERP\t\t\tBIT(31)\n \n#define SCALER_PPF_AGC\t\t\t\tBIT(30)\n#define SCALER_PPF_SCALE_MASK\t\t\tVC4_MASK(24, 8)\n#define SCALER_PPF_SCALE_SHIFT\t\t\t8\n#define SCALER_PPF_IPHASE_MASK\t\t\tVC4_MASK(6, 0)\n#define SCALER_PPF_IPHASE_SHIFT\t\t\t0\n\n#define SCALER_PPF_KERNEL_OFFSET_MASK\t\tVC4_MASK(13, 0)\n#define SCALER_PPF_KERNEL_OFFSET_SHIFT\t\t0\n#define SCALER_PPF_KERNEL_UNCACHED\t\tBIT(31)\n\n \n#define SCALER_SRC_PITCH_MASK\t\t\tVC4_MASK(15, 0)\n#define SCALER_SRC_PITCH_SHIFT\t\t\t0\n\n \n#define SCALER_TILE_SKIP_0_MASK\t\t\tVC4_MASK(18, 16)\n#define SCALER_TILE_SKIP_0_SHIFT\t\t16\n#define SCALER_TILE_HEIGHT_MASK\t\t\tVC4_MASK(15, 0)\n#define SCALER_TILE_HEIGHT_SHIFT\t\t0\n\n \n#define SCALER_PITCH0_SINK_PIX_MASK\t\tVC4_MASK(31, 26)\n#define SCALER_PITCH0_SINK_PIX_SHIFT\t\t26\n\n \n#define SCALER_PITCH0_TILE_WIDTH_L_MASK\t\tVC4_MASK(22, 16)\n#define SCALER_PITCH0_TILE_WIDTH_L_SHIFT\t16\n#define SCALER_PITCH0_TILE_LINE_DIR\t\tBIT(15)\n#define SCALER_PITCH0_TILE_INITIAL_LINE_DIR\tBIT(14)\n \n#define SCALER_PITCH0_TILE_Y_OFFSET_MASK\tVC4_MASK(13, 8)\n#define SCALER_PITCH0_TILE_Y_OFFSET_SHIFT\t8\n#define SCALER_PITCH0_TILE_WIDTH_R_MASK\t\tVC4_MASK(6, 0)\n#define SCALER_PITCH0_TILE_WIDTH_R_SHIFT\t0\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}