{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677016151804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677016151804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 18:49:11 2023 " "Processing started: Tue Feb 21 18:49:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677016151804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677016151804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrizDeLeds -c matrizDeLeds " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrizDeLeds -c matrizDeLeds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677016151804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677016152470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matrizdeleds.v 1 1 " "Using design file matrizdeleds.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 matrizDeLeds " "Found entity 1: matrizDeLeds" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016152664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 matrizdeleds.v(22) " "Verilog HDL Implicit Net warning at matrizdeleds.v(22): created implicit net for \"w1\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 matrizdeleds.v(23) " "Verilog HDL Implicit Net warning at matrizdeleds.v(23): created implicit net for \"w2\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 matrizdeleds.v(24) " "Verilog HDL Implicit Net warning at matrizdeleds.v(24): created implicit net for \"w4\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 matrizdeleds.v(25) " "Verilog HDL Implicit Net warning at matrizdeleds.v(25): created implicit net for \"w5\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 matrizdeleds.v(26) " "Verilog HDL Implicit Net warning at matrizdeleds.v(26): created implicit net for \"w6\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 matrizdeleds.v(27) " "Verilog HDL Implicit Net warning at matrizdeleds.v(27): created implicit net for \"w7\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w9 matrizdeleds.v(28) " "Verilog HDL Implicit Net warning at matrizdeleds.v(28): created implicit net for \"w9\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 matrizdeleds.v(29) " "Verilog HDL Implicit Net warning at matrizdeleds.v(29): created implicit net for \"w3\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 matrizdeleds.v(30) " "Verilog HDL Implicit Net warning at matrizdeleds.v(30): created implicit net for \"w0\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 matrizdeleds.v(31) " "Verilog HDL Implicit Net warning at matrizdeleds.v(31): created implicit net for \"w8\"" {  } { { "matrizdeleds.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/matrizDeLeds/matrizdeleds.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrizDeLeds " "Elaborating entity \"matrizDeLeds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677016152664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677016153204 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677016153204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677016153204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677016153204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677016153330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 18:49:13 2023 " "Processing ended: Tue Feb 21 18:49:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677016153330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677016153330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677016153330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677016153330 ""}
