
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.03 Build EDK_K_SP3.6
# Mon Jan 26 13:25:50 2009
# Target Board:  Custom
# Family:    virtex5
# Device:    xc5vfx70t
# Package:   ff1136
# Speed Grade:  -1
# Processor: ppc440_0
# Processor clock frequency: 125.00 MHz
# Bus clock frequency: 125.00 MHz
# On Chip Memory :  64 KB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT CLK_BPM_125_INT_P = CLK_BPM_125_INT, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000, DIFFERENTIAL_POLARITY = P
 PORT CLK_BPM_125_INT_N = CLK_BPM_125_INT, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000, DIFFERENTIAL_POLARITY = N
 PORT BPM_LED_1_RED = BPM_LED_1_RED, DIR = O
 PORT BPM_LED_1_GREEN = ibfb_switch_o_led_pulse, DIR = O
 PORT BPM_LED_2_RED = BPM_LED_2_RED, DIR = O
 PORT BPM_LED_2_GREEN = BPM_LED_2_GREEN, DIR = O
 PORT BPM_CFG_COM_0_UART_TX = BPM_CFG_COM_0_UART_TX, DIR = O
 PORT BPM_CFG_COM_1_UART_RX = BPM_CFG_COM_1_UART_RX, DIR = I
 PORT BPM_CFG_COM_2 = BPM_CFG_COM_2, DIR = I
 PORT BPM_CFG_COM_3 = BPM_CFG_COM_3, DIR = I
 PORT BPM_CFG_COM_4 = BPM_CFG_COM_4, DIR = I
 PORT CLK_BPM_125_MGT_9F_P = CLK_BPM_125_MGT_9F, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000, DIFFERENTIAL_POLARITY = P
 PORT CLK_BPM_125_MGT_9F_N = CLK_BPM_125_MGT_9F, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000, DIFFERENTIAL_POLARITY = N
 PORT CLK_BPM_125_MGT_18_P = CLK_BPM_125_MGT_18, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000, DIFFERENTIAL_POLARITY = P
 PORT CLK_BPM_125_MGT_18_N = CLK_BPM_125_MGT_18, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000, DIFFERENTIAL_POLARITY = N
 PORT SYS_BPM_1MGT_P = SYS_BPM_1MGT_P, DIR = I
 PORT SYS_BPM_1MGT_N = SYS_BPM_1MGT_N, DIR = I
 PORT BPM_SYS_1MGT_P = BPM_SYS_1MGT_P, DIR = O
 PORT BPM_SYS_1MGT_N = BPM_SYS_1MGT_N, DIR = O
 PORT BPM2_BPM1_1MGT_P = BPM2_BPM1_1MGT_P, DIR = I
 PORT BPM2_BPM1_1MGT_N = BPM2_BPM1_1MGT_N, DIR = I
 PORT BPM1_BPM2_1MGT_P = BPM1_BPM2_1MGT_P, DIR = O
 PORT BPM1_BPM2_1MGT_N = BPM1_BPM2_1MGT_N, DIR = O
# PORT BPM_SYS_IRQ_B = BPM_SYS_IRQ_B, DIR = O, SIGIS = INTERRUPT
# PORT P0_4LVDS_IO_0_P = P0_4LVDS_IO_0, DIR = I, DIFFERENTIAL_POLARITY = P
# PORT P0_4LVDS_IO_0_N = P0_4LVDS_IO_0, DIR = I, DIFFERENTIAL_POLARITY = N
 PORT BP_LVDS_0_P = BP_LVDS_0_P, DIR = I
 PORT BP_LVDS_0_N = BP_LVDS_0_N, DIR = I
 PORT BP_LVDS_1_P = BP_LVDS_1_P, DIR = I
 PORT BP_LVDS_1_N = BP_LVDS_1_N, DIR = I
 PORT BP_LVDS_2_P = BP_LVDS_2_P, DIR = O
 PORT BP_LVDS_2_N = BP_LVDS_2_N, DIR = O
 PORT BP_LVDS_3_P = BP_LVDS_3_P, DIR = O
 PORT BP_LVDS_3_N = BP_LVDS_3_N, DIR = O
 PORT BP_LVDS_4_P = BP_RFFE_1_INT, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = EDGE_RISING
 PORT BP_LVDS_4_N = BP_RFFE_2_INT, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = EDGE_RISING
# PORT SYS_5LVDS_0_P = SYS_5LVDS_0, DIR = I, DIFFERENTIAL_POLARITY = P
# PORT SYS_5LVDS_0_N = SYS_5LVDS_0, DIR = I, DIFFERENTIAL_POLARITY = N
 PORT SYS_5LVDS_0_P = SYS_5LVDS_0_P, DIR = I
 PORT SYS_5LVDS_0_N = SYS_5LVDS_0_N, DIR = I
 PORT SYS_5LVDS_1_P = SYS_5LVDS_1, DIR = I, DIFFERENTIAL_POLARITY = P
 PORT SYS_5LVDS_1_N = SYS_5LVDS_1, DIR = I, DIFFERENTIAL_POLARITY = N
 PORT SYS_5LVDS_2_P = SYS_5LVDS_2_P, DIR = I
 PORT SYS_5LVDS_2_N = SYS_5LVDS_2_N, DIR = I
 PORT SYS_5LVDS_3_P = SYS_5LVDS_3, DIR = I, DIFFERENTIAL_POLARITY = P
 PORT SYS_5LVDS_3_N = SYS_5LVDS_3, DIR = I, DIFFERENTIAL_POLARITY = N
 PORT SYS_5LVDS_4_P = XFELTIM_INT, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = EDGE_FALLING
 PORT SYS_5LVDS_4_N = net_vcc, DIR = O
 PORT DDR2_CKE = DDR2_CKE, DIR = O
 PORT DDR2_CK_P = DDR2_CK_P, DIR = O, SIGIS = CLK
 PORT DDR2_CK_N = DDR2_CK_N, DIR = O, SIGIS = CLK
 PORT DDR2_CS_B = DDR2_CS_B, DIR = O
 PORT DDR2_RAS_B = DDR2_RAS_B, DIR = O
 PORT DDR2_CAS_B = DDR2_CAS_B, DIR = O
 PORT DDR2_WE_B = DDR2_WE_B, DIR = O
 PORT DDR2_BA = DDR2_BA, DIR = O, VEC = [2:0]
 PORT DDR2_ODT = DDR2_ODT, DIR = O
 PORT DDR2_DM = DDR2_DM, DIR = O, VEC = [1:0]
 PORT DDR2_DQS_P = DDR2_DQS_P, DIR = IO, VEC = [1:0], THREE_STATE = FALSE
 PORT DDR2_DQS_n = DDR2_DQS_n, DIR = IO, VEC = [1:0], THREE_STATE = FALSE
 PORT DDR2_A = DDR2_A, DIR = O, VEC = [12:0]
 PORT DDR2_DQ = DDR2_DQ, DIR = IO, VEC = [15:0], THREE_STATE = FALSE
 PORT SRAM_QVLD = SRAM_QVLD, DIR = O
 PORT SRAM_K_P = SRAM_K_P, DIR = O
 PORT SRAM_K_N = SRAM_K_N, DIR = O
 PORT SRAM_CQ_P = SRAM_CQ_P, DIR = I
 PORT SRAM_CQ_N = SRAM_CQ_N, DIR = I
 PORT SRAM_DOFF_B = SRAM_DOFF_B, DIR = O
 PORT SRAM_RPS_B = SRAM_RPS_B, DIR = O
 PORT SRAM_WPS_B = SRAM_WPS_B, DIR = O
 PORT SRAM_BWS_B = SRAM_BWS_B, DIR = O, VEC = [3:0]
 PORT SRAM_A = SRAM_A, DIR = O, VEC = [21:0]
 PORT SRAM_D = SRAM_D, DIR = O, VEC = [35:0]
 PORT SRAM_Q = SRAM_Q, DIR = I, VEC = [35:0]
 PORT BPM_EEPROM_WP = net_gnd, DIR = O
 PORT BPM_EEPROM_SCL = BPM_EEPROM_SCL, DIR = IO, THREE_STATE = TRUE
 PORT BPM_EEPROM_SDA = BPM_EEPROM_SDA, DIR = IO, THREE_STATE = TRUE
 PORT PB_BPM_0_P = PB_BPM_0_P, DIR = I
 PORT PB_BPM_0_N = PB_BPM_0_N, DIR = I
 PORT BPM_PB_0_P = BPM_PB_0_P, DIR = O
 PORT BPM_PB_0_N = BPM_PB_0_N, DIR = O
 PORT PB_BPM_1_P = PB_BPM_1_P, DIR = I
 PORT PB_BPM_1_N = PB_BPM_1_N, DIR = I
 PORT BPM_PB_1_P = BPM_PB_1_P, DIR = O
 PORT BPM_PB_1_N = BPM_PB_1_N, DIR = O
 PORT PB_BPM_2_P = PB_BPM_2_P, DIR = I
 PORT PB_BPM_2_N = PB_BPM_2_N, DIR = I
 PORT BPM_PB_2_P = BPM_PB_2_P, DIR = O
 PORT BPM_PB_2_N = BPM_PB_2_N, DIR = O
 PORT PB_BPM_3_P = PB_BPM_3_P, DIR = I
 PORT PB_BPM_3_N = PB_BPM_3_N, DIR = I
 PORT BPM_PB_3_P = BPM_PB_3_P, DIR = O
 PORT BPM_PB_3_N = BPM_PB_3_N, DIR = O
 PORT QSFP_BPM_4_P = QSFP_BPM_4_P, DIR = I
 PORT QSFP_BPM_4_N = QSFP_BPM_4_N, DIR = I
 PORT BPM_QSFP_4_P = BPM_QSFP_4_P, DIR = O
 PORT BPM_QSFP_4_N = BPM_QSFP_4_N, DIR = O
 PORT QSFP_BPM_5_P = QSFP_BPM_5_P, DIR = I
 PORT QSFP_BPM_5_N = QSFP_BPM_5_N, DIR = I
 PORT BPM_QSFP_5_P = BPM_QSFP_5_P, DIR = O
 PORT BPM_QSFP_5_N = BPM_QSFP_5_N, DIR = O
 PORT QSFP_BPM_6_P = QSFP_BPM_6_P, DIR = I
 PORT QSFP_BPM_6_N = QSFP_BPM_6_N, DIR = I
 PORT BPM_QSFP_6_P = BPM_QSFP_6_P, DIR = O
 PORT BPM_QSFP_6_N = BPM_QSFP_6_N, DIR = O
 PORT QSFP_BPM_7_P = QSFP_BPM_7_P, DIR = I
 PORT QSFP_BPM_7_N = QSFP_BPM_7_N, DIR = I
 PORT BPM_QSFP_7_P = BPM_QSFP_7_P, DIR = O
 PORT BPM_QSFP_7_N = BPM_QSFP_7_N, DIR = O
 PORT P0_2MGT_RX1_P = P0_2MGT_RX1_P, DIR = I
 PORT P0_2MGT_RX1_N = P0_2MGT_RX1_N, DIR = I
 PORT P0_2MGT_TX1_P = P0_2MGT_TX1_P, DIR = O
 PORT P0_2MGT_TX1_N = P0_2MGT_TX1_N, DIR = O
 PORT P0_2MGT_RX2_P = P0_2MGT_RX2_P, DIR = I
 PORT P0_2MGT_RX2_N = P0_2MGT_RX2_N, DIR = I
 PORT P0_2MGT_TX2_P = P0_2MGT_TX2_P, DIR = O
 PORT P0_2MGT_TX2_N = P0_2MGT_TX2_N, DIR = O
 PORT BPM_BPM_RX_MGT0_P = BPM_BPM_RX_MGT0_P, DIR = I
 PORT BPM_BPM_RX_MGT1_P = BPM_BPM_RX_MGT1_P, DIR = I
 PORT BPM_BPM_RX_MGT2_P = BPM_BPM_RX_MGT2_P, DIR = I
 PORT BPM_BPM_RX_MGT3_P = BPM_BPM_RX_MGT3_P, DIR = I
 PORT BPM_BPM_RX_MGT0_N = BPM_BPM_RX_MGT0_N, DIR = I
 PORT BPM_BPM_RX_MGT1_N = BPM_BPM_RX_MGT1_N, DIR = I
 PORT BPM_BPM_RX_MGT2_N = BPM_BPM_RX_MGT2_N, DIR = I
 PORT BPM_BPM_RX_MGT3_N = BPM_BPM_RX_MGT3_N, DIR = I
 PORT BPM_BPM_TX_MGT0_P = BPM_BPM_TX_MGT0_P, DIR = O
 PORT BPM_BPM_TX_MGT1_P = BPM_BPM_TX_MGT1_P, DIR = O
 PORT BPM_BPM_TX_MGT2_P = BPM_BPM_TX_MGT2_P, DIR = O
 PORT BPM_BPM_TX_MGT3_P = BPM_BPM_TX_MGT3_P, DIR = O
 PORT BPM_BPM_TX_MGT0_N = BPM_BPM_TX_MGT0_N, DIR = O
 PORT BPM_BPM_TX_MGT1_N = BPM_BPM_TX_MGT1_N, DIR = O
 PORT BPM_BPM_TX_MGT2_N = BPM_BPM_TX_MGT2_N, DIR = O
 PORT BPM_BPM_TX_MGT3_N = BPM_BPM_TX_MGT3_N, DIR = O


BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 125000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 250000000
 PARAMETER C_CLKOUT1_PHASE = 90
 PARAMETER C_CLKOUT1_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 250000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT4_FREQ = 250000000
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT4_GROUP = PLL0
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKOUT5_FREQ = 25000000
 PARAMETER C_CLKOUT5_GROUP = PLL0_ADJUST
 PORT CLKIN = CLK_BPM_125_INT
 PORT CLKOUT0 = clk_125_0000MHzPLL0_ADJUST
 PORT CLKOUT1 = clk_250_0000MHz90PLL0_ADJUST
 PORT CLKOUT2 = clk_250_0000MHzPLL0_ADJUST
 PORT CLKOUT3 = clk_200_0000MHz
 PORT CLKOUT4 = clk_250_0000MHzPLL0
 PORT CLKOUT5 = clock_generator_0_CLKOUT5
 PORT RST = net_gnd
 PORT LOCKED = Dcm_all_locked
END

BEGIN idelay_ctrl
 PARAMETER INSTANCE = idelay_ctrl_0
 PARAMETER HW_VER = 1.00.a
 PORT clk_rst = sys_bus_reset
 PORT clk_200 = clk_200_0000MHz
 PORT idelay_ctrl_rdy = idelay_ctrl_rdy
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_inst
 PARAMETER HW_VER = 3.00.a
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
 PORT Slowest_sync_clk = clk_125_0000MHzPLL0_ADJUST
 PORT Ext_Reset_In = net_gnd
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Dcm_locked = Dcm_all_locked
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_inst
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = jtagppc
END

BEGIN ppc440_virtex5
 PARAMETER INSTANCE = ppc440_inst
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_APU_CONTROL = 0b00000010000000001
 PARAMETER C_IDCR_BASEADDR = 0b0000000000
 PARAMETER C_IDCR_HIGHADDR = 0b0011111111
 PARAMETER C_PPC440MC_ROW_CONFLICT_MASK = 0x003FFE00
 PARAMETER C_PPC440MC_BANK_CONFLICT_MASK = 0x00C00000
 PARAMETER C_PPC440MC_CONTROL = 0x8140000F
 PARAMETER C_SPLB0_NUM_MPLB_ADDR_RNG = 0
 PARAMETER C_SPLB1_NUM_MPLB_ADDR_RNG = 0
 PARAMETER C_PPC440MC_MAX_BURST = 1
 PARAMETER C_SPLB0_RNG_MC_BASEADDR = 0x00000000
 PARAMETER C_SPLB0_RNG_MC_HIGHADDR = 0x07FFFFFF
 BUS_INTERFACE MPLB = plb_inst
 BUS_INTERFACE JTAGPPC = jtagppc
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 BUS_INTERFACE SPLB0 = plb_inst
 BUS_INTERFACE PPC440MC = ppc440_inst_PPC440MC
 BUS_INTERFACE MFCB = fcb_v20_0
 PORT CPMC440CLK = clk_250_0000MHzPLL0
 PORT CPMINTERCONNECTCLK = clk_250_0000MHzPLL0
 PORT CPMINTERCONNECTCLKNTO1 = net_vcc
# PORT CPMPPCMPLBCLK = clk_125MHz
# PORT CPMPPCS0PLBCLK = clk_125MHz
 PORT CPMMCCLK = clk_250_0000MHzPLL0_ADJUST
 PORT EICC440EXTIRQ = EICC440EXTIRQ
END

BEGIN apu_fpu_virtex5
 PARAMETER INSTANCE = apu_fpu_virtex5_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_DOUBLE_PRECISION = 0
 PARAMETER C_USE_RLOCS = 0
 PARAMETER C_LATENCY_CONF = 1
 BUS_INTERFACE SFCB2 = fcb_v20_0
END

BEGIN fcb_v20
 PARAMETER INSTANCE = fcb_v20_0
 PARAMETER HW_VER = 1.00.a
 PORT FCB_CLK = clk_125_0000MHzPLL0_ADJUST
 PORT SYS_RST = sys_bus_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_inst
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ADDR_PIPELINING_TYPE = 0
 PORT PLB_Clk = clk_125_0000MHzPLL0_ADJUST
 PORT SYS_Rst = sys_bus_reset
END

BEGIN gpac_ddr2_mci
 PARAMETER INSTANCE = DDR2_SDRAM_W1D32M72R8A_5A
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_CLK_SDRAM_PERIOD_PS = 4000
 PARAMETER C_MEM_BASEADDR = 0x00000000
 PARAMETER C_MEM_HIGHADDR = 0x07FFFFFF
 BUS_INTERFACE PPC440MC = ppc440_inst_PPC440MC
 PORT i_rst_sync = sys_bus_reset
 PORT i_clk_sync = clk_125_0000MHzPLL0_ADJUST
 PORT i_rst_250 = sys_bus_reset
 PORT i_clk_250 = clk_250_0000MHzPLL0_ADJUST
 PORT i_clk_250_90 = clk_250_0000MHz90PLL0_ADJUST
 PORT i_idelay_ctrl_rdy = idelay_ctrl_rdy
 PORT DDR2_CKE = DDR2_CKE
 PORT DDR2_CK_P = DDR2_CK_P
 PORT DDR2_CK_N = DDR2_CK_N
 PORT DDR2_CS_B = DDR2_CS_B
 PORT DDR2_RAS_B = DDR2_RAS_B
 PORT DDR2_CAS_B = DDR2_CAS_B
 PORT DDR2_WE_B = DDR2_WE_B
 PORT DDR2_BA = DDR2_BA
 PORT DDR2_ODT = DDR2_ODT
 PORT DDR2_DM = DDR2_DM
 PORT DDR2_DQS_P = DDR2_DQS_P
 PORT DDR2_DQS_N = DDR2_DQS_N
 PORT DDR2_A = DDR2_A
 PORT DDR2_DQ = DDR2_DQ
 PORT O_CSP_CLK = DDR2_SDRAM_W1D32M72R8A_5A_O_CSP_CLK
 PORT O_CSP_DATA = DDR2_SDRAM_W1D32M72R8A_5A_O_CSP_DATA
 PORT I_SYNC = net_gnd
 PORT O_SYNC = DDR2_SDRAM_W1D32M72R8A_5A_O_SYNC
END

BEGIN xps_intc
 PARAMETER INSTANCE = intc_inst
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8181FFFF
 BUS_INTERFACE SPLB = plb_inst
 PORT Irq = EICC440EXTIRQ
 PORT Intr = uart_irq & iic_eeprom_CPU_INT2 & iic_eeprom_CPU_INT1 & bpm1_func_ctrl_CPU_INT & bpm1_tasks_CPU_INT & switch_cpu_int & XFELTIM_INT
END

BEGIN task_scheduler
 PARAMETER INSTANCE = ibfb_tasks
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x08000400
 PARAMETER C_HIGHADDR = 0x080004FF
 PARAMETER C_TASK_NUM = 10
 BUS_INTERFACE SPLB = plb_inst
 PORT TIMER_RST = net_gnd
 PORT CPU_INT = bpm1_tasks_CPU_INT
 PORT CSP_CLK = bpm1_tasks_CSP_CLK
 PORT CSP_DATA = bpm1_tasks_CSP_DATA
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = bram1_cntlr_inst
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER C_SPLB_P2P = 0
 PARAMETER C_SPLB_SUPPORT_BURSTS = 1
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xfffe0000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE SPLB = plb_inst
 BUS_INTERFACE PORTA = bram1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = bram1_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = bram1_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = uart_inst
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_SPLB_CLK_FREQ_HZ = 125000000
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = plb_inst
 PORT TX = BPM_CFG_COM_0_UART_TX
 PORT RX = BPM_CFG_COM_1_UART_RX
 PORT Interrupt = uart_irq
END

BEGIN psi_plbovergtx
 PARAMETER INSTANCE = plbovergtx_sys
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_GTX0_ENA = 1
 PARAMETER C_GTX0_TYPE = 1
 PARAMETER C_GTX_125_BAUD_RATE = 5000000
 PARAMETER C_GTX0_CRC_ENA = 0
 BUS_INTERFACE MPLB0 = plb_inst
 PORT I_GTX_CLK = CLK_BPM_125_MGT_9F
 PORT I_GTX0_RX_P = SYS_BPM_1MGT_P
 PORT I_GTX0_RX_N = SYS_BPM_1MGT_N
 PORT O_GTX0_TX_P = BPM_SYS_1MGT_P
 PORT O_GTX0_TX_N = BPM_SYS_1MGT_N
 PORT I_GTX1_RX_P = BPM2_BPM1_1MGT_P
 PORT I_GTX1_RX_N = BPM2_BPM1_1MGT_N
 PORT O_GTX1_TX_P = BPM1_BPM2_1MGT_P
 PORT O_GTX1_TX_N = BPM1_BPM2_1MGT_N
 PORT I_GTX0_INT = switch_o_ctrl_sys_int
 PORT o_csp1_rx_data = plbovergtx_sys_o_csp1_rx_data
 PORT o_csp1_rx_clk = plbovergtx_sys_o_csp1_rx_clk
 PORT o_csp1_tx_data = plbovergtx_sys_o_csp1_tx_data
 PORT o_csp1_tx_clk = plbovergtx_sys_o_csp1_tx_clk
 PORT O_GTX_TILE_STATUS = plbovergtx_sys_O_GTX_TILE_STATUS
 PORT I_GTX_TILE_CONTROL = bpm_service_SYS_PLBOVERGTX_CONTROL
END

BEGIN func_ctrl
 PARAMETER INSTANCE = ibfb_func_ctrl
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_MEM_SIZE = 64
 PARAMETER C_FPGA = virtex5
 PARAMETER C_BASEADDR = 0x08000300
 PARAMETER C_HIGHADDR = 0x080003FF
 PARAMETER C_MEM0_BASEADDR = 0x08001000
 PARAMETER C_MEM0_HIGHADDR = 0x080013FF
 BUS_INTERFACE SPLB = plb_inst
 PORT CPU_INT = bpm1_func_ctrl_CPU_INT
END

BEGIN gpac2_bpm_service
 PARAMETER INSTANCE = bpm_service
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x08000000
 PARAMETER C_HIGHADDR = 0x080000FF
 BUS_INTERFACE SPLB = plb_inst
 PORT BP_PLBOVERLVDS_STATUS = plboverlvds_bp_O_LVDS_STATUS
 PORT LED_1_RED = BPM_LED_1_RED
 PORT LED_2_RED = BPM_LED_2_RED
 PORT CFG_BPM_SEL = BPM_CFG_COM_4
 PORT SYS_PLBOVERGTX_STATUS = plbovergtx_sys_O_GTX_TILE_STATUS
 PORT SYS_PLBOVERGTX_CONTROL = bpm_service_SYS_PLBOVERGTX_CONTROL
END

BEGIN psi_plboverlvds
 PARAMETER INSTANCE = plboverlvds_bp
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_FPGA = virtex5
 PARAMETER C_PLB_TYPE = SPLB
 PARAMETER C_PLB_REMOTE_BASE_ADDR = 0xD0000000
 PARAMETER C_LVDS_TX_WIDTH = 2
 PARAMETER C_LVDS_RX_WIDTH = 2
 PARAMETER C_SPLB_BASEADDR = 0x70000000
 PARAMETER C_SPLB_HIGHADDR = 0x707FFFFF
 BUS_INTERFACE SPLB = plb_inst
 PORT I_LVDS_RX_P = BP_LVDS_1_P & BP_LVDS_0_P
 PORT I_LVDS_RX_N = BP_LVDS_1_N & BP_LVDS_0_N
 PORT O_LVDS_TX_P = BP_LVDS_3_P & BP_LVDS_2_P
 PORT O_LVDS_TX_N = BP_LVDS_3_N & BP_LVDS_2_N
 PORT I_LVDS_CLK_RST = sys_periph_reset
 PORT I_LVDS_CLK = clk_125_0000MHzPLL0_ADJUST
 PORT I_LVDS_CLK_180 = net_gnd
 PORT O_LVDS_STATUS = plboverlvds_bp_O_LVDS_STATUS
 PORT o_csp_plb_clk = plboverlvds_bp_o_csp_plb_clk
 PORT o_csp_plb_data = plboverlvds_bp_o_csp_plb_data
 PORT o_csp_lvds_clk = plboverlvds_bp_o_csp_lvds_clk
 PORT o_csp_lvds_data = plboverlvds_bp_o_csp_lvds_data
END

BEGIN bpm_qdr2_splb
 PARAMETER INSTANCE = qdr2_splb
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x08000500
 PARAMETER C_HIGHADDR = 0x080005FF
 PARAMETER C_MEM0_BASEADDR = 0x08100000
 PARAMETER C_MEM0_HIGHADDR = 0x081FFFFF
 BUS_INTERFACE SPLB = plb_inst
 PORT rst_250 = sys_periph_reset
 PORT clk_250 = clk_250_0000MHzPLL0_ADJUST
 PORT clk_250_90 = clk_250_0000MHz90PLL0_ADJUST
 PORT SRAM_QVLD = SRAM_QVLD
 PORT SRAM_K_P = SRAM_K_P
 PORT SRAM_K_N = SRAM_K_N
 PORT SRAM_DOFF_B = SRAM_DOFF_B
 PORT SRAM_RPS_B = SRAM_RPS_B
 PORT SRAM_WPS_B = SRAM_WPS_B
 PORT SRAM_BWS_B = SRAM_BWS_B
 PORT SRAM_A = SRAM_A
 PORT SRAM_D = SRAM_D
 PORT SRAM_Q = SRAM_Q
 PORT SRAM_CQ_P = SRAM_CQ_P
 PORT SRAM_CQ_N = SRAM_CQ_N
 PORT i_usr_clk = ibfb_qdr2_usr_clk
 PORT i_usr_clk_rdy = ibfb_qdr2_rst_n
 PORT i_usr_trg0 = ibfb_qdr2_usr_trg0
 PORT i_usr_we0 = ibfb_qdr2_usr_we0
 PORT i_usr_data00 = ibfb_qdr2_usr_data00
 PORT i_usr_data01 = ibfb_qdr2_usr_data01
 PORT i_usr_data02 = ibfb_qdr2_usr_data02
 PORT i_usr_data03 = ibfb_qdr2_usr_data03
 PORT i_usr_trg1 = ibfb_qdr2_usr_trg1
 PORT i_usr_we1 = ibfb_qdr2_usr_we1
 PORT i_usr_data10 = ibfb_qdr2_usr_data10
 PORT i_usr_data11 = ibfb_qdr2_usr_data11
 PORT i_usr_data12 = ibfb_qdr2_usr_data12
 PORT i_usr_data13 = ibfb_qdr2_usr_data13
 PORT O_CSP_CLK = qdr2_O_CSP_CLK
 PORT O_CSP_DATA = qdr2_O_CSP_DATA
END

BEGIN virtex5_gtx_unused
 PARAMETER INSTANCE = mgt112_not_used
 PARAMETER HW_VER = 1.00.a
 PORT i_ref_clk = CLK_BPM_125_MGT_18
 PORT i_gtx_rx_0_p = PB_BPM_0_P
 PORT i_gtx_rx_0_n = PB_BPM_0_N
 PORT o_gtx_tx_0_p = BPM_PB_0_P
 PORT o_gtx_tx_0_n = BPM_PB_0_N
 PORT i_gtx_rx_1_p = PB_BPM_2_P
 PORT i_gtx_rx_1_n = PB_BPM_2_N
 PORT o_gtx_tx_1_p = BPM_PB_2_P
 PORT o_gtx_tx_1_n = BPM_PB_2_N
END

BEGIN virtex5_gtx_unused
 PARAMETER INSTANCE = mgt118_not_used
 PARAMETER HW_VER = 1.00.a
 PORT i_ref_clk = CLK_BPM_125_MGT_18
 PORT i_gtx_rx_0_p = PB_BPM_1_P
 PORT i_gtx_rx_0_n = PB_BPM_1_N
 PORT o_gtx_tx_0_p = BPM_PB_1_P
 PORT o_gtx_tx_0_n = BPM_PB_1_N
 PORT i_gtx_rx_1_p = PB_BPM_3_P
 PORT i_gtx_rx_1_n = PB_BPM_3_N
 PORT o_gtx_tx_1_p = BPM_PB_3_P
 PORT o_gtx_tx_1_n = BPM_PB_3_N
END

BEGIN ibfb_switch
 PARAMETER INSTANCE = ibfb_switch_0
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x08000800
 PARAMETER C_HIGHADDR = 0x080008FF
 PARAMETER C_GTX_REFCLK_SEL = 0b00001100
 PARAMETER C_MEM0_BASEADDR = 0x08002000
 PARAMETER C_MEM0_HIGHADDR = 0x080023FF
 BUS_INTERFACE SPLB = plb_inst
 PORT I_GTX_RX_P = BPM_BPM_RX_MGT3_P & BPM_BPM_RX_MGT2_P & BPM_BPM_RX_MGT1_P & BPM_BPM_RX_MGT0_P & P0_2MGT_RX2_P & P0_2MGT_RX1_P & QSFP_BPM_7_P & QSFP_BPM_5_P & QSFP_BPM_6_P & QSFP_BPM_4_P
 PORT I_GTX_RX_N = BPM_BPM_RX_MGT3_N & BPM_BPM_RX_MGT2_N & BPM_BPM_RX_MGT1_N & BPM_BPM_RX_MGT0_N & P0_2MGT_RX2_N & P0_2MGT_RX1_N & QSFP_BPM_7_N & QSFP_BPM_5_N & QSFP_BPM_6_N & QSFP_BPM_4_N
 PORT O_GTX_TX_P = BPM_BPM_TX_MGT3_P & BPM_BPM_TX_MGT2_P & BPM_BPM_TX_MGT1_P & BPM_BPM_TX_MGT0_P & P0_2MGT_TX2_P & P0_2MGT_TX1_P & BPM_QSFP_7_P & BPM_QSFP_5_P & BPM_QSFP_6_P & BPM_QSFP_4_P
 PORT O_GTX_TX_N = BPM_BPM_TX_MGT3_N & BPM_BPM_TX_MGT2_N & BPM_BPM_TX_MGT1_N & BPM_BPM_TX_MGT0_N & P0_2MGT_TX2_N & P0_2MGT_TX1_N & BPM_QSFP_7_N & BPM_QSFP_5_N & BPM_QSFP_6_N & BPM_QSFP_4_N
 PORT I_GTX_REFCLK1_IN = CLK_BPM_125_MGT_18
 PORT I_GTX_REFCLK2_IN = CLK_BPM_125_MGT_9F
 PORT O_CSP_DATA = ibfb_switch_O_CSP_DATA
 PORT O_CSP_CLK = ibfb_switch_O_CSP_CLK
 PORT i_user_clk = clk_125_0000MHzPLL0_ADJUST
 PORT i_trigger_p = SYS_5LVDS_0_P
 PORT i_trigger_n = SYS_5LVDS_0_N
 PORT o_cpu_int = switch_cpu_int
 PORT o_ctrl_sys_int = switch_o_ctrl_sys_int
 PORT o_led_pulse = ibfb_switch_o_led_pulse
 PORT o_qdr2_usr_clk = ibfb_qdr2_usr_clk
 PORT o_qdr2_usr_clk_rdy = ibfb_qdr2_rst_n
 PORT o_qdr2_usr_trg0 = ibfb_qdr2_usr_trg0
 PORT o_qdr2_usr_we0 = ibfb_qdr2_usr_we0
 PORT o_qdr2_usr_data00 = ibfb_qdr2_usr_data00
 PORT o_qdr2_usr_data01 = ibfb_qdr2_usr_data01
 PORT o_qdr2_usr_data02 = ibfb_qdr2_usr_data02
 PORT o_qdr2_usr_data03 = ibfb_qdr2_usr_data03
 PORT o_qdr2_usr_trg1 = ibfb_qdr2_usr_trg1
 PORT o_qdr2_usr_we1 = ibfb_qdr2_usr_we1
 PORT o_qdr2_usr_data10 = ibfb_qdr2_usr_data10
 PORT o_qdr2_usr_data11 = ibfb_qdr2_usr_data11
 PORT o_qdr2_usr_data12 = ibfb_qdr2_usr_data12
 PORT o_qdr2_usr_data13 = ibfb_qdr2_usr_data13
 PORT i_ext_clk = xfel_tim_sys_rx_O_TIMCLK_216M
END

BEGIN iic_eeprom
 PARAMETER INSTANCE = gpac_eeprom_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x08000600
 PARAMETER C_HIGHADDR = 0x080006FF
 PARAMETER C_MEM0_BASEADDR = 0x08004000
 PARAMETER C_MEM0_HIGHADDR = 0x08007FFF
 BUS_INTERFACE SPLB = plb_inst
 PORT I2C_SCL = BPM_EEPROM_SCL
 PORT I2C_SDA = BPM_EEPROM_SDA
 PORT CPU_INT1 = iic_eeprom_CPU_INT1
 PORT CPU_INT2 = iic_eeprom_CPU_INT2
 PORT CSP_CLK = iic_eeprom_O_CSP_CLK
 PORT CSP_DATA = iic_eeprom_O_CSP_DATA
END

BEGIN xfel_tim_bpm_mem
 PARAMETER INSTANCE = xfel_tim_sys_rx
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x08000900
 PARAMETER C_HIGHADDR = 0x080009FF
 PARAMETER C_MEM0_BASEADDR = 0x08008000
 PARAMETER C_MEM0_HIGHADDR = 0x08009FFF
 BUS_INTERFACE SPLB = plb_inst
 PORT I_CLKIN_P = SYS_5LVDS_2_P
 PORT I_CLKIN_N = SYS_5LVDS_2_N
 PORT I_SYS_UART_RX = SYS_5LVDS_3
 PORT I_SYS_INT_N = XFELTIM_INT
 PORT O_CSP_CLK = xfel_tim_bpm_mem_O_CSP_CLK
 PORT O_CSP_DATA = xfel_tim_bpm_mem_O_CSP_DATA
 PORT O_TIMCLK_216M = xfel_tim_sys_rx_O_TIMCLK_216M
END

# BEGIN chipscope_icon
# PARAMETER INSTANCE = chipscope_icon_0
# PARAMETER HW_VER = 1.06.a
# PORT control0 = chipscope_icon_0_control0
# END
# BEGIN chipscope_ila
# PARAMETER INSTANCE = chipscope_ila_0
# PARAMETER HW_VER = 1.05.a
# PARAMETER C_ENABLE_TRIGGER_OUT = 0
# PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 128
# PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic with edges
# PARAMETER C_DATA_SAME_AS_TRIGGER = 0
# PARAMETER C_DATA_IN_WIDTH = 128
# PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control0
# PORT CLK = ibfb_switch_O_CSP_CLK
# PORT TRIG0 = ibfb_switch_O_CSP_DATA
# PORT DATA = ibfb_switch_O_CSP_DATA
# END
BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_icon_0_control0
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = ila_router
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 170
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control0
 PORT CLK = ibfb_switch_O_CSP_CLK
 PORT TRIG0 = ibfb_switch_O_CSP_DATA[169:0]
END

