// $Module: reg_G10_PINMUX_REG $
// $RegisterBank Version: v1.0.00 $
// $Author:  $
// $Date: Tue, 27 Dec 2022 05:59:17 PM $
//

//GEN REG ADDR/OFFSET/MASK
#define  G10_PINMUX_REG_REG_SPINOR_WP_X  0x0
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X  0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDI  0x8
#define  G10_PINMUX_REG_REG_SPINOR_CS_X  0xc
#define  G10_PINMUX_REG_REG_SPINOR_SCK  0x10
#define  G10_PINMUX_REG_REG_SPINOR_SDO  0x14
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PU_EN   0x0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PU_EN_OFFSET 2
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PU_EN_MASK   0x4
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PU_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PD_EN   0x0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PD_EN_OFFSET 3
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PD_EN_MASK   0x8
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PD_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PIN_SEL_EN   0x0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PIN_SEL_EN_OFFSET 4
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PIN_SEL_EN_MASK   0xf0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_PIN_SEL_EN_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_DRI_SEL   0x0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_DRI_SEL_OFFSET 8
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_DRI_SEL_MASK   0xf00
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_DRI_SEL_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_SCT_EN   0x0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_SCT_EN_OFFSET 12
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_SCT_EN_MASK   0x1000
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_SCT_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_OEX_EN   0x0
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_OEX_EN_OFFSET 13
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_OEX_EN_MASK   0x2000
#define  G10_PINMUX_REG_REG_SPINOR_WP_X_OEX_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PU_EN   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PU_EN_OFFSET 2
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PU_EN_MASK   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PU_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PD_EN   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PD_EN_OFFSET 3
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PD_EN_MASK   0x8
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PD_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PIN_SEL_EN   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PIN_SEL_EN_OFFSET 4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PIN_SEL_EN_MASK   0xf0
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_PIN_SEL_EN_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_DRI_SEL   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_DRI_SEL_OFFSET 8
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_DRI_SEL_MASK   0xf00
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_DRI_SEL_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_SCT_EN   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_SCT_EN_OFFSET 12
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_SCT_EN_MASK   0x1000
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_SCT_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_OEX_EN   0x4
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_OEX_EN_OFFSET 13
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_OEX_EN_MASK   0x2000
#define  G10_PINMUX_REG_REG_SPINOR_HOLD_X_OEX_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PU_EN   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PU_EN_OFFSET 2
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PU_EN_MASK   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PU_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PD_EN   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PD_EN_OFFSET 3
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PD_EN_MASK   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PD_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PIN_SEL_EN   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PIN_SEL_EN_OFFSET 4
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PIN_SEL_EN_MASK   0xf0
#define  G10_PINMUX_REG_REG_SPINOR_SDI_PIN_SEL_EN_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDI_DRI_SEL   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_DRI_SEL_OFFSET 8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_DRI_SEL_MASK   0xf00
#define  G10_PINMUX_REG_REG_SPINOR_SDI_DRI_SEL_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDI_SCT_EN   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_SCT_EN_OFFSET 12
#define  G10_PINMUX_REG_REG_SPINOR_SDI_SCT_EN_MASK   0x1000
#define  G10_PINMUX_REG_REG_SPINOR_SDI_SCT_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDI_OEX_EN   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDI_OEX_EN_OFFSET 13
#define  G10_PINMUX_REG_REG_SPINOR_SDI_OEX_EN_MASK   0x2000
#define  G10_PINMUX_REG_REG_SPINOR_SDI_OEX_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PU_EN   0xc
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PU_EN_OFFSET 2
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PU_EN_MASK   0x4
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PU_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PD_EN   0xc
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PD_EN_OFFSET 3
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PD_EN_MASK   0x8
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PD_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PIN_SEL_EN   0xc
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PIN_SEL_EN_OFFSET 4
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PIN_SEL_EN_MASK   0xf0
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_PIN_SEL_EN_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_DRI_SEL   0xc
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_DRI_SEL_OFFSET 8
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_DRI_SEL_MASK   0xf00
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_DRI_SEL_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_SCT_EN   0xc
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_SCT_EN_OFFSET 12
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_SCT_EN_MASK   0x1000
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_SCT_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_OEX_EN   0xc
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_OEX_EN_OFFSET 13
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_OEX_EN_MASK   0x2000
#define  G10_PINMUX_REG_REG_SPINOR_CS_X_OEX_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PU_EN   0x10
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PU_EN_OFFSET 2
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PU_EN_MASK   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PU_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PD_EN   0x10
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PD_EN_OFFSET 3
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PD_EN_MASK   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PD_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PIN_SEL_EN   0x10
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PIN_SEL_EN_OFFSET 4
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PIN_SEL_EN_MASK   0xf0
#define  G10_PINMUX_REG_REG_SPINOR_SCK_PIN_SEL_EN_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SCK_DRI_SEL   0x10
#define  G10_PINMUX_REG_REG_SPINOR_SCK_DRI_SEL_OFFSET 8
#define  G10_PINMUX_REG_REG_SPINOR_SCK_DRI_SEL_MASK   0xf00
#define  G10_PINMUX_REG_REG_SPINOR_SCK_DRI_SEL_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SCK_SCT_EN   0x10
#define  G10_PINMUX_REG_REG_SPINOR_SCK_SCT_EN_OFFSET 12
#define  G10_PINMUX_REG_REG_SPINOR_SCK_SCT_EN_MASK   0x1000
#define  G10_PINMUX_REG_REG_SPINOR_SCK_SCT_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SCK_OEX_EN   0x10
#define  G10_PINMUX_REG_REG_SPINOR_SCK_OEX_EN_OFFSET 13
#define  G10_PINMUX_REG_REG_SPINOR_SCK_OEX_EN_MASK   0x2000
#define  G10_PINMUX_REG_REG_SPINOR_SCK_OEX_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PU_EN   0x14
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PU_EN_OFFSET 2
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PU_EN_MASK   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PU_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PD_EN   0x14
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PD_EN_OFFSET 3
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PD_EN_MASK   0x8
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PD_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PIN_SEL_EN   0x14
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PIN_SEL_EN_OFFSET 4
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PIN_SEL_EN_MASK   0xf0
#define  G10_PINMUX_REG_REG_SPINOR_SDO_PIN_SEL_EN_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDO_DRI_SEL   0x14
#define  G10_PINMUX_REG_REG_SPINOR_SDO_DRI_SEL_OFFSET 8
#define  G10_PINMUX_REG_REG_SPINOR_SDO_DRI_SEL_MASK   0xf00
#define  G10_PINMUX_REG_REG_SPINOR_SDO_DRI_SEL_BITS   0x4
#define  G10_PINMUX_REG_REG_SPINOR_SDO_SCT_EN   0x14
#define  G10_PINMUX_REG_REG_SPINOR_SDO_SCT_EN_OFFSET 12
#define  G10_PINMUX_REG_REG_SPINOR_SDO_SCT_EN_MASK   0x1000
#define  G10_PINMUX_REG_REG_SPINOR_SDO_SCT_EN_BITS   0x1
#define  G10_PINMUX_REG_REG_SPINOR_SDO_OEX_EN   0x14
#define  G10_PINMUX_REG_REG_SPINOR_SDO_OEX_EN_OFFSET 13
#define  G10_PINMUX_REG_REG_SPINOR_SDO_OEX_EN_MASK   0x2000
#define  G10_PINMUX_REG_REG_SPINOR_SDO_OEX_EN_BITS   0x1
