$date
	Sat Oct 22 22:07:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#573152
b10100 !
1"
#573154
b10100 &
b10100 %
1$
#573155
0"
#573158
b1010 &
b1010 %
#573162
b101 &
b101 %
#573166
b10000 &
b10000 %
#573170
b1000 &
b1000 %
#573174
b100 &
b100 %
#573178
b10 &
b10 %
#573182
b1 &
1#
b1 %
#573186
b0 &
b0 %
0#
0$
#1540307
b111 !
1"
#1540310
b111 &
b111 %
1$
#1540311
0"
#1540314
b10110 &
b10110 %
#1540318
b1011 &
b1011 %
#1540322
b100010 &
b100010 %
#1540326
b10001 &
b10001 %
#1540330
b110100 &
b110100 %
#1540334
b11010 &
b11010 %
#1540338
b1101 &
b1101 %
#1540342
b101000 &
b101000 %
#1540346
b10100 &
b10100 %
#1540350
b1010 &
b1010 %
#1540354
b101 &
b101 %
#1540358
b10000 &
b10000 %
#1540362
b1000 &
b1000 %
#1540366
b100 &
b100 %
#1540370
b10 &
b10 %
#1540374
b1 &
1#
b1 %
#1540378
b0 &
b0 %
0#
0$
#2615788
1"
#2615790
b111 &
b111 %
1$
#2615791
0"
#2615794
b10110 &
b10110 %
#2615798
b1011 &
b1011 %
#2615802
b100010 &
b100010 %
#2615806
b10001 &
b10001 %
#2615810
b110100 &
b110100 %
#2615814
b11010 &
b11010 %
#2615818
b1101 &
b1101 %
#2615822
b101000 &
b101000 %
#2615826
b10100 &
b10100 %
#2615830
b1010 &
b1010 %
#2615834
b101 &
b101 %
#2615838
b10000 &
b10000 %
#2615842
b1000 &
b1000 %
#2615846
b100 &
b100 %
#2615850
b10 &
b10 %
#2615854
b1 &
1#
b1 %
#2615858
b0 &
b0 %
0#
0$
#4500012
