# FPGAStopwatch

<h1> EE 316 Final Lab </h1>

A simple stopwatch me and a partner designed for EE 316 Digital Logic Design at UT Austin
<br>
To be used on Xylinx FPGA
