
---------- Begin Simulation Statistics ----------
final_tick                                57718834000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 947380                       # Number of bytes of host memory used
host_seconds                                  1493.07                       # Real time elapsed on the host
host_tick_rate                               38657931                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.057719                       # Number of seconds simulated
sim_ticks                                 57718834000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 161504575                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142201732                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 66771993                       # Number of Instructions Simulated
system.cpu.committedInsts::total            166771993                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  123585686                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              270060361                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.154377                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.728834                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.692189                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1829929                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1634271                       # number of floating regfile writes
system.cpu.idleCycles                           38705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1075641                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7185409                       # Number of branches executed
system.cpu.iew.exec_branches::1              13661308                       # Number of branches executed
system.cpu.iew.exec_branches::total          20846717                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.393076                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22389360                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  33541720                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              55931080                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4331423                       # Number of stores executed
system.cpu.iew.exec_stores::1                12694486                       # Number of stores executed
system.cpu.iew.exec_stores::total            17025909                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                22270935                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39570525                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                372                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17656991                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           300217193                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18057937                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           20847234                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       38905171                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            365625                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             276251114                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 141160                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6638                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1008057                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                292113                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6748                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       331740                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         743901                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              268368821                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              144594026                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          412962847                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149821937                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  126179846                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              276001783                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.474072                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.607803                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.520896                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              127226141                       # num instructions producing a value
system.cpu.iew.wb_producers::1               87884622                       # num instructions producing a value
system.cpu.iew.wb_producers::total          215110763                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.297860                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.093056                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.390916                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149833867                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   126217417                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               276051284                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                481795614                       # number of integer regfile reads
system.cpu.int_regfile_writes               236238860                       # number of integer regfile writes
system.cpu.ipc::0                            0.866268                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.578425                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.444693                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51332      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127682112     85.04%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 204      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  556      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  296      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 485      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17927781     11.94%     97.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3924969      2.61%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132225      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         424821      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150144963                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass            531239      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              91703462     72.49%     72.91% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               184970      0.15%     73.06% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1311      0.00%     73.06% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              216894      0.17%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  865      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1690      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  244      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               71368      0.06%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                 32      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           61215      0.05%     73.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           76491      0.06%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              3      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             19659643     15.54%     88.94% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            11761256      9.30%     98.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1262441      1.00%     99.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         969821      0.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              126502946                       # Type of FU issued
system.cpu.iq.FU_type::total                276647909      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 9739704                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            12996799                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3131418                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3715273                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 54228337                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 67706717                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            121935054                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.196019                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.244740                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.440759                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                86449120     70.90%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 286264      0.23%     71.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    3449      0.00%     71.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                854312      0.70%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2349      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  17754      0.01%     71.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    314      0.00%     71.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 58976      0.05%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   23      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             68831      0.06%     71.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             43207      0.04%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 3      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               15568640     12.77%     84.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              16385259     13.44%     98.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            849037      0.70%     98.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1347511      1.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              510194629                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          905947815                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    272870365                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         326665478                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  300216104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 276647909                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1089                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30156814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6380840                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            668                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     73245648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     115398964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.397317                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.346835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9679844      8.39%      8.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18260485     15.82%     24.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            36652432     31.76%     55.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27233797     23.60%     79.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16133609     13.98%     93.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5925305      5.13%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1375003      1.19%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              137722      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 767      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       115398964                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.396513                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            609166                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           157831                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17957460                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4339898                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           1940641                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1352937                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21613065                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            13317093                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                95666937                       # number of misc regfile reads
system.cpu.numCycles                        115437669                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39610                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       366513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       734568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   166771993                       # Number of instructions simulated
sim_ops                                     270060361                       # Number of ops (including micro ops) simulated
host_inst_rate                                 111698                       # Simulator instruction rate (inst/s)
host_op_rate                                   180876                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                24515421                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17787407                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1151790                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16444065                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16159264                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.268062                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2145131                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                805                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          490649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             473475                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            17174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        48956                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        28656213                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1000172                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    115381696                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.340582                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.243015                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        19877999     17.23%     17.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        35602716     30.86%     48.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        20662771     17.91%     65.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13285074     11.51%     77.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7850520      6.80%     84.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4699755      4.07%     88.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3297771      2.86%     91.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2251320      1.95%     93.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7853770      6.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    115381696                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          66771993                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     166771993                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           123585686                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       270060361                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 32899655                       # Number of memory references committed
system.cpu.commit.memRefs::total             55164002                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   20307688                       # Number of loads committed
system.cpu.commit.loads::total               38254045                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      260                       # Number of memory barriers committed
system.cpu.commit.membars::total                  278                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                13464331                       # Number of branches committed
system.cpu.commit.branches::total            20624829                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2494626                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3021955                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                122741914                       # Number of committed integer instructions.
system.cpu.commit.integer::total            269165722                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1862977                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1953295                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       496661      0.40%      0.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     89601184     72.50%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       183878      0.15%     73.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          735      0.00%     73.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       202684      0.16%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          842      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1312      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        71008      0.06%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift           32      0.00%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        61214      0.05%     73.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        66305      0.05%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            3      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     73.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     19191285     15.53%     88.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     11630313      9.41%     98.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1116403      0.90%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       961654      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    123585686                       # Class of committed instruction
system.cpu.commit.committedInstType::total    270060361      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7853770                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     53539441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         53539441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     53542271                       # number of overall hits
system.cpu.dcache.overall_hits::total        53542271                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117504                       # number of overall misses
system.cpu.dcache.overall_misses::total        117504                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1250888499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1250888499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1250888499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1250888499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     53656909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53656909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     53659775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53659775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002190                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10648.759654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10648.759654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10645.497166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10645.497166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          798                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89333                       # number of writebacks
system.cpu.dcache.writebacks::total             89333                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90368                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    915318500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    915318500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    915599500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    915599500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10132.714512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10132.714512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10131.899566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10131.899566                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89333                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36684894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36684894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        62019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         62019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    592002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    592002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36746913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36746913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9545.494123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9545.494123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    312122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    312122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8942.811300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8942.811300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16854547                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16854547                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    658886499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    658886499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16909996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16909996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11882.748093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11882.748093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    603196500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    603196500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10881.934297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10881.934297                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2830                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2830                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2866                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2866                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012561                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012561                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       281000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       281000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8028.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8028.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.701592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            53632640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90357                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            593.563753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.701592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107409907                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107409907                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 85359111                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              57587461                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  72856599                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              13986700                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1008057                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             15457077                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                152390                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              305219634                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4804632                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38908516                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    17027497                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         11320                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         19858                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             894864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      197964472                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24515421                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           18777870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     113624672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1159744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      45338                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                16163                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  57764054                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 32324                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    28942                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          115398964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.745045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.036618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22331233     19.35%     19.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 24850239     21.53%     40.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  7487291      6.49%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7733015      6.70%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11234490      9.74%     63.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 41762696     36.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            115398964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212369                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.714904                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     57475367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57475367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57475367                       # number of overall hits
system.cpu.icache.overall_hits::total        57475367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       288529                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         288529                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       288529                       # number of overall misses
system.cpu.icache.overall_misses::total        288529                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2510568885                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2510568885                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2510568885                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2510568885                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57763896                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57763896                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57763896                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57763896                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8701.270531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8701.270531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8701.270531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8701.270531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       120860                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3206                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.698066                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    43.250000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       277174                       # number of writebacks
system.cpu.icache.writebacks::total            277174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10836                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10836                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10836                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10836                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       277693                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       277693                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       277693                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       277693                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2318246905                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2318246905                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2318246905                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2318246905                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004807                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8348.236740                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8348.236740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8348.236740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8348.236740                       # average overall mshr miss latency
system.cpu.icache.replacements                 277174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     57475367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57475367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       288529                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        288529                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2510568885                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2510568885                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57763896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57763896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8701.270531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8701.270531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10836                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10836                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       277693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       277693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2318246905                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2318246905                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8348.236740                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8348.236740                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.805270                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57753060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            277693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            207.974490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.805270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115805485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115805485                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    57793081                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        625658                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      824730                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   11103                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 261                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21908                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               106754                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1171050                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1305377                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  443                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                6487                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 725125                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                52757                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  57718834000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1008057                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 95534603                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                34847427                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            418                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  77354811                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              22052612                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              301727245                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1665972                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                644866                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10937594                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  71667                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1436664                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         7063775                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           423882807                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   818028124                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                525439960                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2001552                       # Number of floating rename lookups
system.cpu.rename.committedMaps             370745217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 53137546                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  33182373                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1003732963                       # The number of ROB reads
system.cpu.rob.writes                       601467860                       # The number of ROB writes
system.cpu.thread0.numInsts                  66771993                       # Number of Instructions committed
system.cpu.thread0.numOps                   123585686                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               274594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                87944                       # number of demand (read+write) hits
system.l2.demand_hits::total                   362538                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              274594                       # number of overall hits
system.l2.overall_hits::.cpu.data               87944                       # number of overall hits
system.l2.overall_hits::total                  362538                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2413                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5498                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3085                       # number of overall misses
system.l2.overall_misses::.cpu.data              2413                       # number of overall misses
system.l2.overall_misses::total                  5498                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    221573000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    206176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        427749000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    221573000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    206176000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       427749000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           277679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               368036                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          277679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              368036                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014939                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014939                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71822.690438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85443.845835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77800.836668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71822.690438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85443.845835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77800.836668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  80                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 80                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39610                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    203063000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    178016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    381079000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    203063000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    178016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2046525618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2427604618                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.025820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.025820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107625                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65822.690438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76303.471925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70335.732743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65822.690438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76303.471925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59853.931270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61287.670235                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       278952                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           278952                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       278952                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       278952                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2046525618                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2046525618                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59853.931270                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59853.931270                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             53452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1970                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    171528000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     171528000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         55422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.035545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87070.050761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87070.050761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           78                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               78                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    146107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    146107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.034138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77223.837209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77223.837209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         274594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             274594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    221573000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    221573000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       277679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         277679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71822.690438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71822.690438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    203063000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    203063000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65822.690438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65822.690438                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34648000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34648000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78212.189616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78212.189616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31908500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31908500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72354.875283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72354.875283                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  538354                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              538354                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44438                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38935.978343                       # Cycle average of tags in use
system.l2.tags.total_refs                      768657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39610                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.405630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2949.901208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2281.703817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33704.373318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.045012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.514288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.594116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5416                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.521729                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.082672                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11792330                       # Number of tag accesses
system.l2.tags.data_accesses                 11792330                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000706000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               91206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39610                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39610                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2535040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   50393954506                       # Total gap between requests
system.mem_ctrls.avgGap                    1272253.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       197440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       149312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2188288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3420720.522524762433                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2586885.244424723089                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 37912893.389357104897                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3085                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2333                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34192                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88595060                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     90730926                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    984003229                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28718.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38890.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28778.76                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       197440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       149312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2188288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2535040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       197440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       197440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3085                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2333                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39610                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3420721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2586885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     37912893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43920499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3420721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3420721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3420721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2586885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     37912893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43920499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39610                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               420641715                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             198050000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1163329215                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10619.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29369.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35920                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3690                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   687.002710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   463.866664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.820985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          605     16.40%     16.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          392     10.62%     27.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          197      5.34%     32.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          141      3.82%     36.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          103      2.79%     38.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           69      1.87%     40.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           52      1.41%     42.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      1.30%     43.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2083     56.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3690                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2535040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               43.920499                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11795280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6269340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      137780580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4555711680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1371379530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21009186720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27092123130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.380985                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54601127453                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1927120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1190586547                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14551320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7734210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145034820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4555711680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1664009550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20762761440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27149803020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.380310                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  53960065805                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1927120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1831648195                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37718                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1892                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1892                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2535040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2535040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2535040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39610                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            61466334                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          207203786                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            312628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       278961                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38605                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        277693                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       832546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270069                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1102615                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     35510592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11500160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47010752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38619                       # Total snoops (count)
system.tol2bus.snoopTraffic                       896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           406666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 406624     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     42      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             406666                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57718834000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          733791000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         416543492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135547986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
