# ğŸ‘‹ Hi, I'm Uchchhash Sarkar!

ğŸ”§ Design Verification Engineer at Ulkasemi | Contracted to Synopsys  
ğŸ“ B.Sc. in EEE from [Ahsanullah University of Science and Technology (AUST)](https://www.aust.edu)  
ğŸ§ª Research Interests: SoC, Computer Architecture, Hardware Accelerators, Hardware Security, Digital Design and Verification

---

## ğŸš€ What I Do:
- Develop UVM-based testbenches and verification environments for DDR, LPDDR, and HBM4 PHY interfaces
- Debug, verify, and analyze RTL designs using SystemVerilog, Verilog-AMS, and industry-grade EDA tools
- Implement functional coverage, assertions, and behavioral models for AMS/DMS co-simulation
- Explore AI accelerator architecture and RTL-level design for next-gen hardware

---

## ğŸ›  Technical Skills:

- **Verification Methods:** Coverage-Driven, Assertion-Based (ABV), Co-simulation, Gate-Level Simulation (GLS), Behavioral Modeling, Real-Number Modeling (RNM)
- **RTL Design:** FSM Design, Combinational and Sequential Logic
- **Hardware Languages:** SystemVerilog, Verilog, Verilog-AMS, UVM, SV Assertions
- **EDA Tools:** Xcelium, VCS, Verdi, IMC, Virtuoso, Vivado, Vitis-HLS, vManager
- **Protocols:** AMBA (APB, AHB, AXI), SPI, I2C, DFI, DDR, HBM4 PHY
- **AMS Blocks:** PLL, Data Converters, PMIC, SerDes
- **Programming:** C++, Python, Bash
- **Machine Learning & CV:** Supervised Learning, CNNs
- **Version Control:** Git, Perforce
- **Collaboration Tools:** JIRA, Confluence
---

## ğŸ“š Publications:

ğŸ“„ [Optimizing Threshold Voltage in AlGaN/GaN MIS-HEMTs](https://doi.org/10.1109/WIECON-ECE60392.2023.10456403) â€“ IEEE WIECON-ECE 2023  
ğŸ“„ [Advanced UVM-Based Chip Verification Methodologies](https://dvcon-proceedings.org/document/advanced-uvm-based-chip-verification-methodologies-with-full-analog-functionality/) â€“ DVCon Proceedings

---

## ğŸ’¼ Projects:

- âœ… HBM4 PHY Layer Initialization & Training â€“ Synopsys (2024â€“Now)
- âœ… Functional Coverage Checkers Development for LPDDR54x â€“ Synopsys (2024â€“Now)
- âœ… DMS Model Development & Integration for SoC Co-simulation â€“ Designerâ€™s Guide (2023)
- âœ… Functional Verification of OTP and Clock/Reset Modules of USB PD Controller - Texus Instruments (2022)  
- âœ… Mixed Signal Modeling and Verification of Next-Gen Wireless Baseband Generator - ETA Wireless (2022)  
- âœ… [Functional Verification of AMBA APB, AHB, AXI Slave, I2C Slave & SPI Controller â€“ Ulkasemi (2021â€“2023)](https://github.com/uchchhash/bus-protocol-verification)
- âœ… Design and Verification of Traffic Light Controller  - Ulkasemi (2022)
   
----


## ğŸ“ Certificates:

- FPGA Design with Vitis HLS â€“ [Udemy](https://www.udemy.com/certificate/UC-a744befa-eacd-4a06-8bbe-269985111244/)
- Deep Learning â€“ [Coursera](https://www.coursera.org/account/accomplishments/verify/RPZ2WWM5DNC6)
- Data Science with Python â€“ Quantum.ai

---

## ğŸ¤ Beyond Tech:
- Mentored VLSI students on RTL design & verification
- Led recruitment and training sessions at Ulkasemi
- Passionate about research, hardware security, and AI for edge systems

---

## ğŸ“« Connect with Me:
- ğŸ”— [GitHub](https://github.com/uchchhash)
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/uchchhash/)
- âœ‰ï¸ uchchhash.sarkar@gmail.com

---

_Thanks for visiting my profile! â­ï¸_
