// Seed: 2998446989
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    output wire id_3,
    input uwire id_4
    , id_21,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    output wire id_11,
    output wor id_12,
    output supply1 id_13,
    input tri0 id_14,
    input uwire id_15,
    output supply0 id_16,
    output tri1 id_17,
    output uwire id_18,
    output supply0 id_19
);
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wor id_15,
    input uwire id_16,
    output tri0 id_17,
    input uwire id_18,
    input wire id_19,
    output uwire id_20,
    input tri1 id_21,
    output supply0 id_22,
    output supply1 id_23,
    input wire id_24,
    input supply1 id_25
    , id_36,
    output supply0 id_26,
    input wor id_27,
    input tri1 id_28
    , id_37,
    output supply0 id_29,
    input wand id_30,
    output wand id_31,
    input wor id_32,
    input tri0 id_33,
    output uwire id_34
);
  wire id_38;
  module_0(
      id_34,
      id_9,
      id_17,
      id_0,
      id_10,
      id_21,
      id_23,
      id_9,
      id_30,
      id_9,
      id_30,
      id_15,
      id_29,
      id_1,
      id_12,
      id_5,
      id_26,
      id_31,
      id_23,
      id_31
  );
  assign id_37[1<1] = id_27;
endmodule
