#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 12 12:13:10 2023
# Process ID: 89797
# Current directory: /home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1385.801 MHz, CPU Physical cores: 8, Host memory: 32551 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1700.730 ; gain = 86.992 ; free physical = 9191 ; free virtual = 14235
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/HLS-projects/generic-accel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2835.340 ; gain = 0.000 ; free physical = 8078 ; free virtual = 13124
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2945.961 ; gain = 25.781 ; free physical = 7951 ; free virtual = 13001
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.016 ; gain = 0.000 ; free physical = 11586 ; free virtual = 16636
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 156 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 34 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3058.016 ; gain = 1278.621 ; free physical = 11581 ; free virtual = 16631
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.016 ; gain = 0.000 ; free physical = 11396 ; free virtual = 16446

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 62ccc9e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3364.461 ; gain = 306.445 ; free physical = 11207 ; free virtual = 16257

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[0]_i_1__3 into driver instance design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[0]_i_2__3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[0]_i_1__4 into driver instance design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[0]_i_2__4, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 30 inverter(s) to 1653 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 79346bef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3639.312 ; gain = 0.000 ; free physical = 10927 ; free virtual = 15977
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 313 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 6ac5b085

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3639.312 ; gain = 0.000 ; free physical = 10925 ; free virtual = 15975
INFO: [Opt 31-389] Phase Constant propagation created 409 cells and removed 1280 cells
INFO: [Opt 31-1021] In phase Constant propagation, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4b343f46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3639.312 ; gain = 0.000 ; free physical = 10924 ; free virtual = 15974
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 947 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 4b343f46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.328 ; gain = 32.016 ; free physical = 10916 ; free virtual = 15966
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4b343f46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.328 ; gain = 32.016 ; free physical = 10916 ; free virtual = 15966
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6918d9d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.328 ; gain = 32.016 ; free physical = 10914 ; free virtual = 15964
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |             313  |                                             16  |
|  Constant propagation         |             409  |            1280  |                                             21  |
|  Sweep                        |               0  |             947  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3671.328 ; gain = 0.000 ; free physical = 10912 ; free virtual = 15962
Ending Logic Optimization Task | Checksum: 1a1ef4784

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.328 ; gain = 32.016 ; free physical = 10912 ; free virtual = 15962

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1ef4784

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3671.328 ; gain = 0.000 ; free physical = 10912 ; free virtual = 15962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1ef4784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3671.328 ; gain = 0.000 ; free physical = 10912 ; free virtual = 15962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3671.328 ; gain = 0.000 ; free physical = 10912 ; free virtual = 15962
Ending Netlist Obfuscation Task | Checksum: 1a1ef4784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3671.328 ; gain = 0.000 ; free physical = 10912 ; free virtual = 15962
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3671.328 ; gain = 613.312 ; free physical = 10912 ; free virtual = 15962
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3757.172 ; gain = 0.000 ; free physical = 11428 ; free virtual = 16485
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0c82c00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3757.172 ; gain = 0.000 ; free physical = 11431 ; free virtual = 16487
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3757.172 ; gain = 0.000 ; free physical = 11446 ; free virtual = 16503

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e9cc6866

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 4793.125 ; gain = 1035.953 ; free physical = 14111 ; free virtual = 19176

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1484ce8a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 4832.168 ; gain = 1074.996 ; free physical = 14031 ; free virtual = 19096

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1484ce8a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 4832.168 ; gain = 1074.996 ; free physical = 14031 ; free virtual = 19096
Phase 1 Placer Initialization | Checksum: 1484ce8a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 4832.168 ; gain = 1074.996 ; free physical = 14031 ; free virtual = 19096

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1bf01ab68

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 4832.168 ; gain = 1074.996 ; free physical = 14045 ; free virtual = 19110

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bf01ab68

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 4832.168 ; gain = 1074.996 ; free physical = 14037 ; free virtual = 19102

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1bf01ab68

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4878.531 ; gain = 1121.359 ; free physical = 13987 ; free virtual = 19053

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b22de164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4908.547 ; gain = 1151.375 ; free physical = 13986 ; free virtual = 19051

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b22de164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4908.547 ; gain = 1151.375 ; free physical = 13986 ; free virtual = 19051
Phase 2.1.1 Partition Driven Placement | Checksum: 1b22de164

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4908.547 ; gain = 1151.375 ; free physical = 13986 ; free virtual = 19051
Phase 2.1 Floorplanning | Checksum: 125539b20

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4908.547 ; gain = 1151.375 ; free physical = 13986 ; free virtual = 19051

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 125539b20

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4908.547 ; gain = 1151.375 ; free physical = 13986 ; free virtual = 19051

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 125539b20

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4908.547 ; gain = 1151.375 ; free physical = 13986 ; free virtual = 19051

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10436cbf0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13947 ; free virtual = 19009

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 144 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 61 nets or LUTs. Breaked 0 LUT, combined 61 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4976.547 ; gain = 0.000 ; free physical = 13947 ; free virtual = 19009

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             61  |                    61  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             61  |                    61  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2bf2ed4e8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13949 ; free virtual = 19011
Phase 2.4 Global Placement Core | Checksum: 27ae2915d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13934 ; free virtual = 18998
Phase 2 Global Placement | Checksum: 27ae2915d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13935 ; free virtual = 19000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a3bfc987

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13947 ; free virtual = 19011

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11801be83

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13931 ; free virtual = 18995

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1ac4c53b3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13943 ; free virtual = 19007

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1c56b400b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13943 ; free virtual = 19007

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1db92df08

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13927 ; free virtual = 18992
Phase 3.3.3 Slice Area Swap | Checksum: 1db92df08

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13920 ; free virtual = 18984
Phase 3.3 Small Shape DP | Checksum: 1e75892af

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13938 ; free virtual = 19002

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 28066c9ba

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13938 ; free virtual = 19002

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 24f56c0ff

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13948 ; free virtual = 19012
Phase 3 Detail Placement | Checksum: 24f56c0ff

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13948 ; free virtual = 19012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2454e9eae

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.272 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 278c1c7d2

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4976.547 ; gain = 0.000 ; free physical = 13677 ; free virtual = 18912
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 283489ab1

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4976.547 ; gain = 0.000 ; free physical = 13649 ; free virtual = 18891
Phase 4.1.1.1 BUFG Insertion | Checksum: 2454e9eae

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13620 ; free virtual = 18865

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.272. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20b57d95c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13616 ; free virtual = 18871

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13615 ; free virtual = 18870
Phase 4.1 Post Commit Optimization | Checksum: 20b57d95c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 4976.547 ; gain = 1219.375 ; free physical = 13596 ; free virtual = 18856
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12434 ; free virtual = 18450

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2e713579f

Time (s): cpu = 00:01:52 ; elapsed = 00:01:12 . Memory (MB): peak = 5051.547 ; gain = 1294.375 ; free physical = 12436 ; free virtual = 18452

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|              16x16|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2e713579f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:12 . Memory (MB): peak = 5051.547 ; gain = 1294.375 ; free physical = 12436 ; free virtual = 18452
Phase 4.3 Placer Reporting | Checksum: 2e713579f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:12 . Memory (MB): peak = 5051.547 ; gain = 1294.375 ; free physical = 12436 ; free virtual = 18452

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12436 ; free virtual = 18452

Time (s): cpu = 00:01:53 ; elapsed = 00:01:12 . Memory (MB): peak = 5051.547 ; gain = 1294.375 ; free physical = 12436 ; free virtual = 18452
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 249cfb52b

Time (s): cpu = 00:01:53 ; elapsed = 00:01:12 . Memory (MB): peak = 5051.547 ; gain = 1294.375 ; free physical = 12436 ; free virtual = 18452
Ending Placer Task | Checksum: 1e0995afc

Time (s): cpu = 00:01:53 ; elapsed = 00:01:12 . Memory (MB): peak = 5051.547 ; gain = 1294.375 ; free physical = 12436 ; free virtual = 18452
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 5051.547 ; gain = 1298.277 ; free physical = 12586 ; free virtual = 18602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12545 ; free virtual = 18582
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.64 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12579 ; free virtual = 18610
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12623 ; free virtual = 18654
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12616 ; free virtual = 18647
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12541 ; free virtual = 18591
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: adb3f260 ConstDB: 0 ShapeSum: 5729ea59 RouteDB: dbbb7e43
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12308 ; free virtual = 18354
Post Restoration Checksum: NetGraph: 6c44781 NumContArr: e2eb2dce Constraints: edc50741 Timing: 0
Phase 1 Build RT Design | Checksum: 1d7747c90

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12843 ; free virtual = 18870

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d7747c90

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12783 ; free virtual = 18811

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d7747c90

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5051.547 ; gain = 0.000 ; free physical = 12783 ; free virtual = 18811

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1d5dad511

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5134.742 ; gain = 83.195 ; free physical = 12789 ; free virtual = 18817

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 3129c3b36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5134.742 ; gain = 83.195 ; free physical = 12786 ; free virtual = 18814
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.451  | TNS=0.000  | WHS=-0.042 | THS=-7.322 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5556
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4410
  Number of Partially Routed Nets     = 1146
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bc7b0b0e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.188 ; gain = 83.641 ; free physical = 12751 ; free virtual = 18792

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2bc7b0b0e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.188 ; gain = 83.641 ; free physical = 12751 ; free virtual = 18792
Phase 3 Initial Routing | Checksum: 1cfd7709f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 5135.188 ; gain = 83.641 ; free physical = 12701 ; free virtual = 18744

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 981
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.794  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2c20147d7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12791 ; free virtual = 18832

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 25dd48621

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12789 ; free virtual = 18830
Phase 4 Rip-up And Reroute | Checksum: 25dd48621

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12789 ; free virtual = 18830

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 263ac6992

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12793 ; free virtual = 18834

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 263ac6992

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12793 ; free virtual = 18834
Phase 5 Delay and Skew Optimization | Checksum: 263ac6992

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12793 ; free virtual = 18834

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29eec1bdc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12795 ; free virtual = 18836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.794  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29eec1bdc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12795 ; free virtual = 18836
Phase 6 Post Hold Fix | Checksum: 29eec1bdc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12795 ; free virtual = 18836

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05213 %
  Global Horizontal Routing Utilization  = 0.445588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2297e168c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12792 ; free virtual = 18833

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2297e168c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12792 ; free virtual = 18833

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2297e168c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12789 ; free virtual = 18830

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2297e168c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12789 ; free virtual = 18830

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.794  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2297e168c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12789 ; free virtual = 18830
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12879 ; free virtual = 18920

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 5151.195 ; gain = 99.648 ; free physical = 12879 ; free virtual = 18920
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5151.195 ; gain = 0.000 ; free physical = 12853 ; free virtual = 18907
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/derumigny/FPGA/HLx-Projects/generic-accel-area-out-of-context/generic-accel-area-out-of-context.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5183.211 ; gain = 0.000 ; free physical = 12842 ; free virtual = 18893
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 262 out of 262 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: Q_0[63:0], S00_AXI_0_wstrb[3:0], S00_AXI_0_wdata[31:0], S00_AXI_0_rresp[1:0], S00_AXI_0_rdata[31:0], S00_AXI_0_awqos[3:0], S00_AXI_0_awprot[2:0], S00_AXI_0_awlock[0], S00_AXI_0_bresp[1:0], S00_AXI_0_arlen[7:0], S00_AXI_0_arcache[3:0], S00_AXI_0_arburst[1:0], S00_AXI_0_araddr[31:0], S00_AXI_0_awsize[2:0], S00_AXI_0_arlock[0]... and (the first 15 of 34 listed).
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 262 out of 262 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: Q_0[63:0], S00_AXI_0_wstrb[3:0], S00_AXI_0_wdata[31:0], S00_AXI_0_rresp[1:0], S00_AXI_0_rdata[31:0], S00_AXI_0_awqos[3:0], S00_AXI_0_awprot[2:0], S00_AXI_0_awlock[0], S00_AXI_0_bresp[1:0], S00_AXI_0_arlen[7:0], S00_AXI_0_arcache[3:0], S00_AXI_0_arburst[1:0], S00_AXI_0_araddr[31:0], S00_AXI_0_awsize[2:0], S00_AXI_0_arlock[0]... and (the first 15 of 34 listed).
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 12:16:11 2023...
