<stg><name>fir</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %empty = shl i32 %x_read, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %empty_6 = shl i32 %x_read, i32 1

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %mul9 = add i32 %empty, i32 %empty_6

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %store_ln23 = store i8 127, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %store_ln23 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln23 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln23 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:1 %icmp_ln25 = icmp_eq  i8 %i_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln25 = br i1 %icmp_ln25, void, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8">
<![CDATA[
:0 %trunc_ln23 = trunc i8 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln26 = add i7 %trunc_ln23, i7 127

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln26 = zext i7 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
:4 %shift_reg_load = load i7 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
:8 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln30 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
:2 %ret_ln36 = ret

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
:4 %shift_reg_load = load i7 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:6 %store_ln26 = store i32 %shift_reg_load, i7 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
:8 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul_ln27 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul_ln27 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln28 = br void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %mul_pn = phi i32 %mul_ln27, void, i32 %mul9, void

]]></Node>
<StgValue><ssdm name="mul_pn"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %acc_1 = add i32 %mul_pn, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln23 = add i8 %i_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:4 %store_ln23 = store i8 %add_ln23, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln21 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="64" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="65" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="acc" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_67" to="i" fromId="67" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="73" from="empty_1" to="spectopmodule_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="y" to="specbitsmap_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="y" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="81" from="empty" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="99" from="x" to="specbitsmap_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="101" from="x" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="x" to="x_read" fromId="64" toId="14">
</dataflow>
<dataflow id="120" from="x_read" to="empty" fromId="14" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_121" to="empty" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="x_read" to="empty_6" fromId="14" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_67" to="empty_6" fromId="67" toId="16">
</dataflow>
<dataflow id="125" from="empty" to="mul9" fromId="15" toId="17">
</dataflow>
<dataflow id="126" from="empty_6" to="mul9" fromId="16" toId="17">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln23" fromId="127" toId="18">
</dataflow>
<dataflow id="129" from="i" to="store_ln23" fromId="8" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_82" to="store_ln23" fromId="82" toId="19">
</dataflow>
<dataflow id="131" from="acc" to="store_ln23" fromId="7" toId="19">
</dataflow>
<dataflow id="132" from="i" to="i_1" fromId="8" toId="21">
</dataflow>
<dataflow id="133" from="i_1" to="zext_ln23" fromId="21" toId="22">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="134" toId="23">
</dataflow>
<dataflow id="136" from="i_1" to="tmp" fromId="21" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp" fromId="137" toId="23">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="139" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty_7" fromId="141" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_141" to="empty_7" fromId="141" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_141" to="empty_7" fromId="141" toId="24">
</dataflow>
<dataflow id="145" from="tmp" to="br_ln23" fromId="23" toId="25">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="146" toId="26">
</dataflow>
<dataflow id="149" from="empty_2" to="specloopname_ln21" fromId="148" toId="26">
</dataflow>
<dataflow id="150" from="i_1" to="icmp_ln25" fromId="21" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_151" to="icmp_ln25" fromId="151" toId="27">
</dataflow>
<dataflow id="153" from="icmp_ln25" to="br_ln25" fromId="27" toId="28">
</dataflow>
<dataflow id="154" from="i_1" to="trunc_ln23" fromId="21" toId="29">
</dataflow>
<dataflow id="155" from="trunc_ln23" to="add_ln26" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln26" fromId="156" toId="30">
</dataflow>
<dataflow id="158" from="add_ln26" to="zext_ln26" fromId="30" toId="31">
</dataflow>
<dataflow id="159" from="shift_reg" to="shift_reg_addr" fromId="65" toId="32">
</dataflow>
<dataflow id="161" from="StgValue_160" to="shift_reg_addr" fromId="160" toId="32">
</dataflow>
<dataflow id="162" from="zext_ln26" to="shift_reg_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="163" from="shift_reg_addr" to="shift_reg_load" fromId="32" toId="33">
</dataflow>
<dataflow id="164" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="66" toId="34">
</dataflow>
<dataflow id="165" from="StgValue_160" to="fir_int_int_c_addr" fromId="160" toId="34">
</dataflow>
<dataflow id="166" from="zext_ln23" to="fir_int_int_c_addr" fromId="22" toId="34">
</dataflow>
<dataflow id="167" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="34" toId="35">
</dataflow>
<dataflow id="168" from="x_read" to="store_ln30" fromId="14" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_169" to="store_ln30" fromId="169" toId="36">
</dataflow>
<dataflow id="171" from="acc" to="acc_load_1" fromId="7" toId="38">
</dataflow>
<dataflow id="173" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln35" fromId="172" toId="39">
</dataflow>
<dataflow id="174" from="y" to="write_ln35" fromId="63" toId="39">
</dataflow>
<dataflow id="175" from="acc_load_1" to="write_ln35" fromId="38" toId="39">
</dataflow>
<dataflow id="176" from="shift_reg_addr" to="shift_reg_load" fromId="32" toId="41">
</dataflow>
<dataflow id="177" from="shift_reg" to="shift_reg_addr_1" fromId="65" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_160" to="shift_reg_addr_1" fromId="160" toId="42">
</dataflow>
<dataflow id="179" from="zext_ln23" to="shift_reg_addr_1" fromId="22" toId="42">
</dataflow>
<dataflow id="180" from="shift_reg_load" to="store_ln26" fromId="41" toId="43">
</dataflow>
<dataflow id="181" from="shift_reg_addr_1" to="store_ln26" fromId="42" toId="43">
</dataflow>
<dataflow id="182" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="34" toId="44">
</dataflow>
<dataflow id="183" from="fir_int_int_c_load" to="mul_ln27" fromId="44" toId="45">
</dataflow>
<dataflow id="184" from="shift_reg_load" to="mul_ln27" fromId="41" toId="45">
</dataflow>
<dataflow id="185" from="fir_int_int_c_load" to="mul_ln27" fromId="44" toId="46">
</dataflow>
<dataflow id="186" from="shift_reg_load" to="mul_ln27" fromId="41" toId="46">
</dataflow>
<dataflow id="187" from="mul_ln27" to="mul_pn" fromId="46" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln28" to="mul_pn" fromId="47" toId="48">
</dataflow>
<dataflow id="189" from="mul9" to="mul_pn" fromId="17" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln0" to="mul_pn" fromId="37" toId="48">
</dataflow>
<dataflow id="191" from="acc" to="acc_load" fromId="7" toId="49">
</dataflow>
<dataflow id="192" from="mul_pn" to="acc_1" fromId="48" toId="50">
</dataflow>
<dataflow id="193" from="acc_load" to="acc_1" fromId="49" toId="50">
</dataflow>
<dataflow id="194" from="i_1" to="add_ln23" fromId="21" toId="51">
</dataflow>
<dataflow id="196" from="StgValue_195" to="add_ln23" fromId="195" toId="51">
</dataflow>
<dataflow id="197" from="add_ln23" to="store_ln23" fromId="51" toId="52">
</dataflow>
<dataflow id="198" from="i" to="store_ln23" fromId="8" toId="52">
</dataflow>
<dataflow id="199" from="acc_1" to="store_ln21" fromId="50" toId="53">
</dataflow>
<dataflow id="200" from="acc" to="store_ln21" fromId="7" toId="53">
</dataflow>
<dataflow id="201" from="tmp" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="202" from="icmp_ln25" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="203" from="icmp_ln25" to="StgValue_6" fromId="27" toId="6">
</dataflow>
</dataflows>


</stg>
