/***************************************************************************************
* Copyright (c) 2014-2021 Zihao Yu, Nanjing University
* Copyright (c) 2020-2022 Institute of Computing Technology, Chinese Academy of Sciences
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include <cpu/cpu.h>
#include "../local-include/intr.h"

#define creg2reg(creg) (creg + 8)

// rotate without shift, e.g. ror(0bxxxxyy, 6, 2) = 0byyxxxx00
static inline uint32_t ror_imm(uint32_t imm, int len, int r) {
  if (r == 0) return imm;
  uint32_t copy = imm | (imm << len);
  uint32_t mask = BITMASK(len) << r;
  uint32_t res = copy & mask;
  return res;
}

static inline void decode_op_C_imm6(Decode *s, uint32_t imm6, bool sign, int shift, int rotate) {
  uint64_t imm = (sign ? SEXT(imm6, 6) << shift : ror_imm(imm6, 6, rotate));
  decode_op_i(s, id_src2, imm, false);
}

static inline void decode_op_C_rd_rs1(Decode *s, bool creg) {
  uint32_t instr = s->isa.instr.val;
  uint32_t rd_rs1 = (creg ? creg2reg(BITS(instr, 9, 7)) : BITS(instr, 11, 7));
  decode_op_r(s, id_src1, rd_rs1, true);
  decode_op_r(s, id_dest, rd_rs1, false);
}

// creg = false for CI, true for CB_shift and CB_andi
static inline void decode_op_rd_rs1_imm6(Decode *s, bool sign, int shift, int rotate, bool creg) {
  uint32_t instr = s->isa.instr.val;
  uint32_t imm6 = (BITS(instr, 12, 12) << 5) | BITS(instr, 6, 2);
  decode_op_C_imm6(s, imm6, sign, shift, rotate);
  decode_op_C_rd_rs1(s, creg);
}

#if 0
// ---------- CR ----------

static inline def_DHelper(CR) {
  decode_op_C_rd_rs1(s, false);
  uint32_t rs2 = BITS(s->isa.instr.val, 6, 2);
  decode_op_r(s, id_src2, rs2, true);
}
#endif

// ---------- CI ----------

static inline def_DHelper(CI_simm) {
  decode_op_rd_rs1_imm6(s, true, 0, 0, false);
}

static inline def_DHelper(CI_simm_lui) {
  decode_CI_simm(s, width);
#ifdef CONFIG_SHARE
  // C.LUI is only valid when rd != {x0, x2}, and when the immediate is not
  // equal to zero. The code points with nzimm=0 are reserved; the remaining
  // code points with rd=x0 are HINTs; and the remaining code points with rd=x2
  // correspond to the C.ADDI16SP instruction.
  if (unlikely(id_src2->imm == 0)) {
    longjmp_exception(EX_II);
  }
#endif // CONFIG_SHARE
  // the immediate of LUI is placed at id_src1->imm
  id_src1->imm = id_src2->imm << 12;
}

// for shift
static inline def_DHelper(CI_uimm) {
  decode_op_rd_rs1_imm6(s, false, 0, 0, false);
}

static inline def_DHelper(C_LI) {
  decode_CI_simm(s, width);
  decode_op_r(s, id_src1, 0, true);
}

static inline def_DHelper(C_ADDI16SP) {
  decode_op_r(s, id_src1, 2, true);
  uint32_t instr = s->isa.instr.val;
  sword_t simm = (SEXT(BITS(instr, 12, 12), 1) << 9) | (BITS(instr, 4, 3) << 7) |
    (BITS(instr, 5, 5) << 6) | (BITS(instr, 2, 2) << 5) | (BITS(instr, 6, 6) << 4);
#ifdef CONFIG_SHARE
  // C.ADDI16SP is only valid when nzimm!=0; the code point with nzimm=0 is reserved.
  if (unlikely(simm == 0)) {
    longjmp_exception(EX_II);
  }
#else
  assert(simm != 0);
#endif // CONFIG_SHARE
  decode_op_i(s, id_src2, simm, false);
  decode_op_r(s, id_dest, 2, false);
}

// SP-relative load/store
static inline void decode_C_xxSP(Decode *s, uint32_t imm6, int rotate) {
  decode_op_r(s, id_src1, 2, true);
  decode_op_C_imm6(s, imm6, false, 0, rotate);
}

static inline void decode_C_LxSP(Decode *s, int rotate, bool is_fp) {
  uint32_t imm6 = (BITS(s->isa.instr.val, 12, 12) << 5) | BITS(s->isa.instr.val, 6, 2);
  decode_C_xxSP(s, imm6, rotate);
  uint32_t rd = BITS(s->isa.instr.val, 11, 7);
#ifdef CONFIG_SHARE
  // C.LxSP is only valid when rd!=x0; the code points with rd=x0 are reserved.
  if (unlikely(rd == 0 && !is_fp)) {
    longjmp_exception(EX_II);
  }
#endif // CONFIG_SHARE
  if (is_fp) {
#ifdef CONFIG_FPU_NONE
    longjmp_exception(EX_II);
#else
    decode_op_fr(s, id_dest, rd, false);
#endif // CONFIG_FPU_NONE
  }
  else decode_op_r(s, id_dest, rd, false);
}

static inline def_DHelper(C_LWSP) {
  decode_C_LxSP(s, 2, false);
}

static inline def_DHelper(C_LDSP) {
  decode_C_LxSP(s, 3, false);
}

static inline def_DHelper(C_FLDSP) {
  decode_C_LxSP(s, 3, true);
}

// ---------- CSS ----------

static inline void decode_C_SxSP(Decode *s, int rotate, bool is_fp) {
  uint32_t imm6 = BITS(s->isa.instr.val, 12, 7);
  decode_C_xxSP(s, imm6, rotate);
  uint32_t rs2 = BITS(s->isa.instr.val, 6, 2);
  if (is_fp) {
#ifdef CONFIG_FPU_NONE
    longjmp_exception(EX_II);
#else
    decode_op_fr(s, id_dest, rs2, true);
#endif // CONFIG_FPU_NONE
  }
  else decode_op_r(s, id_dest, rs2, true);
}

static inline def_DHelper(C_SWSP) {
  decode_C_SxSP(s, 2, false);
}

static inline def_DHelper(C_SDSP) {
  decode_C_SxSP(s, 3, false);
}

static inline def_DHelper(C_FSDSP) {
  decode_C_SxSP(s, 3, true);
}

// ---------- CIW ----------

static inline def_DHelper(C_ADDI4SPN) {
  decode_op_r(s, id_src1, 2, true);
  uint32_t instr = s->isa.instr.val;
  uint32_t imm9_6 = ror_imm(BITS(instr, 12, 7), 6, 4); // already at the right place
  uint32_t imm = imm9_6 | BITS(instr, 5, 5) << 3 | BITS(instr, 6, 6) << 2;
  Assert(imm != 0, "pc = " FMT_WORD, s->pc);
  decode_op_i(s, id_src2, imm, false);
  decode_op_r(s, id_dest, creg2reg(BITS(instr, 4, 2)), false);
}

// ---------- CL ----------

// load/store
static inline void decode_C_ldst_common(Decode *s, int rotate, bool is_store, bool is_fp) {
  uint32_t instr = s->isa.instr.val;
  decode_op_r(s, id_src1, creg2reg(BITS(instr, 9, 7)), true);
  uint32_t imm5 = (BITS(instr, 12, 10) << 2) | BITS(instr, 6, 5);
  uint32_t imm = ror_imm(imm5, 5, rotate) << 1;
  decode_op_i(s, id_src2, imm, false);
  if (is_fp) {
#ifdef CONFIG_FPU_NONE
    longjmp_exception(EX_II);
#else
    decode_op_fr(s, id_dest, creg2reg(BITS(instr, 4, 2)), is_store);
#endif // CONFIG_FPU_NONE
  }
  else decode_op_r(s, id_dest, creg2reg(BITS(instr, 4, 2)), is_store);
}

static inline def_DHelper(C_LW) {
  decode_C_ldst_common(s, 1, false, false);
}

static inline def_DHelper(C_LD) {
  decode_C_ldst_common(s, 2, false, false);
}

static inline def_DHelper(C_FLD) {
  decode_C_ldst_common(s, 2, false, true);
}

// ---------- CS ----------

static inline def_DHelper(C_SW) {
  decode_C_ldst_common(s, 1, true, false);
}

static inline def_DHelper(C_SD) {
  decode_C_ldst_common(s, 2, true, false);
}

static inline def_DHelper(C_FSD) {
  decode_C_ldst_common(s, 2, true, true);
}

static inline def_DHelper(CS) {
  decode_op_C_rd_rs1(s, true);
  uint32_t rs2 = creg2reg(BITS(s->isa.instr.val, 4, 2));
  decode_op_r(s, id_src2, rs2, true);
}

// ---------- CB ----------

static inline def_DHelper(CB) {
  uint32_t instr = s->isa.instr.val;
  sword_t simm8 = SEXT(BITS(instr, 12, 12), 1);
  uint32_t imm7_6 = BITS(instr, 6, 5);
  uint32_t imm5 = BITS(instr, 2, 2);
  uint32_t imm4_3 = BITS(instr, 11, 10);
  uint32_t imm2_1 = BITS(instr, 4, 3);
  sword_t offset = (simm8 << 8) | (imm7_6 << 6) | (imm5 << 5) | (imm4_3 << 3) | (imm2_1 << 1);
  decode_op_i(s, id_dest, s->pc + offset, true);
  decode_op_r(s, id_src1, creg2reg(BITS(instr, 9, 7)), true);
  decode_op_r(s, id_src2, 0, true);
}

static inline def_DHelper(CB_shift) {
  decode_op_rd_rs1_imm6(s, false, 0, 0, true);
}

static inline def_DHelper(CB_andi) {
  decode_op_rd_rs1_imm6(s, true, 0, 0, true);
}

// ---------- CJ ----------

static inline def_DHelper(CJ) {
  uint32_t instr = s->isa.instr.val;
  sword_t simm11 = SEXT(BITS(instr, 12, 12), 1);
  uint32_t imm10  = BITS(instr, 8, 8);
  uint32_t imm9_8 = BITS(instr, 10, 9);
  uint32_t imm7   = BITS(instr, 6, 6);
  uint32_t imm6   = BITS(instr, 7, 7);
  uint32_t imm5   = BITS(instr, 2, 2);
  uint32_t imm4   = BITS(instr, 11, 11);
  uint32_t imm3_1 = BITS(instr, 5, 3);

  sword_t offset = (simm11 << 11) | (imm10 << 10) | (imm9_8 << 8) |
    (imm7 << 7) | (imm6 << 6) | (imm5 << 5) | (imm4 << 4) | (imm3_1 << 1);
  decode_op_i(s, id_src1, s->pc + offset, true);
}

static inline void decode_C_rs1_rs2_rd(Decode *s, bool is_rs1_zero, bool is_rs2_zero, bool is_rd_zero) {
  decode_op_r(s, id_src1, (is_rs1_zero ? 0 : BITS(s->isa.instr.val, 11, 7)), true);
  decode_op_r(s, id_src2, (is_rs2_zero ? 0 : BITS(s->isa.instr.val, 6, 2)), true);
  decode_op_r(s, id_dest, (is_rd_zero ? 0 : BITS(s->isa.instr.val, 11, 7)), false);
}

static inline def_DHelper(C_JR) {
  #ifdef CONFIG_SHARE
  // C.JR is only valid when rs1!=x0; the code point with rs1=x0 is reserved.
  if (unlikely(BITS(s->isa.instr.val, 11, 7) == 0)) {
    longjmp_exception(EX_II);
  }
#endif // CONFIG_SHARE
  decode_op_r(s, id_src1, BITS(s->isa.instr.val, 11, 7), true);
}

static inline def_DHelper(C_MOV) {
  // we should put the source at src1 to call c_mv()
  decode_op_r(s, id_src1, BITS(s->isa.instr.val, 6, 2), true);
  decode_op_r(s, id_src2, 0, true);
  decode_op_r(s, id_dest, BITS(s->isa.instr.val, 11, 7), false);
}

static inline def_DHelper(C_ADD) {
  decode_C_rs1_rs2_rd(s, false, false, false);
}

static inline def_DHelper(C_JALR) {
  decode_op_r(s, id_src1, BITS(s->isa.instr.val, 11, 7), true);
  decode_op_i(s, id_src2, 0, true);
  decode_op_r(s, id_dest, 1, false);
}


def_THelper(c_addi_dispatch) {
  if (id_src2->imm == 1) return table_p_inc(s);
  if (id_src2->imm == -1ul) return table_p_dec(s);
  return table_c_addi(s);
}

def_THelper(c_addiw_dispatch) {
#ifdef CONFIG_SHARE
  // C.ADDIW is only valid when rd != x0; the code points with rd=x0 are reserved.
  uint32_t instr = s->isa.instr.val;
  uint32_t rd  = BITS(instr, 11, 7);
  if (unlikely(rd == 0)) {
    return EXEC_ID_inv;
  }
#endif // CONFIG_SHARE
  return table_c_addiw(s);
}

def_THelper(c_ldst) {
  int mmu_mode = isa_mmu_state();
  if (mmu_mode == MMU_DIRECT) {
    def_INSTR_TAB("010 ??? ??? ?? ??? ??", lw);
    def_INSTR_TAB("011 ??? ??? ?? ??? ??", ld);
    def_INSTR_TAB("110 ??? ??? ?? ??? ??", sw);
    def_INSTR_TAB("111 ??? ??? ?? ??? ??", sd);
  } else if (mmu_mode == MMU_TRANSLATE) {
    def_INSTR_TAB("010 ??? ??? ?? ??? ??", lw_mmu);
    def_INSTR_TAB("011 ??? ??? ?? ??? ??", ld_mmu);
    def_INSTR_TAB("110 ??? ??? ?? ??? ??", sw_mmu);
    def_INSTR_TAB("111 ??? ??? ?? ??? ??", sd_mmu);
  } else assert(0);
  return EXEC_ID_inv;
}

def_THelper(c_fldst) {
#ifndef CONFIG_FPU_NONE
  int mmu_mode = isa_mmu_state();
  if (mmu_mode == MMU_DIRECT) {
    def_INSTR_TAB("001 ??? ??? ?? ??? ??", fld);
    def_INSTR_TAB("101 ??? ??? ?? ??? ??", fsd);
  } else if (mmu_mode == MMU_TRANSLATE) {
    def_INSTR_TAB("001 ??? ??? ?? ??? ??", fld_mmu);
    def_INSTR_TAB("101 ??? ??? ?? ??? ??", fsd_mmu);
  } else assert(0);
#endif // CONFIG_FPU_NONE
  return EXEC_ID_inv;
}

def_THelper(c_li_dispatch) {
  def_INSTR_TAB("??? 0 ????? 00000 ??", p_li_0);
  def_INSTR_TAB("??? 0 ????? 00001 ??", p_li_1);
  def_INSTR_TAB("??? ? ????? ????? ??", c_li);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q1_lui_addi16sp) {
  def_INSTR_IDTAB("??? ? 00010 ????? ??", C_ADDI16SP , c_addi);
  def_INSTR_IDTAB("??? ? ????? ????? ??", CI_simm_lui, lui);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q1_compute_more64) {
  def_INSTR_TAB("??? ? ????? 00??? ??", c_sub);
  def_INSTR_TAB("??? ? ????? 01??? ??", c_xor);
  def_INSTR_TAB("??? ? ????? 10??? ??", c_or);
  def_INSTR_TAB("??? ? ????? 11??? ??", c_and);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q1_compute_more32) {
  def_INSTR_TAB("??? ? ????? 00??? ??", c_subw);
  def_INSTR_TAB("??? ? ????? 01??? ??", c_addw);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q1_compute_more) {
  def_INSTR_TAB("??? 0 ????? ????? ??", rvc_Q1_compute_more64);
  def_INSTR_TAB("??? 1 ????? ????? ??", rvc_Q1_compute_more32);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q1_compute) {
  def_INSTR_IDTAB("??? ? 00??? ????? ??", CB_shift, c_srli);
  def_INSTR_IDTAB("??? ? 01??? ????? ??", CB_shift, c_srai);
  def_INSTR_IDTAB("??? ? 10??? ????? ??", CB_andi , c_andi);
  def_INSTR_IDTAB("??? ? 11??? ????? ??", CS      , rvc_Q1_compute_more);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q2_jr_mov) {
  def_INSTR_IDTAB("??? ? 00001 00000 ??", C_JR   , p_ret);
  def_INSTR_IDTAB("??? ? ????? 00000 ??", C_JR   , c_jr);
  def_INSTR_IDTAB("??? ? ????? ????? ??", C_MOV  , c_mv);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q2_jalr_add) {
  def_INSTR_TAB  ("??? ? 00000 00000 ??",          inv);  // ebreak
  def_INSTR_IDTAB("??? ? 00001 00000 ??", C_JALR , jalr); // c_jalr can not handle correctly when rs1 == ra
  def_INSTR_IDTAB("??? ? ????? 00000 ??", C_JALR , c_jalr);
  def_INSTR_IDTAB("??? ? ????? ????? ??", C_ADD  , c_add);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q2_misc) {
  def_INSTR_TAB("??? 0 ????? ????? ??", rvc_Q2_jr_mov);
  def_INSTR_TAB("??? 1 ????? ????? ??", rvc_Q2_jalr_add);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q0) {
  def_INSTR_TAB("000 00000000 ??? ??", inv);
  def_INSTR_IDTAB("000 ???????? ??? ??", C_ADDI4SPN, addi);
#ifndef CONFIG_FPU_NONE
  def_INSTR_IDTAB("001 ??? ??? ?? ??? ??", C_FLD, c_fldst);
#endif // CONFIG_FPU_NONE
  def_INSTR_IDTAB("010 ??? ??? ?? ??? ??", C_LW , c_ldst);
  def_INSTR_IDTAB("011 ??? ??? ?? ??? ??", C_LD , c_ldst);
#ifndef CONFIG_FPU_NONE
  def_INSTR_IDTAB("101 ??? ??? ?? ??? ??", C_FSD, c_fldst);
#endif // CONFIG_FPU_NONE
  def_INSTR_IDTAB("110 ??? ??? ?? ??? ??", C_SW , c_ldst);
  def_INSTR_IDTAB("111 ??? ??? ?? ??? ??", C_SD , c_ldst);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q1) {
  def_INSTR_IDTAB("000 ? ????? ????? ??", CI_simm, c_addi_dispatch);
  def_INSTR_IDTAB("001 ? ????? ????? ??", CI_simm, c_addiw_dispatch);
  def_INSTR_IDTAB("010 ? ????? ????? ??", C_LI   , c_li_dispatch);
  def_INSTR_TAB  ("011 ? ????? ????? ??",          rvc_Q1_lui_addi16sp);
  def_INSTR_TAB  ("100 ? ????? ????? ??",          rvc_Q1_compute);
  def_INSTR_IDTAB("101 ??????????? ??"  , CJ     , c_j);
  def_INSTR_IDTAB("110 ??? ??? ????? ??", CB     , c_beqz);
  def_INSTR_IDTAB("111 ??? ??? ????? ??", CB     , c_bnez);
  return EXEC_ID_inv;
}

def_THelper(rvc_Q2) {
  def_INSTR_IDTAB("000 ? ????? ????? ??", CI_uimm, c_slli);
#ifndef CONFIG_FPU_NONE
  def_INSTR_IDTAB("001 ? ????? ????? ??", C_FLDSP, c_fldst);
#endif // CONFIG_FPU_NONE
  def_INSTR_IDTAB("010 ? ????? ????? ??", C_LWSP , c_ldst);
  def_INSTR_IDTAB("011 ? ????? ????? ??", C_LDSP , c_ldst);
  def_INSTR_TAB  ("100 ? ????? ????? ??",          rvc_Q2_misc);
#ifndef CONFIG_FPU_NONE
  def_INSTR_IDTAB("101 ? ????? ????? ??", C_FSDSP, c_fldst);
#endif // CONFIG_FPU_NONE
  def_INSTR_IDTAB("110 ? ????? ????? ??", C_SWSP , c_ldst);
  def_INSTR_IDTAB("111 ? ????? ????? ??", C_SDSP , c_ldst);
  return EXEC_ID_inv;
}

def_THelper(rvc) {
  def_INSTR_TAB("?????????????? 00", rvc_Q0);
  def_INSTR_TAB("?????????????? 01", rvc_Q1);
  def_INSTR_TAB("?????????????? 10", rvc_Q2);
  return table_inv(s);
};
