

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Mar 28 09:19:43 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _T3CONbits	set	4017
    48   000000                     _TRISCbits	set	3988
    49   000000                     _ADCON1bits	set	4033
    50   000000                     _OSCCON	set	4051
    51   000000                     _PIR1bits	set	3998
    52   000000                     _CCP1CON	set	4029
    53   000000                     _CCPR1	set	4030
    54   000000                     _TMR3	set	4018
    55   000000                     _T3CON	set	4017
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60   000848                     __pcinit:
    61                           	callstack 0
    62   000848                     start_initialization:
    63                           	callstack 0
    64   000848                     __initialization:
    65                           	callstack 0
    66   000848                     end_of_initialization:
    67                           	callstack 0
    68   000848                     __end_of__initialization:
    69                           	callstack 0
    70   000848  0100               	movlb	0
    71   00084A  EF01  F004         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74   000000                     __pcstackCOMRAM:
    75                           	callstack 0
    76   000000                     
    77                           ; 1 bytes @ 0x0
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 19 in file "ccp_comparador.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          0       0       0       0       0       0       0       0       0
   100 ;;      Totals:         0       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        0 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   000802                     __ptext0:
   111                           	callstack 0
   112   000802                     _main:
   113                           	callstack 31
   114   000802                     
   115                           ;ccp_comparador.c: 20:     OSCCON = 0x72;
   116   000802  0E72               	movlw	114
   117   000804  6ED3               	movwf	211,c	;volatile
   118                           
   119                           ;ccp_comparador.c: 21:     ADCON1bits.PCFG = 0x0F;
   120   000806  0E0F               	movlw	15
   121   000808  12C1               	iorwf	193,f,c	;volatile
   122   00080A                     
   123                           ;ccp_comparador.c: 23:     TRISCbits.RC2 = 0;
   124   00080A  9494               	bcf	148,2,c	;volatile
   125                           
   126                           ;ccp_comparador.c: 24:     CCP1CON = 0x02;
   127   00080C  0E02               	movlw	2
   128   00080E  6EBD               	movwf	189,c	;volatile
   129   000810                     
   130                           ;ccp_comparador.c: 25:     PIR1bits.CCP1IF = 0;
   131   000810  949E               	bcf	158,2,c	;volatile
   132                           
   133                           ;ccp_comparador.c: 26:     TMR3 = 0;
   134   000812  0E00               	movlw	0
   135   000814  6EB3               	movwf	179,c	;volatile
   136   000816  0E00               	movlw	0
   137   000818  6EB2               	movwf	178,c	;volatile
   138                           
   139                           ;ccp_comparador.c: 27:     T3CON = 0xC0;
   140   00081A  0EC0               	movlw	192
   141   00081C  6EB1               	movwf	177,c	;volatile
   142                           
   143                           ;ccp_comparador.c: 28:     CCPR1 = 1000;
   144   00081E  0E03               	movlw	3
   145   000820  6EBF               	movwf	191,c	;volatile
   146   000822  0EE8               	movlw	232
   147   000824  6EBE               	movwf	190,c	;volatile
   148   000826                     
   149                           ;ccp_comparador.c: 29:     T3CONbits.TMR3ON = 1;
   150   000826  80B1               	bsf	177,0,c	;volatile
   151   000828                     l711:
   152                           
   153                           ;ccp_comparador.c: 32:         if (PIR1bits.CCP1IF == 1) {
   154   000828  A49E               	btfss	158,2,c	;volatile
   155   00082A  EF19  F004         	goto	u11
   156   00082E  EF1B  F004         	goto	u10
   157   000832                     u11:
   158   000832  EF14  F004         	goto	l711
   159   000836                     u10:
   160   000836                     
   161                           ;ccp_comparador.c: 33:             TMR3 = 0;
   162   000836  0E00               	movlw	0
   163   000838  6EB3               	movwf	179,c	;volatile
   164   00083A  0E00               	movlw	0
   165   00083C  6EB2               	movwf	178,c	;volatile
   166   00083E                     
   167                           ;ccp_comparador.c: 34:             PIR1bits.CCP1IF = 0;
   168   00083E  949E               	bcf	158,2,c	;volatile
   169   000840  EF14  F004         	goto	l711
   170   000844  EF00  F000         	goto	start
   171   000848                     __end_of_main:
   172                           	callstack 0
   173                           
   174                           	psect	smallconst
   175   000800                     __psmallconst:
   176                           	callstack 0
   177   000800  00                 	db	0
   178   000801  00                 	db	0	; dummy byte at the end
   179   000000                     
   180                           	psect	rparam
   181   000000                     
   182                           	psect	config
   183                           
   184                           ;Config register CONFIG1L @ 0x300000
   185                           ;	PLL Prescaler Selection bits
   186                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   187                           ;	System Clock Postscaler Selection bits
   188                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   189                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   190                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   191   300000                     	org	3145728
   192   300000  20                 	db	32
   193                           
   194                           ;Config register CONFIG1H @ 0x300001
   195                           ;	Oscillator Selection bits
   196                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   197                           ;	Fail-Safe Clock Monitor Enable bit
   198                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   199                           ;	Internal/External Oscillator Switchover bit
   200                           ;	IESO = OFF, Oscillator Switchover mode disabled
   201   300001                     	org	3145729
   202   300001  08                 	db	8
   203                           
   204                           ;Config register CONFIG2L @ 0x300002
   205                           ;	Power-up Timer Enable bit
   206                           ;	PWRT = OFF, PWRT disabled
   207                           ;	Brown-out Reset Enable bits
   208                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   209                           ;	Brown-out Reset Voltage bits
   210                           ;	BORV = 3, Minimum setting 2.05V
   211                           ;	USB Voltage Regulator Enable bit
   212                           ;	VREGEN = OFF, USB voltage regulator disabled
   213   300002                     	org	3145730
   214   300002  19                 	db	25
   215                           
   216                           ;Config register CONFIG2H @ 0x300003
   217                           ;	Watchdog Timer Enable bit
   218                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   219                           ;	Watchdog Timer Postscale Select bits
   220                           ;	WDTPS = 32768, 1:32768
   221   300003                     	org	3145731
   222   300003  1E                 	db	30
   223                           
   224                           ; Padding undefined space
   225   300004                     	org	3145732
   226   300004  FF                 	db	255
   227                           
   228                           ;Config register CONFIG3H @ 0x300005
   229                           ;	CCP2 MUX bit
   230                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   231                           ;	PORTB A/D Enable bit
   232                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   233                           ;	Low-Power Timer 1 Oscillator Enable bit
   234                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   235                           ;	MCLR Pin Enable bit
   236                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   237   300005                     	org	3145733
   238   300005  81                 	db	129
   239                           
   240                           ;Config register CONFIG4L @ 0x300006
   241                           ;	Stack Full/Underflow Reset Enable bit
   242                           ;	STVREN = ON, Stack full/underflow will cause Reset
   243                           ;	Single-Supply ICSP Enable bit
   244                           ;	LVP = OFF, Single-Supply ICSP disabled
   245                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   246                           ;	ICPRT = OFF, ICPORT disabled
   247                           ;	Extended Instruction Set Enable bit
   248                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   249                           ;	Background Debugger Enable bit
   250                           ;	DEBUG = 0x1, unprogrammed default
   251   300006                     	org	3145734
   252   300006  81                 	db	129
   253                           
   254                           ; Padding undefined space
   255   300007                     	org	3145735
   256   300007  FF                 	db	255
   257                           
   258                           ;Config register CONFIG5L @ 0x300008
   259                           ;	Code Protection bit
   260                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   261                           ;	Code Protection bit
   262                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   263                           ;	Code Protection bit
   264                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   265                           ;	Code Protection bit
   266                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   267   300008                     	org	3145736
   268   300008  0F                 	db	15
   269                           
   270                           ;Config register CONFIG5H @ 0x300009
   271                           ;	Boot Block Code Protection bit
   272                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   273                           ;	Data EEPROM Code Protection bit
   274                           ;	CPD = OFF, Data EEPROM is not code-protected
   275   300009                     	org	3145737
   276   300009  C0                 	db	192
   277                           
   278                           ;Config register CONFIG6L @ 0x30000A
   279                           ;	Write Protection bit
   280                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   281                           ;	Write Protection bit
   282                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   283                           ;	Write Protection bit
   284                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   285                           ;	Write Protection bit
   286                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   287   30000A                     	org	3145738
   288   30000A  0F                 	db	15
   289                           
   290                           ;Config register CONFIG6H @ 0x30000B
   291                           ;	Configuration Register Write Protection bit
   292                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   293                           ;	Boot Block Write Protection bit
   294                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   295                           ;	Data EEPROM Write Protection bit
   296                           ;	WRTD = OFF, Data EEPROM is not write-protected
   297   30000B                     	org	3145739
   298   30000B  E0                 	db	224
   299                           
   300                           ;Config register CONFIG7L @ 0x30000C
   301                           ;	Table Read Protection bit
   302                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   303                           ;	Table Read Protection bit
   304                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   305                           ;	Table Read Protection bit
   306                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   307                           ;	Table Read Protection bit
   308                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   309   30000C                     	org	3145740
   310   30000C  0F                 	db	15
   311                           
   312                           ;Config register CONFIG7H @ 0x30000D
   313                           ;	Boot Block Table Read Protection bit
   314                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   315   30000D                     	org	3145741
   316   30000D  40                 	db	64
   317                           tosu	equ	0xFFF
   318                           tosh	equ	0xFFE
   319                           tosl	equ	0xFFD
   320                           stkptr	equ	0xFFC
   321                           pclatu	equ	0xFFB
   322                           pclath	equ	0xFFA
   323                           pcl	equ	0xFF9
   324                           tblptru	equ	0xFF8
   325                           tblptrh	equ	0xFF7
   326                           tblptrl	equ	0xFF6
   327                           tablat	equ	0xFF5
   328                           prodh	equ	0xFF4
   329                           prodl	equ	0xFF3
   330                           indf0	equ	0xFEF
   331                           postinc0	equ	0xFEE
   332                           postdec0	equ	0xFED
   333                           preinc0	equ	0xFEC
   334                           plusw0	equ	0xFEB
   335                           fsr0h	equ	0xFEA
   336                           fsr0l	equ	0xFE9
   337                           wreg	equ	0xFE8
   338                           indf1	equ	0xFE7
   339                           postinc1	equ	0xFE6
   340                           postdec1	equ	0xFE5
   341                           preinc1	equ	0xFE4
   342                           plusw1	equ	0xFE3
   343                           fsr1h	equ	0xFE2
   344                           fsr1l	equ	0xFE1
   345                           bsr	equ	0xFE0
   346                           indf2	equ	0xFDF
   347                           postinc2	equ	0xFDE
   348                           postdec2	equ	0xFDD
   349                           preinc2	equ	0xFDC
   350                           plusw2	equ	0xFDB
   351                           fsr2h	equ	0xFDA
   352                           fsr2l	equ	0xFD9
   353                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          2C      0       0      20        0.0%
BITBIGSFRlh         11      0       0      21        0.0%
BITBIGSFRllhh        1      0       0      22        0.0%
BITBIGSFRllhlhh      9      0       0      23        0.0%
BITBIGSFRllhlhl     12      0       0      24        0.0%
BITBIGSFRllhll       9      0       0      25        0.0%
BITBIGSFRlll        34      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Mar 28 09:19:43 2024

                     u10 0836                       u11 0832                      l711 0828  
                    l703 0802                      l713 0836                      l705 080A  
                    l715 083E                      l707 0810                      l709 0826  
                   _TMR3 0FB2                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0000                    _CCPR1 0FBE  
                  _T3CON 0FB1          __initialization 0848             __end_of_main 0848  
                 ??_main 0000            __activetblptr 0000                   _OSCCON 0FD3  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0848            ___rparam_used 0001           __pcstackCOMRAM 0000  
                _CCP1CON 0FBD                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0848                  __ramtop 0800  
                __ptext0 0802                _T3CONbits 0FB1     end_of_initialization 0848  
              _TRISCbits 0F94      start_initialization 0848              __smallconst 0800  
               _PIR1bits 0F9E               _ADCON1bits 0FC1                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
