--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Aug 05 23:06:10 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     score
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            336 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.392ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_316__i16  (from clk_c +)
   Destination:    FD1P3AY    SP             \u1/i318  (to clk_c +)

   Delay:                   6.349ns  (34.6% logic, 65.4% route), 5 logic levels.

 Constraint Details:

      6.349ns data_path \u1/cnt_316__i16 to \u1/i318 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 993.392ns

 Path Details: \u1/cnt_316__i16 to \u1/i318

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_316__i16 (from clk_c)
Route         2   e 1.002                                  \u1/cnt[16]
LUT4        ---     0.448              B to Z              \u1/i827_4_lut
Route         1   e 0.788                                  \u1/n981
LUT4        ---     0.448              B to Z              \u1/i831_4_lut
Route         1   e 0.788                                  \u1/n985
LUT4        ---     0.448              B to Z              \u1/i833_4_lut
Route         1   e 0.788                                  \u1/n987
LUT4        ---     0.448              A to Z              \u1/i853_4_lut
Route         1   e 0.788                                  \u1/clk_c_enable_1
                  --------
                    6.349  (34.6% logic, 65.4% route), 5 logic levels.


Passed:  The following path meets requirements by 993.392ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_316__i11  (from clk_c +)
   Destination:    FD1P3AY    SP             \u1/i318  (to clk_c +)

   Delay:                   6.349ns  (34.6% logic, 65.4% route), 5 logic levels.

 Constraint Details:

      6.349ns data_path \u1/cnt_316__i11 to \u1/i318 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 993.392ns

 Path Details: \u1/cnt_316__i11 to \u1/i318

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_316__i11 (from clk_c)
Route         2   e 1.002                                  \u1/cnt[11]
LUT4        ---     0.448              B to Z              \u1/i821_2_lut
Route         1   e 0.788                                  \u1/n975
LUT4        ---     0.448              C to Z              \u1/i831_4_lut
Route         1   e 0.788                                  \u1/n985
LUT4        ---     0.448              B to Z              \u1/i833_4_lut
Route         1   e 0.788                                  \u1/n987
LUT4        ---     0.448              A to Z              \u1/i853_4_lut
Route         1   e 0.788                                  \u1/clk_c_enable_1
                  --------
                    6.349  (34.6% logic, 65.4% route), 5 logic levels.


Passed:  The following path meets requirements by 993.392ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_316__i5  (from clk_c +)
   Destination:    FD1P3AY    SP             \u1/i318  (to clk_c +)

   Delay:                   6.349ns  (34.6% logic, 65.4% route), 5 logic levels.

 Constraint Details:

      6.349ns data_path \u1/cnt_316__i5 to \u1/i318 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 993.392ns

 Path Details: \u1/cnt_316__i5 to \u1/i318

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_316__i5 (from clk_c)
Route         2   e 1.002                                  \u1/cnt[5]
LUT4        ---     0.448              A to Z              \u1/i821_2_lut
Route         1   e 0.788                                  \u1/n975
LUT4        ---     0.448              C to Z              \u1/i831_4_lut
Route         1   e 0.788                                  \u1/n985
LUT4        ---     0.448              B to Z              \u1/i833_4_lut
Route         1   e 0.788                                  \u1/n987
LUT4        ---     0.448              A to Z              \u1/i853_4_lut
Route         1   e 0.788                                  \u1/clk_c_enable_1
                  --------
                    6.349  (34.6% logic, 65.4% route), 5 logic levels.

Report: 6.608 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     6.608 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  336 paths, 63 nets, and 145 connections (41.4% coverage)


Peak memory: 58626048 bytes, TRCE: 987136 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
