<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: File Index</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li id="current"><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>Silicon Labs EFM32 CMSIS File List</h1>Here is a list of all documented files with brief descriptions:<table>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg230f1024_8h.html">efm32gg230f1024.h</a> <a href="efm32gg230f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG230F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg232f1024_8h.html">efm32gg232f1024.h</a> <a href="efm32gg232f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG232F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg280f1024_8h.html">efm32gg280f1024.h</a> <a href="efm32gg280f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG280F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg290f1024_8h.html">efm32gg290f1024.h</a> <a href="efm32gg290f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG290F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg295f1024_8h.html">efm32gg295f1024.h</a> <a href="efm32gg295f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG295F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg330f1024_8h.html">efm32gg330f1024.h</a> <a href="efm32gg330f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG330F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg332f1024_8h.html">efm32gg332f1024.h</a> <a href="efm32gg332f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG332F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg380f1024_8h.html">efm32gg380f1024.h</a> <a href="efm32gg380f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG380F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg390f1024_8h.html">efm32gg390f1024.h</a> <a href="efm32gg390f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG390F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg395f1024_8h.html">efm32gg395f1024.h</a> <a href="efm32gg395f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG395F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg840f1024_8h.html">efm32gg840f1024.h</a> <a href="efm32gg840f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG840F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg842f1024_8h.html">efm32gg842f1024.h</a> <a href="efm32gg842f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG842F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg880f1024_8h.html">efm32gg880f1024.h</a> <a href="efm32gg880f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG880F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg890f1024_8h.html">efm32gg890f1024.h</a> <a href="efm32gg890f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG890F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg895f1024_8h.html">efm32gg895f1024.h</a> <a href="efm32gg895f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG895F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg900f1024_8h.html">efm32gg900f1024.h</a> <a href="efm32gg900f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG900F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg940f1024_8h.html">efm32gg940f1024.h</a> <a href="efm32gg940f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG940F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg942f1024_8h.html">efm32gg942f1024.h</a> <a href="efm32gg942f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG942F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg980f1024_8h.html">efm32gg980f1024.h</a> <a href="efm32gg980f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG980F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg990f1024_8h.html">efm32gg990f1024.h</a> <a href="efm32gg990f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG990F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg995f1024_8h.html">efm32gg995f1024.h</a> <a href="efm32gg995f1024_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG995F1024 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__acmp_8h.html">efm32gg_acmp.h</a> <a href="efm32gg__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__adc_8h.html">efm32gg_adc.h</a> <a href="efm32gg__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__aes_8h.html">efm32gg_aes.h</a> <a href="efm32gg__aes_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_AES register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__af__pins_8h.html">efm32gg_af_pins.h</a> <a href="efm32gg__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__af__ports_8h.html">efm32gg_af_ports.h</a> <a href="efm32gg__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__burtc_8h.html">efm32gg_burtc.h</a> <a href="efm32gg__burtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_BURTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__burtc__ret_8h.html">efm32gg_burtc_ret.h</a> <a href="efm32gg__burtc__ret_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_BURTC_RET register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__calibrate_8h.html">efm32gg_calibrate.h</a> <a href="efm32gg__calibrate_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_CALIBRATE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__cmu_8h.html">efm32gg_cmu.h</a> <a href="efm32gg__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__dac_8h.html">efm32gg_dac.h</a> <a href="efm32gg__dac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__devinfo_8h.html">efm32gg_devinfo.h</a> <a href="efm32gg__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__dma_8h.html">efm32gg_dma.h</a> <a href="efm32gg__dma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__dma__ch_8h.html">efm32gg_dma_ch.h</a> <a href="efm32gg__dma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__dma__descriptor_8h.html">efm32gg_dma_descriptor.h</a> <a href="efm32gg__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__dmactrl_8h.html">efm32gg_dmactrl.h</a> <a href="efm32gg__dmactrl_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DMACTRL register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__dmareq_8h.html">efm32gg_dmareq.h</a> <a href="efm32gg__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__ebi_8h.html">efm32gg_ebi.h</a> <a href="efm32gg__ebi_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_EBI register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__emu_8h.html">efm32gg_emu.h</a> <a href="efm32gg__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__etm_8h.html">efm32gg_etm.h</a> <a href="efm32gg__etm_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_ETM register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__gpio_8h.html">efm32gg_gpio.h</a> <a href="efm32gg__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__gpio__p_8h.html">efm32gg_gpio_p.h</a> <a href="efm32gg__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__i2c_8h.html">efm32gg_i2c.h</a> <a href="efm32gg__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__lcd_8h.html">efm32gg_lcd.h</a> <a href="efm32gg__lcd_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LCD register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__lesense_8h.html">efm32gg_lesense.h</a> <a href="efm32gg__lesense_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LESENSE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__lesense__buf_8h.html">efm32gg_lesense_buf.h</a> <a href="efm32gg__lesense__buf_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LESENSE_BUF register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__lesense__ch_8h.html">efm32gg_lesense_ch.h</a> <a href="efm32gg__lesense__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LESENSE_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__lesense__st_8h.html">efm32gg_lesense_st.h</a> <a href="efm32gg__lesense__st_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LESENSE_ST register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__letimer_8h.html">efm32gg_letimer.h</a> <a href="efm32gg__letimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LETIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__leuart_8h.html">efm32gg_leuart.h</a> <a href="efm32gg__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__msc_8h.html">efm32gg_msc.h</a> <a href="efm32gg__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__pcnt_8h.html">efm32gg_pcnt.h</a> <a href="efm32gg__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__prs_8h.html">efm32gg_prs.h</a> <a href="efm32gg__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__prs__ch_8h.html">efm32gg_prs_ch.h</a> <a href="efm32gg__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__prs__signals_8h.html">efm32gg_prs_signals.h</a> <a href="efm32gg__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__rmu_8h.html">efm32gg_rmu.h</a> <a href="efm32gg__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__romtable_8h.html">efm32gg_romtable.h</a> <a href="efm32gg__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__rtc_8h.html">efm32gg_rtc.h</a> <a href="efm32gg__rtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_RTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__timer_8h.html">efm32gg_timer.h</a> <a href="efm32gg__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__timer__cc_8h.html">efm32gg_timer_cc.h</a> <a href="efm32gg__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__uart_8h.html">efm32gg_uart.h</a> <a href="efm32gg__uart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_UART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__usart_8h.html">efm32gg_usart.h</a> <a href="efm32gg__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__usb_8h.html">efm32gg_usb.h</a> <a href="efm32gg__usb_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_USB register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__usb__diep_8h.html">efm32gg_usb_diep.h</a> <a href="efm32gg__usb__diep_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_USB_DIEP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__usb__doep_8h.html">efm32gg_usb_doep.h</a> <a href="efm32gg__usb__doep_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_USB_DOEP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__usb__hc_8h.html">efm32gg_usb_hc.h</a> <a href="efm32gg__usb__hc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_USB_HC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__vcmp_8h.html">efm32gg_vcmp.h</a> <a href="efm32gg__vcmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_VCMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="efm32gg__wdog_8h.html">efm32gg_wdog.h</a> <a href="efm32gg__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32GG_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<b>em_device.h</b> <a href="EFM32GG_2Include_2em__device_8h-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Include/<a class="el" href="system__efm32gg_8h.html">system_efm32gg.h</a> <a href="system__efm32gg_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32GG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Source/<a class="el" href="system__efm32gg_8c.html">system_efm32gg.c</a> <a href="system__efm32gg_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32GG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Source/GCC/<b>startup_efm32gg.c</b> <a href="GCC_2startup__efm32gg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32GG/Source/IAR/<b>startup_efm32gg.c</b> <a href="IAR_2startup__efm32gg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg230f256_8h.html">efm32lg230f256.h</a> <a href="efm32lg230f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG230F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg232f256_8h.html">efm32lg232f256.h</a> <a href="efm32lg232f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG232F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg280f256_8h.html">efm32lg280f256.h</a> <a href="efm32lg280f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG280F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg290f256_8h.html">efm32lg290f256.h</a> <a href="efm32lg290f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG290F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg295f256_8h.html">efm32lg295f256.h</a> <a href="efm32lg295f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG295F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg330f256_8h.html">efm32lg330f256.h</a> <a href="efm32lg330f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG330F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg332f256_8h.html">efm32lg332f256.h</a> <a href="efm32lg332f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG332F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg360f256_8h.html">efm32lg360f256.h</a> <a href="efm32lg360f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG360F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg380f256_8h.html">efm32lg380f256.h</a> <a href="efm32lg380f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG380F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg390f256_8h.html">efm32lg390f256.h</a> <a href="efm32lg390f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG390F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg395f256_8h.html">efm32lg395f256.h</a> <a href="efm32lg395f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG395F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg840f256_8h.html">efm32lg840f256.h</a> <a href="efm32lg840f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG840F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg842f256_8h.html">efm32lg842f256.h</a> <a href="efm32lg842f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG842F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg880f256_8h.html">efm32lg880f256.h</a> <a href="efm32lg880f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG880F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg890f256_8h.html">efm32lg890f256.h</a> <a href="efm32lg890f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG890F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg895f256_8h.html">efm32lg895f256.h</a> <a href="efm32lg895f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG895F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg900f256_8h.html">efm32lg900f256.h</a> <a href="efm32lg900f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG900F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg940f256_8h.html">efm32lg940f256.h</a> <a href="efm32lg940f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG940F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg942f256_8h.html">efm32lg942f256.h</a> <a href="efm32lg942f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG942F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg980f256_8h.html">efm32lg980f256.h</a> <a href="efm32lg980f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG980F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg990f256_8h.html">efm32lg990f256.h</a> <a href="efm32lg990f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG990F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg995f256_8h.html">efm32lg995f256.h</a> <a href="efm32lg995f256_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32LG995F256 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__acmp_8h.html">efm32lg_acmp.h</a> <a href="efm32lg__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__adc_8h.html">efm32lg_adc.h</a> <a href="efm32lg__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__aes_8h.html">efm32lg_aes.h</a> <a href="efm32lg__aes_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_AES register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__af__pins_8h.html">efm32lg_af_pins.h</a> <a href="efm32lg__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__af__ports_8h.html">efm32lg_af_ports.h</a> <a href="efm32lg__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__burtc_8h.html">efm32lg_burtc.h</a> <a href="efm32lg__burtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_BURTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__burtc__ret_8h.html">efm32lg_burtc_ret.h</a> <a href="efm32lg__burtc__ret_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_BURTC_RET register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__calibrate_8h.html">efm32lg_calibrate.h</a> <a href="efm32lg__calibrate_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_CALIBRATE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__cmu_8h.html">efm32lg_cmu.h</a> <a href="efm32lg__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__dac_8h.html">efm32lg_dac.h</a> <a href="efm32lg__dac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__devinfo_8h.html">efm32lg_devinfo.h</a> <a href="efm32lg__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__dma_8h.html">efm32lg_dma.h</a> <a href="efm32lg__dma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__dma__ch_8h.html">efm32lg_dma_ch.h</a> <a href="efm32lg__dma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__dma__descriptor_8h.html">efm32lg_dma_descriptor.h</a> <a href="efm32lg__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__dmactrl_8h.html">efm32lg_dmactrl.h</a> <a href="efm32lg__dmactrl_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DMACTRL register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__dmareq_8h.html">efm32lg_dmareq.h</a> <a href="efm32lg__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__ebi_8h.html">efm32lg_ebi.h</a> <a href="efm32lg__ebi_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_EBI register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__emu_8h.html">efm32lg_emu.h</a> <a href="efm32lg__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__etm_8h.html">efm32lg_etm.h</a> <a href="efm32lg__etm_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_ETM register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__gpio_8h.html">efm32lg_gpio.h</a> <a href="efm32lg__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__gpio__p_8h.html">efm32lg_gpio_p.h</a> <a href="efm32lg__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__i2c_8h.html">efm32lg_i2c.h</a> <a href="efm32lg__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__lcd_8h.html">efm32lg_lcd.h</a> <a href="efm32lg__lcd_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LCD register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__lesense_8h.html">efm32lg_lesense.h</a> <a href="efm32lg__lesense_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LESENSE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__lesense__buf_8h.html">efm32lg_lesense_buf.h</a> <a href="efm32lg__lesense__buf_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LESENSE_BUF register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__lesense__ch_8h.html">efm32lg_lesense_ch.h</a> <a href="efm32lg__lesense__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LESENSE_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__lesense__st_8h.html">efm32lg_lesense_st.h</a> <a href="efm32lg__lesense__st_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LESENSE_ST register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__letimer_8h.html">efm32lg_letimer.h</a> <a href="efm32lg__letimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LETIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__leuart_8h.html">efm32lg_leuart.h</a> <a href="efm32lg__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__msc_8h.html">efm32lg_msc.h</a> <a href="efm32lg__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__pcnt_8h.html">efm32lg_pcnt.h</a> <a href="efm32lg__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__prs_8h.html">efm32lg_prs.h</a> <a href="efm32lg__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__prs__ch_8h.html">efm32lg_prs_ch.h</a> <a href="efm32lg__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__prs__signals_8h.html">efm32lg_prs_signals.h</a> <a href="efm32lg__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__rmu_8h.html">efm32lg_rmu.h</a> <a href="efm32lg__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__romtable_8h.html">efm32lg_romtable.h</a> <a href="efm32lg__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__rtc_8h.html">efm32lg_rtc.h</a> <a href="efm32lg__rtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_RTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__timer_8h.html">efm32lg_timer.h</a> <a href="efm32lg__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__timer__cc_8h.html">efm32lg_timer_cc.h</a> <a href="efm32lg__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__uart_8h.html">efm32lg_uart.h</a> <a href="efm32lg__uart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_UART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__usart_8h.html">efm32lg_usart.h</a> <a href="efm32lg__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__usb_8h.html">efm32lg_usb.h</a> <a href="efm32lg__usb_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_USB register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__usb__diep_8h.html">efm32lg_usb_diep.h</a> <a href="efm32lg__usb__diep_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_USB_DIEP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__usb__doep_8h.html">efm32lg_usb_doep.h</a> <a href="efm32lg__usb__doep_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_USB_DOEP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__usb__hc_8h.html">efm32lg_usb_hc.h</a> <a href="efm32lg__usb__hc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_USB_HC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__vcmp_8h.html">efm32lg_vcmp.h</a> <a href="efm32lg__vcmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_VCMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="efm32lg__wdog_8h.html">efm32lg_wdog.h</a> <a href="efm32lg__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32LG_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<b>em_device.h</b> <a href="EFM32LG_2Include_2em__device_8h-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Include/<a class="el" href="system__efm32lg_8h.html">system_efm32lg.h</a> <a href="system__efm32lg_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32LG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Source/<a class="el" href="system__efm32lg_8c.html">system_efm32lg.c</a> <a href="system__efm32lg_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32LG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Source/GCC/<b>startup_efm32lg.c</b> <a href="GCC_2startup__efm32lg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32LG/Source/IAR/<b>startup_efm32lg.c</b> <a href="IAR_2startup__efm32lg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
</table>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:08:33 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
