
---------- Begin Simulation Statistics ----------
final_tick                               1432917361000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210947                       # Simulator instruction rate (inst/s)
host_mem_usage                                4552072                       # Number of bytes of host memory used
host_op_rate                                   357496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6635.95                       # Real time elapsed on the host
host_tick_rate                               44529258                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.295494                       # Number of seconds simulated
sim_ticks                                295494068750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       846649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1693316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10992335                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117339111                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38318868                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     65011742                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26692874                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     124811139                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2641462                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6150586                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361301979                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      313962184                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10992943                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34314047                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    423743160                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    528302145                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.119417                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.203109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    350253279     66.30%     66.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69551703     13.17%     79.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22685071      4.29%     83.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26439962      5.00%     88.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13506855      2.56%     91.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4501666      0.85%     92.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3246375      0.61%     92.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3803187      0.72%     93.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34314047      6.50%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    528302145                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.689321                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.689321                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    347402624                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1177960815                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       66953215                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134909347                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11024167                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30654543                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147428802                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1982859                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44977365                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              517403                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         124811139                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83102908                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           489742338                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2536508                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            770034370                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          621                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         7769                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22048334                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.211191                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90168933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40960330                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.302961                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    590943907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.167026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.290854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      386089534     65.33%     65.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11922174      2.02%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15108619      2.56%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11612824      1.97%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10092671      1.71%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18142925      3.07%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10796847      1.83%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9679765      1.64%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117498548     19.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    590943907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          279261                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78515                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 44230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13214341                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73845919                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.430425                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195607733                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44971032                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     133430248                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    181943118                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           76                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       956613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65198487                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1015023698                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150636701                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27060928                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    845364212                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1177022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     32827364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11024167                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     34992497                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1004801                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13992111                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        39831                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53895                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77915729                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30408371                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        39831                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11897041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1317300                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       955069761                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           825196506                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664344                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       634494585                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.396300                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            830996358                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1293223968                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     708688944                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.591954                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.591954                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3054819      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    663718668     76.08%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          368      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          154      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6227      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           42      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104305      0.01%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39925      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158097010     18.12%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47246184      5.42%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           61      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157300      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    872425140                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        308049                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       619716                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       241662                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       956208                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9482699                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010869                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7443790     78.50%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1961179     20.68%     99.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        77654      0.82%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           64      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    878544971                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2346970630                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    824954844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1437738098                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1015023493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       872425140                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    423633281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2313460                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    614918132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    590943907                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.476325                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.124134                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    329761892     55.80%     55.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60295761     10.20%     66.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51492768      8.71%     74.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37787534      6.39%     81.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36098847      6.11%     87.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29718676      5.03%     92.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24825769      4.20%     96.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13863421      2.35%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7099239      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    590943907                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.476214                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83103697                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 853                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30789738                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17983676                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    181943118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65198487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361474662                       # number of misc regfile reads
system.switch_cpus_1.numCycles              590988137                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     220257253                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     46024118                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83089870                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     19045743                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4245894                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2849486959                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1120736187                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1361882237                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146813163                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     57020498                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11024167                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    129758962                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      617942099                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2382323                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1819575015                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          482                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142454141                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1509119100                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2093746326                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5769290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11339373                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4369                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5003260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        87850                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9920121                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          87850                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             516083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       467556                       # Transaction distribution
system.membus.trans_dist::CleanEvict           379092                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            330584                       # Transaction distribution
system.membus.trans_dist::ReadExResp           330584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        516083                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2539983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2539983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2539983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     84110272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     84110272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84110272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            846668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  846668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              846668                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3807013000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4589380500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1432917361000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1432917361000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4634045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          643                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4522896                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199202                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936040                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4634046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17106730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17108660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429072640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429154944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          870353                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50053184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6639641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6635269     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4372      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6639641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6805147500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8453764000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            964500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653164                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653221                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653164                       # number of overall hits
system.l2.overall_hits::total                  653221                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          587                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4916278                       # number of demand (read+write) misses
system.l2.demand_misses::total                4916865                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          587                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4916278                       # number of overall misses
system.l2.overall_misses::total               4916865                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     60045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 203747831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     203807876500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     60045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 203747831000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    203807876500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5569442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5570086                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5569442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5570086                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.911491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882727                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.911491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882727                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 102292.163543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 41443.512958                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41450.777375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 102292.163543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 41443.512958                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41450.777375                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782072                       # number of writebacks
system.l2.writebacks::total                    782072                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4916278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4916865                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4916278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916865                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     54185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 154585051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 154639236500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     54185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 154585051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 154639236500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.911491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882727                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.911491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882727                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92309.199319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 31443.512958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 31450.779409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92309.199319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 31443.512958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 31450.779409                       # average overall mshr miss latency
system.l2.replacements                         782503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134818                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134818                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          643                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              643                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          643                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          643                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4134408                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4134408                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112855                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112855                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86347                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86347                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.433465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.433465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86347                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86347                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1427313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1427313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.433465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.433465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16529.966299                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16529.966299                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240046                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695994                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  44467846500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44467846500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       936040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 63891.134837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63891.134837                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  37507906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37507906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 53891.134837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53891.134837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       413118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4220284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4220871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     60045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 159279984500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 159340030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4633402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4634046                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.911491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 102292.163543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 37741.532205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 37750.509314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          587                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4220284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4220871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     54185500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 117077144500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 117131330000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.911491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92309.199319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 27741.532205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 27750.511683                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4068.998540                       # Cycle average of tags in use
system.l2.tags.total_refs                     2206873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139552                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4068.998540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993408                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1975                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91850445                       # Number of tag accesses
system.l2.tags.data_accesses                 91850445                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      4070197                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4070197                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      4070197                       # number of overall hits
system.l3.overall_hits::total                 4070197                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          586                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       846081                       # number of demand (read+write) misses
system.l3.demand_misses::total                 846667                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          586                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       846081                       # number of overall misses
system.l3.overall_misses::total                846667                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     50638500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  73835699500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      73886338000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     50638500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  73835699500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     73886338000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          586                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4916278                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4916864                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          586                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4916278                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4916864                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.172098                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.172197                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.172098                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.172197                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86413.822526                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87267.885108                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87267.293989                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86413.822526                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87267.885108                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87267.293989                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              467556                       # number of writebacks
system.l3.writebacks::total                    467556                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          586                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       846081                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            846667                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          586                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       846081                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           846667                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     44778500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  65374889500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  65419668000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     44778500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  65374889500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  65419668000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.172098                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.172197                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.172098                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.172197                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76413.822526                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77267.885108                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77267.293989                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76413.822526                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77267.885108                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77267.293989                       # average overall mshr miss latency
system.l3.replacements                         932321                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782071                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782071                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782071                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782071                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2168                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2168                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86346                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86346                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86347                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86347                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000012                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000012                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000012                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       365410                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                365410                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       330584                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              330584                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  28761105000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   28761105000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695994                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695994                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.474981                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.474981                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87000.898410                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87000.898410                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       330584                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         330584                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  25455265000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  25455265000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.474981                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.474981                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77000.898410                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77000.898410                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3704787                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3704787                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          586                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       515497                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           516083                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     50638500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  45074594500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  45125233000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          586                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4220284                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4220870                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.122147                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.122269                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86413.822526                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87439.101488                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 87437.937309                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          586                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       515497                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       516083                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     44778500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  39919624500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  39964403000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.122147                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.122269                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76413.822526                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77439.101488                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 77437.937309                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    10525649                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    965089                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.906402                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1781.128026                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       246.410254                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1196.539353                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    11.015916                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 29532.906451                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.054356                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.007520                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036515                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000336                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.901273                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          895                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        18799                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         9109                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 159654257                       # Number of tag accesses
system.l3.tags.data_accesses                159654257                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4220870                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1249627                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4599604                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86347                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86347                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695994                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695994                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4220870                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14923332                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364731840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          932321                       # Total snoops (count)
system.tol3bus.snoopTraffic                  29923584                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5935532                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014801                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.120754                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5847682     98.52%     98.52% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  87850      1.48%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5935532                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5742131500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7418469500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     54149184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54186688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29923584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29923584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       846081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              846667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       467556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             467556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       126920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    183249648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183376567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       126920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           126920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101266276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101266276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101266276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       126920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    183249648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            284642844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    467556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    845280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035851702500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27629                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27629                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2198894                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             440724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      846667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     467556                       # Number of write requests accepted
system.mem_ctrls.readBursts                    846667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   467556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    801                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             55115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             55411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14665924500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4229330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30525912000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17338.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36088.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   411285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  158467                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                846667                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               467556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       743630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.032815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.686242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.635106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       568725     76.48%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115864     15.58%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22339      3.00%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10677      1.44%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7378      0.99%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4594      0.62%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3293      0.44%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2543      0.34%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8217      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       743630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.613486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.339751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         27496     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           85      0.31%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           21      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27629                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.921640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.888717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.064847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15268     55.26%     55.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              685      2.48%     57.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10374     37.55%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1187      4.30%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              106      0.38%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27629                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54135424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29921792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54186688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29923584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       183.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    183.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  295516756500                       # Total gap between requests
system.mem_ctrls.avgGap                     224860.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     54097920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29921792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 126919.637198301629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 183076161.998260080814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101260211.843084588647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       846081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       467556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     20658750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  30505253250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6881506602750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35253.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36054.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14718037.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2637580260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1401888180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3023297340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1225749960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23325588000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82796760750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43746134400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158156998890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.229013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112871748500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9867000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172755320250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2672023620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1420187670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3016185900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1214746200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23325588000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84716825700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42129237600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       158494794690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.372169                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108650185500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9867000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 176976883250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83101735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508712351                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83101735                       # number of overall hits
system.cpu.icache.overall_hits::total      1508712351                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1173                       # number of overall misses
system.cpu.icache.overall_misses::total          3227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    101417500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101417500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    101417500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101417500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83102908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508715578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83102908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508715578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 86459.931799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31427.796715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 86459.931799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31427.796715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          403                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.777778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2185                       # number of writebacks
system.cpu.icache.writebacks::total              2185                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          529                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          529                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          529                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          529                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          644                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     61626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     61626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95693.322981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95693.322981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95693.322981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95693.322981                       # average overall mshr miss latency
system.cpu.icache.replacements                   2185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83101735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508712351                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    101417500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101417500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83102908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508715578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 86459.931799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31427.796715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          529                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          529                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     61626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95693.322981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95693.322981                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.330873                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508715048                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2697                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          559404.912125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.210259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    24.120615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.047111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6034865009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6034865009                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159623124                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599208388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159623124                       # number of overall hits
system.cpu.dcache.overall_hits::total       599208388                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8497756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24188025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8497756                       # number of overall misses
system.cpu.dcache.overall_misses::total      24188025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22901518000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 357510119916                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 380411637916                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22901518000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 357510119916                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 380411637916                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168120880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623396413                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168120880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623396413                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38515.321018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 42071.120884                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15727.271570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38515.321018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 42071.120884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15727.271570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21945934                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1124508                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.516032                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763127                       # number of writebacks
system.cpu.dcache.writebacks::total           5763127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2729130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2729130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2729130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2729130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5768626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6363234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5768626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6363234                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22306910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 222594741416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 244901651416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22306910000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 222594741416                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 244901651416                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010207                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37515.321018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 38587.133473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38486.978699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37515.321018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 38587.133473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38486.978699                       # average overall mshr miss latency
system.cpu.dcache.replacements               19763724                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    125962004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454823692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7362514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18424451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16265177500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 304443066500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 320708244000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133324518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473248143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36024.437214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41350.422763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17406.664872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2729108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2729108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4633406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5084910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15813673500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 170662980000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 186476653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35024.437214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 36833.159020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36672.557331                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6636340500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  53067053416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59703393916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46374.248798                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 46745.146335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10358.745097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6493236500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  51931761416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58424997916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45374.248798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 45745.988809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45704.373786                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620845149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19764236                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.412555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   366.733999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.682019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   105.579879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.716277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077504                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.206211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513349888                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513349888                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1432917361000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 406806572500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
