
motorcycle_unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002754  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002864  08002864  00012864  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800288c  0800288c  0001288c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002890  08002890  00012890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08002894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000204  20000010  080028a4  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000214  080028a4  00020214  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014701  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002cdf  00000000  00000000  0003473a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008bd6  00000000  00000000  00037419  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000dc0  00000000  00000000  0003fff0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b0  00000000  00000000  00040db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006b3e  00000000  00000000  00041f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004991  00000000  00000000  00048a9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004d42f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002948  00000000  00000000  0004d4ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800284c 	.word	0x0800284c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800284c 	.word	0x0800284c

08000150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000150:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	4b0e      	ldr	r3, [pc, #56]	; (800018c <HAL_InitTick+0x3c>)
{
 8000154:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000156:	7818      	ldrb	r0, [r3, #0]
 8000158:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800015c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000160:	4a0b      	ldr	r2, [pc, #44]	; (8000190 <HAL_InitTick+0x40>)
 8000162:	6810      	ldr	r0, [r2, #0]
 8000164:	fbb0 f0f3 	udiv	r0, r0, r3
 8000168:	f000 f9c6 	bl	80004f8 <HAL_SYSTICK_Config>
 800016c:	4604      	mov	r4, r0
 800016e:	b958      	cbnz	r0, 8000188 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000170:	2d0f      	cmp	r5, #15
 8000172:	d809      	bhi.n	8000188 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000174:	4602      	mov	r2, r0
 8000176:	4629      	mov	r1, r5
 8000178:	f04f 30ff 	mov.w	r0, #4294967295
 800017c:	f000 f97a 	bl	8000474 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <HAL_InitTick+0x44>)
 8000182:	4620      	mov	r0, r4
 8000184:	601d      	str	r5, [r3, #0]
 8000186:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000188:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800018a:	bd38      	pop	{r3, r4, r5, pc}
 800018c:	20000000 	.word	0x20000000
 8000190:	2000000c 	.word	0x2000000c
 8000194:	20000004 	.word	0x20000004

08000198 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	4a07      	ldr	r2, [pc, #28]	; (80001b8 <HAL_Init+0x20>)
{
 800019a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a0:	f043 0310 	orr.w	r3, r3, #16
 80001a4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a6:	f000 f953 	bl	8000450 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001aa:	2000      	movs	r0, #0
 80001ac:	f7ff ffd0 	bl	8000150 <HAL_InitTick>
  HAL_MspInit();
 80001b0:	f002 f94c 	bl	800244c <HAL_MspInit>
}
 80001b4:	2000      	movs	r0, #0
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	40022000 	.word	0x40022000

080001bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001bc:	4a03      	ldr	r2, [pc, #12]	; (80001cc <HAL_IncTick+0x10>)
 80001be:	4b04      	ldr	r3, [pc, #16]	; (80001d0 <HAL_IncTick+0x14>)
 80001c0:	6811      	ldr	r1, [r2, #0]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	440b      	add	r3, r1
 80001c6:	6013      	str	r3, [r2, #0]
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop
 80001cc:	20000044 	.word	0x20000044
 80001d0:	20000000 	.word	0x20000000

080001d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d4:	4b01      	ldr	r3, [pc, #4]	; (80001dc <HAL_GetTick+0x8>)
 80001d6:	6818      	ldr	r0, [r3, #0]
}
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop
 80001dc:	20000044 	.word	0x20000044

080001e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001e0:	b538      	push	{r3, r4, r5, lr}
 80001e2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e4:	f7ff fff6 	bl	80001d4 <HAL_GetTick>
 80001e8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001ea:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001ec:	bf1e      	ittt	ne
 80001ee:	4b04      	ldrne	r3, [pc, #16]	; (8000200 <HAL_Delay+0x20>)
 80001f0:	781b      	ldrbne	r3, [r3, #0]
 80001f2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f4:	f7ff ffee 	bl	80001d4 <HAL_GetTick>
 80001f8:	1b40      	subs	r0, r0, r5
 80001fa:	4284      	cmp	r4, r0
 80001fc:	d8fa      	bhi.n	80001f4 <HAL_Delay+0x14>
  {
  }
}
 80001fe:	bd38      	pop	{r3, r4, r5, pc}
 8000200:	20000000 	.word	0x20000000

08000204 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000204:	2300      	movs	r3, #0
{ 
 8000206:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000208:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800020a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800020e:	2b01      	cmp	r3, #1
 8000210:	d074      	beq.n	80002fc <HAL_ADC_ConfigChannel+0xf8>
 8000212:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000214:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000216:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800021a:	2d06      	cmp	r5, #6
 800021c:	6802      	ldr	r2, [r0, #0]
 800021e:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000222:	680c      	ldr	r4, [r1, #0]
 8000224:	d825      	bhi.n	8000272 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000226:	442b      	add	r3, r5
 8000228:	251f      	movs	r5, #31
 800022a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800022c:	3b05      	subs	r3, #5
 800022e:	409d      	lsls	r5, r3
 8000230:	ea26 0505 	bic.w	r5, r6, r5
 8000234:	fa04 f303 	lsl.w	r3, r4, r3
 8000238:	432b      	orrs	r3, r5
 800023a:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800023c:	2c09      	cmp	r4, #9
 800023e:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000242:	688d      	ldr	r5, [r1, #8]
 8000244:	d92f      	bls.n	80002a6 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000246:	2607      	movs	r6, #7
 8000248:	4423      	add	r3, r4
 800024a:	68d1      	ldr	r1, [r2, #12]
 800024c:	3b1e      	subs	r3, #30
 800024e:	409e      	lsls	r6, r3
 8000250:	ea21 0106 	bic.w	r1, r1, r6
 8000254:	fa05 f303 	lsl.w	r3, r5, r3
 8000258:	430b      	orrs	r3, r1
 800025a:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800025c:	f1a4 0310 	sub.w	r3, r4, #16
 8000260:	2b01      	cmp	r3, #1
 8000262:	d92b      	bls.n	80002bc <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000264:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000266:	2200      	movs	r2, #0
 8000268:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800026c:	4618      	mov	r0, r3
 800026e:	b002      	add	sp, #8
 8000270:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000272:	2d0c      	cmp	r5, #12
 8000274:	d80b      	bhi.n	800028e <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000276:	442b      	add	r3, r5
 8000278:	251f      	movs	r5, #31
 800027a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800027c:	3b23      	subs	r3, #35	; 0x23
 800027e:	409d      	lsls	r5, r3
 8000280:	ea26 0505 	bic.w	r5, r6, r5
 8000284:	fa04 f303 	lsl.w	r3, r4, r3
 8000288:	432b      	orrs	r3, r5
 800028a:	6313      	str	r3, [r2, #48]	; 0x30
 800028c:	e7d6      	b.n	800023c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800028e:	442b      	add	r3, r5
 8000290:	251f      	movs	r5, #31
 8000292:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000294:	3b41      	subs	r3, #65	; 0x41
 8000296:	409d      	lsls	r5, r3
 8000298:	ea26 0505 	bic.w	r5, r6, r5
 800029c:	fa04 f303 	lsl.w	r3, r4, r3
 80002a0:	432b      	orrs	r3, r5
 80002a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80002a4:	e7ca      	b.n	800023c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80002a6:	2607      	movs	r6, #7
 80002a8:	6911      	ldr	r1, [r2, #16]
 80002aa:	4423      	add	r3, r4
 80002ac:	409e      	lsls	r6, r3
 80002ae:	ea21 0106 	bic.w	r1, r1, r6
 80002b2:	fa05 f303 	lsl.w	r3, r5, r3
 80002b6:	430b      	orrs	r3, r1
 80002b8:	6113      	str	r3, [r2, #16]
 80002ba:	e7cf      	b.n	800025c <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80002bc:	4b10      	ldr	r3, [pc, #64]	; (8000300 <HAL_ADC_ConfigChannel+0xfc>)
 80002be:	429a      	cmp	r2, r3
 80002c0:	d116      	bne.n	80002f0 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80002c2:	6893      	ldr	r3, [r2, #8]
 80002c4:	021b      	lsls	r3, r3, #8
 80002c6:	d4cd      	bmi.n	8000264 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002c8:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002ca:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80002d0:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002d2:	d1c7      	bne.n	8000264 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80002d4:	4b0b      	ldr	r3, [pc, #44]	; (8000304 <HAL_ADC_ConfigChannel+0x100>)
 80002d6:	4a0c      	ldr	r2, [pc, #48]	; (8000308 <HAL_ADC_ConfigChannel+0x104>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	fbb3 f2f2 	udiv	r2, r3, r2
 80002de:	230a      	movs	r3, #10
 80002e0:	4353      	muls	r3, r2
            wait_loop_index--;
 80002e2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80002e4:	9b01      	ldr	r3, [sp, #4]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d0bc      	beq.n	8000264 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80002ea:	9b01      	ldr	r3, [sp, #4]
 80002ec:	3b01      	subs	r3, #1
 80002ee:	e7f8      	b.n	80002e2 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002f0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80002f2:	f043 0320 	orr.w	r3, r3, #32
 80002f6:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80002f8:	2301      	movs	r3, #1
 80002fa:	e7b4      	b.n	8000266 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80002fc:	2302      	movs	r3, #2
 80002fe:	e7b5      	b.n	800026c <HAL_ADC_ConfigChannel+0x68>
 8000300:	40012400 	.word	0x40012400
 8000304:	2000000c 	.word	0x2000000c
 8000308:	000f4240 	.word	0x000f4240

0800030c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800030c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800030e:	6803      	ldr	r3, [r0, #0]
{
 8000310:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000312:	689a      	ldr	r2, [r3, #8]
 8000314:	07d2      	lsls	r2, r2, #31
 8000316:	d401      	bmi.n	800031c <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000318:	2000      	movs	r0, #0
 800031a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 800031c:	689a      	ldr	r2, [r3, #8]
 800031e:	f022 0201 	bic.w	r2, r2, #1
 8000322:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000324:	f7ff ff56 	bl	80001d4 <HAL_GetTick>
 8000328:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800032a:	6823      	ldr	r3, [r4, #0]
 800032c:	689b      	ldr	r3, [r3, #8]
 800032e:	07db      	lsls	r3, r3, #31
 8000330:	d5f2      	bpl.n	8000318 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000332:	f7ff ff4f 	bl	80001d4 <HAL_GetTick>
 8000336:	1b40      	subs	r0, r0, r5
 8000338:	2802      	cmp	r0, #2
 800033a:	d9f6      	bls.n	800032a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800033c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800033e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000340:	f043 0310 	orr.w	r3, r3, #16
 8000344:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000346:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800034e:	bd38      	pop	{r3, r4, r5, pc}

08000350 <HAL_ADC_Init>:
{
 8000350:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000352:	4604      	mov	r4, r0
 8000354:	2800      	cmp	r0, #0
 8000356:	d071      	beq.n	800043c <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000358:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800035a:	b923      	cbnz	r3, 8000366 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 800035c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800035e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000362:	f002 f89d 	bl	80024a0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000366:	4620      	mov	r0, r4
 8000368:	f7ff ffd0 	bl	800030c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800036c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800036e:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000372:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000374:	d164      	bne.n	8000440 <HAL_ADC_Init+0xf0>
 8000376:	2800      	cmp	r0, #0
 8000378:	d162      	bne.n	8000440 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800037a:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 800037c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000380:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000382:	f023 0302 	bic.w	r3, r3, #2
 8000386:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800038a:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800038c:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800038e:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000390:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000392:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000396:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800039a:	d038      	beq.n	800040e <HAL_ADC_Init+0xbe>
 800039c:	2901      	cmp	r1, #1
 800039e:	bf14      	ite	ne
 80003a0:	4606      	movne	r6, r0
 80003a2:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003a6:	7d25      	ldrb	r5, [r4, #20]
 80003a8:	2d01      	cmp	r5, #1
 80003aa:	d107      	bne.n	80003bc <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d130      	bne.n	8000412 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80003b0:	69a3      	ldr	r3, [r4, #24]
 80003b2:	3b01      	subs	r3, #1
 80003b4:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80003b8:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80003bc:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003be:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80003c2:	685d      	ldr	r5, [r3, #4]
 80003c4:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80003c8:	ea45 0506 	orr.w	r5, r5, r6
 80003cc:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80003ce:	689e      	ldr	r6, [r3, #8]
 80003d0:	4d1d      	ldr	r5, [pc, #116]	; (8000448 <HAL_ADC_Init+0xf8>)
 80003d2:	ea05 0506 	and.w	r5, r5, r6
 80003d6:	ea45 0502 	orr.w	r5, r5, r2
 80003da:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003dc:	d001      	beq.n	80003e2 <HAL_ADC_Init+0x92>
 80003de:	2901      	cmp	r1, #1
 80003e0:	d120      	bne.n	8000424 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80003e2:	6921      	ldr	r1, [r4, #16]
 80003e4:	3901      	subs	r1, #1
 80003e6:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80003e8:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80003ea:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80003ee:	4329      	orrs	r1, r5
 80003f0:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003f2:	6899      	ldr	r1, [r3, #8]
 80003f4:	4b15      	ldr	r3, [pc, #84]	; (800044c <HAL_ADC_Init+0xfc>)
 80003f6:	400b      	ands	r3, r1
 80003f8:	429a      	cmp	r2, r3
 80003fa:	d115      	bne.n	8000428 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80003fc:	2300      	movs	r3, #0
 80003fe:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000400:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000402:	f023 0303 	bic.w	r3, r3, #3
 8000406:	f043 0301 	orr.w	r3, r3, #1
 800040a:	62a3      	str	r3, [r4, #40]	; 0x28
 800040c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800040e:	460e      	mov	r6, r1
 8000410:	e7c9      	b.n	80003a6 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000412:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000414:	f043 0320 	orr.w	r3, r3, #32
 8000418:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800041a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000422:	e7cb      	b.n	80003bc <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000424:	2100      	movs	r1, #0
 8000426:	e7df      	b.n	80003e8 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000428:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800042a:	f023 0312 	bic.w	r3, r3, #18
 800042e:	f043 0310 	orr.w	r3, r3, #16
 8000432:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000434:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000436:	f043 0301 	orr.w	r3, r3, #1
 800043a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800043c:	2001      	movs	r0, #1
}
 800043e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000440:	f043 0310 	orr.w	r3, r3, #16
 8000444:	62a3      	str	r3, [r4, #40]	; 0x28
 8000446:	e7f9      	b.n	800043c <HAL_ADC_Init+0xec>
 8000448:	ffe1f7fd 	.word	0xffe1f7fd
 800044c:	ff1f0efe 	.word	0xff1f0efe

08000450 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000450:	4a07      	ldr	r2, [pc, #28]	; (8000470 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000452:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000454:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000456:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800045a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800045e:	041b      	lsls	r3, r3, #16
 8000460:	0c1b      	lsrs	r3, r3, #16
 8000462:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000466:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800046a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800046c:	60d3      	str	r3, [r2, #12]
 800046e:	4770      	bx	lr
 8000470:	e000ed00 	.word	0xe000ed00

08000474 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000474:	4b17      	ldr	r3, [pc, #92]	; (80004d4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	68dc      	ldr	r4, [r3, #12]
 800047a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800047e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000482:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000484:	2b04      	cmp	r3, #4
 8000486:	bf28      	it	cs
 8000488:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800048a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800048c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000490:	bf98      	it	ls
 8000492:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000494:	fa05 f303 	lsl.w	r3, r5, r3
 8000498:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800049c:	bf88      	it	hi
 800049e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004a0:	4019      	ands	r1, r3
 80004a2:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004a4:	fa05 f404 	lsl.w	r4, r5, r4
 80004a8:	3c01      	subs	r4, #1
 80004aa:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80004ac:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004ae:	ea42 0201 	orr.w	r2, r2, r1
 80004b2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b6:	bfa9      	itett	ge
 80004b8:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004bc:	4b06      	ldrlt	r3, [pc, #24]	; (80004d8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004be:	b2d2      	uxtbge	r2, r2
 80004c0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004c4:	bfbb      	ittet	lt
 80004c6:	f000 000f 	andlt.w	r0, r0, #15
 80004ca:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004cc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004d0:	541a      	strblt	r2, [r3, r0]
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	e000ed00 	.word	0xe000ed00
 80004d8:	e000ed14 	.word	0xe000ed14

080004dc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80004dc:	2800      	cmp	r0, #0
 80004de:	db08      	blt.n	80004f2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004e0:	2301      	movs	r3, #1
 80004e2:	0942      	lsrs	r2, r0, #5
 80004e4:	f000 001f 	and.w	r0, r0, #31
 80004e8:	fa03 f000 	lsl.w	r0, r3, r0
 80004ec:	4b01      	ldr	r3, [pc, #4]	; (80004f4 <HAL_NVIC_EnableIRQ+0x18>)
 80004ee:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80004f2:	4770      	bx	lr
 80004f4:	e000e100 	.word	0xe000e100

080004f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004f8:	3801      	subs	r0, #1
 80004fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004fe:	d20a      	bcs.n	8000516 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000500:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000502:	4b06      	ldr	r3, [pc, #24]	; (800051c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000504:	4a06      	ldr	r2, [pc, #24]	; (8000520 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000506:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000508:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800050c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800050e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000510:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000516:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000e010 	.word	0xe000e010
 8000520:	e000ed00 	.word	0xe000ed00

08000524 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000524:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000528:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800052a:	4626      	mov	r6, r4
 800052c:	4b66      	ldr	r3, [pc, #408]	; (80006c8 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800052e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 80006d8 <HAL_GPIO_Init+0x1b4>
 8000532:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80006dc <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000536:	680a      	ldr	r2, [r1, #0]
 8000538:	fa32 f506 	lsrs.w	r5, r2, r6
 800053c:	d102      	bne.n	8000544 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800053e:	b003      	add	sp, #12
 8000540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000544:	f04f 0801 	mov.w	r8, #1
 8000548:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800054c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000550:	4590      	cmp	r8, r2
 8000552:	d17f      	bne.n	8000654 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000554:	684d      	ldr	r5, [r1, #4]
 8000556:	2d12      	cmp	r5, #18
 8000558:	f000 80aa 	beq.w	80006b0 <HAL_GPIO_Init+0x18c>
 800055c:	f200 8083 	bhi.w	8000666 <HAL_GPIO_Init+0x142>
 8000560:	2d02      	cmp	r5, #2
 8000562:	f000 80a2 	beq.w	80006aa <HAL_GPIO_Init+0x186>
 8000566:	d877      	bhi.n	8000658 <HAL_GPIO_Init+0x134>
 8000568:	2d00      	cmp	r5, #0
 800056a:	f000 8089 	beq.w	8000680 <HAL_GPIO_Init+0x15c>
 800056e:	2d01      	cmp	r5, #1
 8000570:	f000 8099 	beq.w	80006a6 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000574:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000578:	2aff      	cmp	r2, #255	; 0xff
 800057a:	bf93      	iteet	ls
 800057c:	4682      	movls	sl, r0
 800057e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000582:	3d08      	subhi	r5, #8
 8000584:	f8d0 b000 	ldrls.w	fp, [r0]
 8000588:	bf92      	itee	ls
 800058a:	00b5      	lslls	r5, r6, #2
 800058c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000590:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000592:	fa09 f805 	lsl.w	r8, r9, r5
 8000596:	ea2b 0808 	bic.w	r8, fp, r8
 800059a:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800059e:	bf88      	it	hi
 80005a0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005a4:	ea48 0505 	orr.w	r5, r8, r5
 80005a8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005ac:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80005b0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80005b4:	d04e      	beq.n	8000654 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005b6:	4d45      	ldr	r5, [pc, #276]	; (80006cc <HAL_GPIO_Init+0x1a8>)
 80005b8:	4f44      	ldr	r7, [pc, #272]	; (80006cc <HAL_GPIO_Init+0x1a8>)
 80005ba:	69ad      	ldr	r5, [r5, #24]
 80005bc:	f026 0803 	bic.w	r8, r6, #3
 80005c0:	f045 0501 	orr.w	r5, r5, #1
 80005c4:	61bd      	str	r5, [r7, #24]
 80005c6:	69bd      	ldr	r5, [r7, #24]
 80005c8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80005cc:	f005 0501 	and.w	r5, r5, #1
 80005d0:	9501      	str	r5, [sp, #4]
 80005d2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005d6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005da:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005dc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80005e0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005e4:	fa09 f90b 	lsl.w	r9, r9, fp
 80005e8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005ec:	4d38      	ldr	r5, [pc, #224]	; (80006d0 <HAL_GPIO_Init+0x1ac>)
 80005ee:	42a8      	cmp	r0, r5
 80005f0:	d063      	beq.n	80006ba <HAL_GPIO_Init+0x196>
 80005f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005f6:	42a8      	cmp	r0, r5
 80005f8:	d061      	beq.n	80006be <HAL_GPIO_Init+0x19a>
 80005fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005fe:	42a8      	cmp	r0, r5
 8000600:	d05f      	beq.n	80006c2 <HAL_GPIO_Init+0x19e>
 8000602:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000606:	42a8      	cmp	r0, r5
 8000608:	bf0c      	ite	eq
 800060a:	2503      	moveq	r5, #3
 800060c:	2504      	movne	r5, #4
 800060e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000612:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000616:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800061a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800061c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000620:	bf14      	ite	ne
 8000622:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000624:	4395      	biceq	r5, r2
 8000626:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000628:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800062a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800062e:	bf14      	ite	ne
 8000630:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000632:	4395      	biceq	r5, r2
 8000634:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000636:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000638:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800063c:	bf14      	ite	ne
 800063e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000640:	4395      	biceq	r5, r2
 8000642:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000644:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000646:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800064a:	bf14      	ite	ne
 800064c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800064e:	ea25 0202 	biceq.w	r2, r5, r2
 8000652:	60da      	str	r2, [r3, #12]
	position++;
 8000654:	3601      	adds	r6, #1
 8000656:	e76e      	b.n	8000536 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000658:	2d03      	cmp	r5, #3
 800065a:	d022      	beq.n	80006a2 <HAL_GPIO_Init+0x17e>
 800065c:	2d11      	cmp	r5, #17
 800065e:	d189      	bne.n	8000574 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000660:	68cc      	ldr	r4, [r1, #12]
 8000662:	3404      	adds	r4, #4
          break;
 8000664:	e786      	b.n	8000574 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000666:	4f1b      	ldr	r7, [pc, #108]	; (80006d4 <HAL_GPIO_Init+0x1b0>)
 8000668:	42bd      	cmp	r5, r7
 800066a:	d009      	beq.n	8000680 <HAL_GPIO_Init+0x15c>
 800066c:	d812      	bhi.n	8000694 <HAL_GPIO_Init+0x170>
 800066e:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80006e0 <HAL_GPIO_Init+0x1bc>
 8000672:	454d      	cmp	r5, r9
 8000674:	d004      	beq.n	8000680 <HAL_GPIO_Init+0x15c>
 8000676:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800067a:	454d      	cmp	r5, r9
 800067c:	f47f af7a 	bne.w	8000574 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000680:	688c      	ldr	r4, [r1, #8]
 8000682:	b1c4      	cbz	r4, 80006b6 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000684:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000686:	bf0c      	ite	eq
 8000688:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800068c:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000690:	2408      	movs	r4, #8
 8000692:	e76f      	b.n	8000574 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000694:	4575      	cmp	r5, lr
 8000696:	d0f3      	beq.n	8000680 <HAL_GPIO_Init+0x15c>
 8000698:	4565      	cmp	r5, ip
 800069a:	d0f1      	beq.n	8000680 <HAL_GPIO_Init+0x15c>
 800069c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80006e4 <HAL_GPIO_Init+0x1c0>
 80006a0:	e7eb      	b.n	800067a <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80006a2:	2400      	movs	r4, #0
 80006a4:	e766      	b.n	8000574 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80006a6:	68cc      	ldr	r4, [r1, #12]
          break;
 80006a8:	e764      	b.n	8000574 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80006aa:	68cc      	ldr	r4, [r1, #12]
 80006ac:	3408      	adds	r4, #8
          break;
 80006ae:	e761      	b.n	8000574 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80006b0:	68cc      	ldr	r4, [r1, #12]
 80006b2:	340c      	adds	r4, #12
          break;
 80006b4:	e75e      	b.n	8000574 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80006b6:	2404      	movs	r4, #4
 80006b8:	e75c      	b.n	8000574 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80006ba:	2500      	movs	r5, #0
 80006bc:	e7a7      	b.n	800060e <HAL_GPIO_Init+0xea>
 80006be:	2501      	movs	r5, #1
 80006c0:	e7a5      	b.n	800060e <HAL_GPIO_Init+0xea>
 80006c2:	2502      	movs	r5, #2
 80006c4:	e7a3      	b.n	800060e <HAL_GPIO_Init+0xea>
 80006c6:	bf00      	nop
 80006c8:	40010400 	.word	0x40010400
 80006cc:	40021000 	.word	0x40021000
 80006d0:	40010800 	.word	0x40010800
 80006d4:	10210000 	.word	0x10210000
 80006d8:	10310000 	.word	0x10310000
 80006dc:	10320000 	.word	0x10320000
 80006e0:	10110000 	.word	0x10110000
 80006e4:	10220000 	.word	0x10220000

080006e8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80006e8:	6883      	ldr	r3, [r0, #8]
 80006ea:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80006ec:	bf14      	ite	ne
 80006ee:	2001      	movne	r0, #1
 80006f0:	2000      	moveq	r0, #0
 80006f2:	4770      	bx	lr

080006f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006f4:	b10a      	cbz	r2, 80006fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80006f6:	6101      	str	r1, [r0, #16]
 80006f8:	4770      	bx	lr
 80006fa:	0409      	lsls	r1, r1, #16
 80006fc:	e7fb      	b.n	80006f6 <HAL_GPIO_WritePin+0x2>
	...

08000700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000700:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000702:	4b04      	ldr	r3, [pc, #16]	; (8000714 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000704:	6959      	ldr	r1, [r3, #20]
 8000706:	4201      	tst	r1, r0
 8000708:	d002      	beq.n	8000710 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800070a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800070c:	f001 fabe 	bl	8001c8c <HAL_GPIO_EXTI_Callback>
 8000710:	bd08      	pop	{r3, pc}
 8000712:	bf00      	nop
 8000714:	40010400 	.word	0x40010400

08000718 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8000718:	4770      	bx	lr
	...

0800071c <HAL_PWR_PVD_IRQHandler>:
{
 800071c:	b510      	push	{r4, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800071e:	4c05      	ldr	r4, [pc, #20]	; (8000734 <HAL_PWR_PVD_IRQHandler+0x18>)
 8000720:	6963      	ldr	r3, [r4, #20]
 8000722:	03db      	lsls	r3, r3, #15
 8000724:	d504      	bpl.n	8000730 <HAL_PWR_PVD_IRQHandler+0x14>
    HAL_PWR_PVDCallback();
 8000726:	f7ff fff7 	bl	8000718 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800072a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800072e:	6163      	str	r3, [r4, #20]
 8000730:	bd10      	pop	{r4, pc}
 8000732:	bf00      	nop
 8000734:	40010400 	.word	0x40010400

08000738 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000738:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800073c:	4605      	mov	r5, r0
 800073e:	b908      	cbnz	r0, 8000744 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000740:	2001      	movs	r0, #1
 8000742:	e03c      	b.n	80007be <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000744:	6803      	ldr	r3, [r0, #0]
 8000746:	07db      	lsls	r3, r3, #31
 8000748:	d410      	bmi.n	800076c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800074a:	682b      	ldr	r3, [r5, #0]
 800074c:	079f      	lsls	r7, r3, #30
 800074e:	d45d      	bmi.n	800080c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000750:	682b      	ldr	r3, [r5, #0]
 8000752:	0719      	lsls	r1, r3, #28
 8000754:	f100 8094 	bmi.w	8000880 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000758:	682b      	ldr	r3, [r5, #0]
 800075a:	075a      	lsls	r2, r3, #29
 800075c:	f100 80be 	bmi.w	80008dc <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000760:	69e8      	ldr	r0, [r5, #28]
 8000762:	2800      	cmp	r0, #0
 8000764:	f040 812c 	bne.w	80009c0 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000768:	2000      	movs	r0, #0
 800076a:	e028      	b.n	80007be <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800076c:	4c8f      	ldr	r4, [pc, #572]	; (80009ac <HAL_RCC_OscConfig+0x274>)
 800076e:	6863      	ldr	r3, [r4, #4]
 8000770:	f003 030c 	and.w	r3, r3, #12
 8000774:	2b04      	cmp	r3, #4
 8000776:	d007      	beq.n	8000788 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000778:	6863      	ldr	r3, [r4, #4]
 800077a:	f003 030c 	and.w	r3, r3, #12
 800077e:	2b08      	cmp	r3, #8
 8000780:	d109      	bne.n	8000796 <HAL_RCC_OscConfig+0x5e>
 8000782:	6863      	ldr	r3, [r4, #4]
 8000784:	03de      	lsls	r6, r3, #15
 8000786:	d506      	bpl.n	8000796 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000788:	6823      	ldr	r3, [r4, #0]
 800078a:	039c      	lsls	r4, r3, #14
 800078c:	d5dd      	bpl.n	800074a <HAL_RCC_OscConfig+0x12>
 800078e:	686b      	ldr	r3, [r5, #4]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d1da      	bne.n	800074a <HAL_RCC_OscConfig+0x12>
 8000794:	e7d4      	b.n	8000740 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000796:	686b      	ldr	r3, [r5, #4]
 8000798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800079c:	d112      	bne.n	80007c4 <HAL_RCC_OscConfig+0x8c>
 800079e:	6823      	ldr	r3, [r4, #0]
 80007a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007a6:	f7ff fd15 	bl	80001d4 <HAL_GetTick>
 80007aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007ac:	6823      	ldr	r3, [r4, #0]
 80007ae:	0398      	lsls	r0, r3, #14
 80007b0:	d4cb      	bmi.n	800074a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007b2:	f7ff fd0f 	bl	80001d4 <HAL_GetTick>
 80007b6:	1b80      	subs	r0, r0, r6
 80007b8:	2864      	cmp	r0, #100	; 0x64
 80007ba:	d9f7      	bls.n	80007ac <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80007bc:	2003      	movs	r0, #3
}
 80007be:	b002      	add	sp, #8
 80007c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007c4:	b99b      	cbnz	r3, 80007ee <HAL_RCC_OscConfig+0xb6>
 80007c6:	6823      	ldr	r3, [r4, #0]
 80007c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007cc:	6023      	str	r3, [r4, #0]
 80007ce:	6823      	ldr	r3, [r4, #0]
 80007d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007d4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007d6:	f7ff fcfd 	bl	80001d4 <HAL_GetTick>
 80007da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007dc:	6823      	ldr	r3, [r4, #0]
 80007de:	0399      	lsls	r1, r3, #14
 80007e0:	d5b3      	bpl.n	800074a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007e2:	f7ff fcf7 	bl	80001d4 <HAL_GetTick>
 80007e6:	1b80      	subs	r0, r0, r6
 80007e8:	2864      	cmp	r0, #100	; 0x64
 80007ea:	d9f7      	bls.n	80007dc <HAL_RCC_OscConfig+0xa4>
 80007ec:	e7e6      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007f2:	6823      	ldr	r3, [r4, #0]
 80007f4:	d103      	bne.n	80007fe <HAL_RCC_OscConfig+0xc6>
 80007f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007fa:	6023      	str	r3, [r4, #0]
 80007fc:	e7cf      	b.n	800079e <HAL_RCC_OscConfig+0x66>
 80007fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000802:	6023      	str	r3, [r4, #0]
 8000804:	6823      	ldr	r3, [r4, #0]
 8000806:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800080a:	e7cb      	b.n	80007a4 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800080c:	4c67      	ldr	r4, [pc, #412]	; (80009ac <HAL_RCC_OscConfig+0x274>)
 800080e:	6863      	ldr	r3, [r4, #4]
 8000810:	f013 0f0c 	tst.w	r3, #12
 8000814:	d007      	beq.n	8000826 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000816:	6863      	ldr	r3, [r4, #4]
 8000818:	f003 030c 	and.w	r3, r3, #12
 800081c:	2b08      	cmp	r3, #8
 800081e:	d110      	bne.n	8000842 <HAL_RCC_OscConfig+0x10a>
 8000820:	6863      	ldr	r3, [r4, #4]
 8000822:	03da      	lsls	r2, r3, #15
 8000824:	d40d      	bmi.n	8000842 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000826:	6823      	ldr	r3, [r4, #0]
 8000828:	079b      	lsls	r3, r3, #30
 800082a:	d502      	bpl.n	8000832 <HAL_RCC_OscConfig+0xfa>
 800082c:	692b      	ldr	r3, [r5, #16]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d186      	bne.n	8000740 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000832:	6823      	ldr	r3, [r4, #0]
 8000834:	696a      	ldr	r2, [r5, #20]
 8000836:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800083a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800083e:	6023      	str	r3, [r4, #0]
 8000840:	e786      	b.n	8000750 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000842:	692a      	ldr	r2, [r5, #16]
 8000844:	4b5a      	ldr	r3, [pc, #360]	; (80009b0 <HAL_RCC_OscConfig+0x278>)
 8000846:	b16a      	cbz	r2, 8000864 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000848:	2201      	movs	r2, #1
 800084a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800084c:	f7ff fcc2 	bl	80001d4 <HAL_GetTick>
 8000850:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000852:	6823      	ldr	r3, [r4, #0]
 8000854:	079f      	lsls	r7, r3, #30
 8000856:	d4ec      	bmi.n	8000832 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000858:	f7ff fcbc 	bl	80001d4 <HAL_GetTick>
 800085c:	1b80      	subs	r0, r0, r6
 800085e:	2802      	cmp	r0, #2
 8000860:	d9f7      	bls.n	8000852 <HAL_RCC_OscConfig+0x11a>
 8000862:	e7ab      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000864:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000866:	f7ff fcb5 	bl	80001d4 <HAL_GetTick>
 800086a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800086c:	6823      	ldr	r3, [r4, #0]
 800086e:	0798      	lsls	r0, r3, #30
 8000870:	f57f af6e 	bpl.w	8000750 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000874:	f7ff fcae 	bl	80001d4 <HAL_GetTick>
 8000878:	1b80      	subs	r0, r0, r6
 800087a:	2802      	cmp	r0, #2
 800087c:	d9f6      	bls.n	800086c <HAL_RCC_OscConfig+0x134>
 800087e:	e79d      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000880:	69aa      	ldr	r2, [r5, #24]
 8000882:	4c4a      	ldr	r4, [pc, #296]	; (80009ac <HAL_RCC_OscConfig+0x274>)
 8000884:	4b4b      	ldr	r3, [pc, #300]	; (80009b4 <HAL_RCC_OscConfig+0x27c>)
 8000886:	b1da      	cbz	r2, 80008c0 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000888:	2201      	movs	r2, #1
 800088a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800088c:	f7ff fca2 	bl	80001d4 <HAL_GetTick>
 8000890:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000894:	079b      	lsls	r3, r3, #30
 8000896:	d50d      	bpl.n	80008b4 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000898:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800089c:	4b46      	ldr	r3, [pc, #280]	; (80009b8 <HAL_RCC_OscConfig+0x280>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80008a4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80008a6:	bf00      	nop
  }
  while (Delay --);
 80008a8:	9b01      	ldr	r3, [sp, #4]
 80008aa:	1e5a      	subs	r2, r3, #1
 80008ac:	9201      	str	r2, [sp, #4]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d1f9      	bne.n	80008a6 <HAL_RCC_OscConfig+0x16e>
 80008b2:	e751      	b.n	8000758 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008b4:	f7ff fc8e 	bl	80001d4 <HAL_GetTick>
 80008b8:	1b80      	subs	r0, r0, r6
 80008ba:	2802      	cmp	r0, #2
 80008bc:	d9e9      	bls.n	8000892 <HAL_RCC_OscConfig+0x15a>
 80008be:	e77d      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80008c0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80008c2:	f7ff fc87 	bl	80001d4 <HAL_GetTick>
 80008c6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008ca:	079f      	lsls	r7, r3, #30
 80008cc:	f57f af44 	bpl.w	8000758 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008d0:	f7ff fc80 	bl	80001d4 <HAL_GetTick>
 80008d4:	1b80      	subs	r0, r0, r6
 80008d6:	2802      	cmp	r0, #2
 80008d8:	d9f6      	bls.n	80008c8 <HAL_RCC_OscConfig+0x190>
 80008da:	e76f      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008dc:	4c33      	ldr	r4, [pc, #204]	; (80009ac <HAL_RCC_OscConfig+0x274>)
 80008de:	69e3      	ldr	r3, [r4, #28]
 80008e0:	00d8      	lsls	r0, r3, #3
 80008e2:	d424      	bmi.n	800092e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80008e4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	69e3      	ldr	r3, [r4, #28]
 80008e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ec:	61e3      	str	r3, [r4, #28]
 80008ee:	69e3      	ldr	r3, [r4, #28]
 80008f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008f8:	4e30      	ldr	r6, [pc, #192]	; (80009bc <HAL_RCC_OscConfig+0x284>)
 80008fa:	6833      	ldr	r3, [r6, #0]
 80008fc:	05d9      	lsls	r1, r3, #23
 80008fe:	d518      	bpl.n	8000932 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000900:	68eb      	ldr	r3, [r5, #12]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d126      	bne.n	8000954 <HAL_RCC_OscConfig+0x21c>
 8000906:	6a23      	ldr	r3, [r4, #32]
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800090e:	f7ff fc61 	bl	80001d4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000912:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000916:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000918:	6a23      	ldr	r3, [r4, #32]
 800091a:	079b      	lsls	r3, r3, #30
 800091c:	d53f      	bpl.n	800099e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800091e:	2f00      	cmp	r7, #0
 8000920:	f43f af1e 	beq.w	8000760 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000924:	69e3      	ldr	r3, [r4, #28]
 8000926:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800092a:	61e3      	str	r3, [r4, #28]
 800092c:	e718      	b.n	8000760 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800092e:	2700      	movs	r7, #0
 8000930:	e7e2      	b.n	80008f8 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000932:	6833      	ldr	r3, [r6, #0]
 8000934:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000938:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800093a:	f7ff fc4b 	bl	80001d4 <HAL_GetTick>
 800093e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000940:	6833      	ldr	r3, [r6, #0]
 8000942:	05da      	lsls	r2, r3, #23
 8000944:	d4dc      	bmi.n	8000900 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000946:	f7ff fc45 	bl	80001d4 <HAL_GetTick>
 800094a:	eba0 0008 	sub.w	r0, r0, r8
 800094e:	2864      	cmp	r0, #100	; 0x64
 8000950:	d9f6      	bls.n	8000940 <HAL_RCC_OscConfig+0x208>
 8000952:	e733      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000954:	b9ab      	cbnz	r3, 8000982 <HAL_RCC_OscConfig+0x24a>
 8000956:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000958:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800095c:	f023 0301 	bic.w	r3, r3, #1
 8000960:	6223      	str	r3, [r4, #32]
 8000962:	6a23      	ldr	r3, [r4, #32]
 8000964:	f023 0304 	bic.w	r3, r3, #4
 8000968:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800096a:	f7ff fc33 	bl	80001d4 <HAL_GetTick>
 800096e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000970:	6a23      	ldr	r3, [r4, #32]
 8000972:	0798      	lsls	r0, r3, #30
 8000974:	d5d3      	bpl.n	800091e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000976:	f7ff fc2d 	bl	80001d4 <HAL_GetTick>
 800097a:	1b80      	subs	r0, r0, r6
 800097c:	4540      	cmp	r0, r8
 800097e:	d9f7      	bls.n	8000970 <HAL_RCC_OscConfig+0x238>
 8000980:	e71c      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000982:	2b05      	cmp	r3, #5
 8000984:	6a23      	ldr	r3, [r4, #32]
 8000986:	d103      	bne.n	8000990 <HAL_RCC_OscConfig+0x258>
 8000988:	f043 0304 	orr.w	r3, r3, #4
 800098c:	6223      	str	r3, [r4, #32]
 800098e:	e7ba      	b.n	8000906 <HAL_RCC_OscConfig+0x1ce>
 8000990:	f023 0301 	bic.w	r3, r3, #1
 8000994:	6223      	str	r3, [r4, #32]
 8000996:	6a23      	ldr	r3, [r4, #32]
 8000998:	f023 0304 	bic.w	r3, r3, #4
 800099c:	e7b6      	b.n	800090c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800099e:	f7ff fc19 	bl	80001d4 <HAL_GetTick>
 80009a2:	eba0 0008 	sub.w	r0, r0, r8
 80009a6:	42b0      	cmp	r0, r6
 80009a8:	d9b6      	bls.n	8000918 <HAL_RCC_OscConfig+0x1e0>
 80009aa:	e707      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
 80009ac:	40021000 	.word	0x40021000
 80009b0:	42420000 	.word	0x42420000
 80009b4:	42420480 	.word	0x42420480
 80009b8:	2000000c 	.word	0x2000000c
 80009bc:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009c0:	4b2a      	ldr	r3, [pc, #168]	; (8000a6c <HAL_RCC_OscConfig+0x334>)
 80009c2:	685a      	ldr	r2, [r3, #4]
 80009c4:	461c      	mov	r4, r3
 80009c6:	f002 020c 	and.w	r2, r2, #12
 80009ca:	2a08      	cmp	r2, #8
 80009cc:	d03d      	beq.n	8000a4a <HAL_RCC_OscConfig+0x312>
 80009ce:	2300      	movs	r3, #0
 80009d0:	4e27      	ldr	r6, [pc, #156]	; (8000a70 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009d2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80009d4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009d6:	d12b      	bne.n	8000a30 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80009d8:	f7ff fbfc 	bl	80001d4 <HAL_GetTick>
 80009dc:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009de:	6823      	ldr	r3, [r4, #0]
 80009e0:	0199      	lsls	r1, r3, #6
 80009e2:	d41f      	bmi.n	8000a24 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80009e4:	6a2b      	ldr	r3, [r5, #32]
 80009e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009ea:	d105      	bne.n	80009f8 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009ec:	6862      	ldr	r2, [r4, #4]
 80009ee:	68a9      	ldr	r1, [r5, #8]
 80009f0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80009f4:	430a      	orrs	r2, r1
 80009f6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009f8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80009fa:	6862      	ldr	r2, [r4, #4]
 80009fc:	430b      	orrs	r3, r1
 80009fe:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000a02:	4313      	orrs	r3, r2
 8000a04:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a06:	2301      	movs	r3, #1
 8000a08:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a0a:	f7ff fbe3 	bl	80001d4 <HAL_GetTick>
 8000a0e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a10:	6823      	ldr	r3, [r4, #0]
 8000a12:	019a      	lsls	r2, r3, #6
 8000a14:	f53f aea8 	bmi.w	8000768 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a18:	f7ff fbdc 	bl	80001d4 <HAL_GetTick>
 8000a1c:	1b40      	subs	r0, r0, r5
 8000a1e:	2802      	cmp	r0, #2
 8000a20:	d9f6      	bls.n	8000a10 <HAL_RCC_OscConfig+0x2d8>
 8000a22:	e6cb      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a24:	f7ff fbd6 	bl	80001d4 <HAL_GetTick>
 8000a28:	1bc0      	subs	r0, r0, r7
 8000a2a:	2802      	cmp	r0, #2
 8000a2c:	d9d7      	bls.n	80009de <HAL_RCC_OscConfig+0x2a6>
 8000a2e:	e6c5      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000a30:	f7ff fbd0 	bl	80001d4 <HAL_GetTick>
 8000a34:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a36:	6823      	ldr	r3, [r4, #0]
 8000a38:	019b      	lsls	r3, r3, #6
 8000a3a:	f57f ae95 	bpl.w	8000768 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a3e:	f7ff fbc9 	bl	80001d4 <HAL_GetTick>
 8000a42:	1b40      	subs	r0, r0, r5
 8000a44:	2802      	cmp	r0, #2
 8000a46:	d9f6      	bls.n	8000a36 <HAL_RCC_OscConfig+0x2fe>
 8000a48:	e6b8      	b.n	80007bc <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000a4a:	2801      	cmp	r0, #1
 8000a4c:	f43f aeb7 	beq.w	80007be <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000a50:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a52:	6a2b      	ldr	r3, [r5, #32]
 8000a54:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	f47f ae71 	bne.w	8000740 <HAL_RCC_OscConfig+0x8>
 8000a5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000a60:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000a64:	1ac0      	subs	r0, r0, r3
 8000a66:	bf18      	it	ne
 8000a68:	2001      	movne	r0, #1
 8000a6a:	e6a8      	b.n	80007be <HAL_RCC_OscConfig+0x86>
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	42420060 	.word	0x42420060

08000a74 <HAL_RCC_GetSysClockFreq>:
{
 8000a74:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a76:	4b1b      	ldr	r3, [pc, #108]	; (8000ae4 <HAL_RCC_GetSysClockFreq+0x70>)
{
 8000a78:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a7a:	ac02      	add	r4, sp, #8
 8000a7c:	f103 0510 	add.w	r5, r3, #16
 8000a80:	4622      	mov	r2, r4
 8000a82:	6818      	ldr	r0, [r3, #0]
 8000a84:	6859      	ldr	r1, [r3, #4]
 8000a86:	3308      	adds	r3, #8
 8000a88:	c203      	stmia	r2!, {r0, r1}
 8000a8a:	42ab      	cmp	r3, r5
 8000a8c:	4614      	mov	r4, r2
 8000a8e:	d1f7      	bne.n	8000a80 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a90:	2301      	movs	r3, #1
 8000a92:	f88d 3004 	strb.w	r3, [sp, #4]
 8000a96:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000a98:	4913      	ldr	r1, [pc, #76]	; (8000ae8 <HAL_RCC_GetSysClockFreq+0x74>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a9a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000a9e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000aa0:	f003 020c 	and.w	r2, r3, #12
 8000aa4:	2a04      	cmp	r2, #4
 8000aa6:	d01b      	beq.n	8000ae0 <HAL_RCC_GetSysClockFreq+0x6c>
 8000aa8:	2a08      	cmp	r2, #8
 8000aaa:	d002      	beq.n	8000ab2 <HAL_RCC_GetSysClockFreq+0x3e>
      sysclockfreq = HSI_VALUE;
 8000aac:	480f      	ldr	r0, [pc, #60]	; (8000aec <HAL_RCC_GetSysClockFreq+0x78>)
}
 8000aae:	b007      	add	sp, #28
 8000ab0:	bd30      	pop	{r4, r5, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ab2:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000ab6:	a806      	add	r0, sp, #24
 8000ab8:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000aba:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000abc:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ac0:	d50b      	bpl.n	8000ada <HAL_RCC_GetSysClockFreq+0x66>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ac2:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ac4:	480a      	ldr	r0, [pc, #40]	; (8000af0 <HAL_RCC_GetSysClockFreq+0x7c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ac6:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000aca:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000acc:	aa06      	add	r2, sp, #24
 8000ace:	4413      	add	r3, r2
 8000ad0:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ad4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ad8:	e7e9      	b.n	8000aae <HAL_RCC_GetSysClockFreq+0x3a>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ada:	4806      	ldr	r0, [pc, #24]	; (8000af4 <HAL_RCC_GetSysClockFreq+0x80>)
 8000adc:	4350      	muls	r0, r2
 8000ade:	e7e6      	b.n	8000aae <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
 8000ae0:	4803      	ldr	r0, [pc, #12]	; (8000af0 <HAL_RCC_GetSysClockFreq+0x7c>)
  return sysclockfreq;
 8000ae2:	e7e4      	b.n	8000aae <HAL_RCC_GetSysClockFreq+0x3a>
 8000ae4:	08002864 	.word	0x08002864
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	007a1200 	.word	0x007a1200
 8000af0:	00f42400 	.word	0x00f42400
 8000af4:	003d0900 	.word	0x003d0900

08000af8 <HAL_RCC_ClockConfig>:
{
 8000af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000afc:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000afe:	4604      	mov	r4, r0
 8000b00:	b910      	cbnz	r0, 8000b08 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000b02:	2001      	movs	r0, #1
 8000b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000b08:	4a45      	ldr	r2, [pc, #276]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000b0a:	6813      	ldr	r3, [r2, #0]
 8000b0c:	f003 0307 	and.w	r3, r3, #7
 8000b10:	428b      	cmp	r3, r1
 8000b12:	d329      	bcc.n	8000b68 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b14:	6821      	ldr	r1, [r4, #0]
 8000b16:	078e      	lsls	r6, r1, #30
 8000b18:	d431      	bmi.n	8000b7e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b1a:	07ca      	lsls	r2, r1, #31
 8000b1c:	d444      	bmi.n	8000ba8 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000b1e:	4a40      	ldr	r2, [pc, #256]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000b20:	6813      	ldr	r3, [r2, #0]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	429d      	cmp	r5, r3
 8000b28:	d367      	bcc.n	8000bfa <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b2a:	6822      	ldr	r2, [r4, #0]
 8000b2c:	4d3d      	ldr	r5, [pc, #244]	; (8000c24 <HAL_RCC_ClockConfig+0x12c>)
 8000b2e:	f012 0f04 	tst.w	r2, #4
 8000b32:	d16e      	bne.n	8000c12 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b34:	0713      	lsls	r3, r2, #28
 8000b36:	d506      	bpl.n	8000b46 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b38:	686b      	ldr	r3, [r5, #4]
 8000b3a:	6922      	ldr	r2, [r4, #16]
 8000b3c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b40:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b44:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000b46:	f7ff ff95 	bl	8000a74 <HAL_RCC_GetSysClockFreq>
 8000b4a:	686b      	ldr	r3, [r5, #4]
 8000b4c:	4a36      	ldr	r2, [pc, #216]	; (8000c28 <HAL_RCC_ClockConfig+0x130>)
 8000b4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b52:	5cd3      	ldrb	r3, [r2, r3]
 8000b54:	40d8      	lsrs	r0, r3
 8000b56:	4b35      	ldr	r3, [pc, #212]	; (8000c2c <HAL_RCC_ClockConfig+0x134>)
 8000b58:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000b5a:	4b35      	ldr	r3, [pc, #212]	; (8000c30 <HAL_RCC_ClockConfig+0x138>)
 8000b5c:	6818      	ldr	r0, [r3, #0]
 8000b5e:	f7ff faf7 	bl	8000150 <HAL_InitTick>
  return HAL_OK;
 8000b62:	2000      	movs	r0, #0
 8000b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b68:	6813      	ldr	r3, [r2, #0]
 8000b6a:	f023 0307 	bic.w	r3, r3, #7
 8000b6e:	430b      	orrs	r3, r1
 8000b70:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b72:	6813      	ldr	r3, [r2, #0]
 8000b74:	f003 0307 	and.w	r3, r3, #7
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d1c2      	bne.n	8000b02 <HAL_RCC_ClockConfig+0xa>
 8000b7c:	e7ca      	b.n	8000b14 <HAL_RCC_ClockConfig+0x1c>
 8000b7e:	4b29      	ldr	r3, [pc, #164]	; (8000c24 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b80:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b84:	bf1e      	ittt	ne
 8000b86:	685a      	ldrne	r2, [r3, #4]
 8000b88:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000b8c:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b8e:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b90:	bf42      	ittt	mi
 8000b92:	685a      	ldrmi	r2, [r3, #4]
 8000b94:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000b98:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b9a:	685a      	ldr	r2, [r3, #4]
 8000b9c:	68a0      	ldr	r0, [r4, #8]
 8000b9e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000ba2:	4302      	orrs	r2, r0
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	e7b8      	b.n	8000b1a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ba8:	6862      	ldr	r2, [r4, #4]
 8000baa:	4e1e      	ldr	r6, [pc, #120]	; (8000c24 <HAL_RCC_ClockConfig+0x12c>)
 8000bac:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bae:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bb0:	d11b      	bne.n	8000bea <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bb2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb6:	d0a4      	beq.n	8000b02 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bb8:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bba:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bbe:	f023 0303 	bic.w	r3, r3, #3
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000bc6:	f7ff fb05 	bl	80001d4 <HAL_GetTick>
 8000bca:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000bcc:	6873      	ldr	r3, [r6, #4]
 8000bce:	6862      	ldr	r2, [r4, #4]
 8000bd0:	f003 030c 	and.w	r3, r3, #12
 8000bd4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000bd8:	d0a1      	beq.n	8000b1e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bda:	f7ff fafb 	bl	80001d4 <HAL_GetTick>
 8000bde:	1bc0      	subs	r0, r0, r7
 8000be0:	4540      	cmp	r0, r8
 8000be2:	d9f3      	bls.n	8000bcc <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000be4:	2003      	movs	r0, #3
}
 8000be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bea:	2a02      	cmp	r2, #2
 8000bec:	d102      	bne.n	8000bf4 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bf2:	e7e0      	b.n	8000bb6 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf4:	f013 0f02 	tst.w	r3, #2
 8000bf8:	e7dd      	b.n	8000bb6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bfa:	6813      	ldr	r3, [r2, #0]
 8000bfc:	f023 0307 	bic.w	r3, r3, #7
 8000c00:	432b      	orrs	r3, r5
 8000c02:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c04:	6813      	ldr	r3, [r2, #0]
 8000c06:	f003 0307 	and.w	r3, r3, #7
 8000c0a:	429d      	cmp	r5, r3
 8000c0c:	f47f af79 	bne.w	8000b02 <HAL_RCC_ClockConfig+0xa>
 8000c10:	e78b      	b.n	8000b2a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c12:	686b      	ldr	r3, [r5, #4]
 8000c14:	68e1      	ldr	r1, [r4, #12]
 8000c16:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c1a:	430b      	orrs	r3, r1
 8000c1c:	606b      	str	r3, [r5, #4]
 8000c1e:	e789      	b.n	8000b34 <HAL_RCC_ClockConfig+0x3c>
 8000c20:	40022000 	.word	0x40022000
 8000c24:	40021000 	.word	0x40021000
 8000c28:	08002874 	.word	0x08002874
 8000c2c:	2000000c 	.word	0x2000000c
 8000c30:	20000004 	.word	0x20000004

08000c34 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c36:	4a05      	ldr	r2, [pc, #20]	; (8000c4c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000c3e:	5cd3      	ldrb	r3, [r2, r3]
 8000c40:	4a03      	ldr	r2, [pc, #12]	; (8000c50 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c42:	6810      	ldr	r0, [r2, #0]
}
 8000c44:	40d8      	lsrs	r0, r3
 8000c46:	4770      	bx	lr
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	08002884 	.word	0x08002884
 8000c50:	2000000c 	.word	0x2000000c

08000c54 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000c5e:	5cd3      	ldrb	r3, [r2, r3]
 8000c60:	4a03      	ldr	r2, [pc, #12]	; (8000c70 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c62:	6810      	ldr	r0, [r2, #0]
}
 8000c64:	40d8      	lsrs	r0, r3
 8000c66:	4770      	bx	lr
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	08002884 	.word	0x08002884
 8000c70:	2000000c 	.word	0x2000000c

08000c74 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000c74:	6803      	ldr	r3, [r0, #0]
{
 8000c76:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000c7a:	07d9      	lsls	r1, r3, #31
{
 8000c7c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000c7e:	d520      	bpl.n	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c80:	4c35      	ldr	r4, [pc, #212]	; (8000d58 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000c82:	69e3      	ldr	r3, [r4, #28]
 8000c84:	00da      	lsls	r2, r3, #3
 8000c86:	d432      	bmi.n	8000cee <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000c88:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c8a:	69e3      	ldr	r3, [r4, #28]
 8000c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c90:	61e3      	str	r3, [r4, #28]
 8000c92:	69e3      	ldr	r3, [r4, #28]
 8000c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c98:	9301      	str	r3, [sp, #4]
 8000c9a:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c9c:	4e2f      	ldr	r6, [pc, #188]	; (8000d5c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8000c9e:	6833      	ldr	r3, [r6, #0]
 8000ca0:	05db      	lsls	r3, r3, #23
 8000ca2:	d526      	bpl.n	8000cf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000ca4:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000ca6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000caa:	d136      	bne.n	8000d1a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000cac:	6a23      	ldr	r3, [r4, #32]
 8000cae:	686a      	ldr	r2, [r5, #4]
 8000cb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000cb8:	b11f      	cbz	r7, 8000cc2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cba:	69e3      	ldr	r3, [r4, #28]
 8000cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8000cc2:	6828      	ldr	r0, [r5, #0]
 8000cc4:	0783      	lsls	r3, r0, #30
 8000cc6:	d506      	bpl.n	8000cd6 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8000cc8:	4a23      	ldr	r2, [pc, #140]	; (8000d58 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000cca:	68a9      	ldr	r1, [r5, #8]
 8000ccc:	6853      	ldr	r3, [r2, #4]
 8000cce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000cd2:	430b      	orrs	r3, r1
 8000cd4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000cd6:	f010 0010 	ands.w	r0, r0, #16
 8000cda:	d01b      	beq.n	8000d14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000cdc:	4a1e      	ldr	r2, [pc, #120]	; (8000d58 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000cde:	68e9      	ldr	r1, [r5, #12]
 8000ce0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8000ce2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000ce4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000ce8:	430b      	orrs	r3, r1
 8000cea:	6053      	str	r3, [r2, #4]
 8000cec:	e012      	b.n	8000d14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8000cee:	2700      	movs	r7, #0
 8000cf0:	e7d4      	b.n	8000c9c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cf2:	6833      	ldr	r3, [r6, #0]
 8000cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000cfa:	f7ff fa6b 	bl	80001d4 <HAL_GetTick>
 8000cfe:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d00:	6833      	ldr	r3, [r6, #0]
 8000d02:	05d8      	lsls	r0, r3, #23
 8000d04:	d4ce      	bmi.n	8000ca4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d06:	f7ff fa65 	bl	80001d4 <HAL_GetTick>
 8000d0a:	eba0 0008 	sub.w	r0, r0, r8
 8000d0e:	2864      	cmp	r0, #100	; 0x64
 8000d10:	d9f6      	bls.n	8000d00 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8000d12:	2003      	movs	r0, #3
}
 8000d14:	b002      	add	sp, #8
 8000d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000d1a:	686a      	ldr	r2, [r5, #4]
 8000d1c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d0c3      	beq.n	8000cac <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d24:	2001      	movs	r0, #1
 8000d26:	4a0e      	ldr	r2, [pc, #56]	; (8000d60 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d28:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d2a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d2c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d32:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8000d34:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000d36:	07d9      	lsls	r1, r3, #31
 8000d38:	d5b8      	bpl.n	8000cac <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8000d3a:	f7ff fa4b 	bl	80001d4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d3e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8000d42:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d44:	6a23      	ldr	r3, [r4, #32]
 8000d46:	079a      	lsls	r2, r3, #30
 8000d48:	d4b0      	bmi.n	8000cac <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d4a:	f7ff fa43 	bl	80001d4 <HAL_GetTick>
 8000d4e:	1b80      	subs	r0, r0, r6
 8000d50:	4540      	cmp	r0, r8
 8000d52:	d9f7      	bls.n	8000d44 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8000d54:	e7dd      	b.n	8000d12 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8000d56:	bf00      	nop
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40007000 	.word	0x40007000
 8000d60:	42420440 	.word	0x42420440

08000d64 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d66:	4604      	mov	r4, r0
 8000d68:	460e      	mov	r6, r1
 8000d6a:	4615      	mov	r5, r2
 8000d6c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000d6e:	6821      	ldr	r1, [r4, #0]
 8000d70:	688a      	ldr	r2, [r1, #8]
 8000d72:	ea36 0302 	bics.w	r3, r6, r2
 8000d76:	d001      	beq.n	8000d7c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000d78:	2000      	movs	r0, #0
}
 8000d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000d7c:	1c6b      	adds	r3, r5, #1
 8000d7e:	d0f7      	beq.n	8000d70 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8000d80:	f7ff fa28 	bl	80001d4 <HAL_GetTick>
 8000d84:	1bc0      	subs	r0, r0, r7
 8000d86:	4285      	cmp	r5, r0
 8000d88:	d8f1      	bhi.n	8000d6e <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000d8a:	6823      	ldr	r3, [r4, #0]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000d92:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000d94:	6862      	ldr	r2, [r4, #4]
 8000d96:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000d9a:	d10a      	bne.n	8000db2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8000d9c:	68a2      	ldr	r2, [r4, #8]
 8000d9e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000da2:	d002      	beq.n	8000daa <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000da4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000da8:	d103      	bne.n	8000db2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000db0:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000db2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000db4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000db8:	d107      	bne.n	8000dca <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000dc8:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	2003      	movs	r0, #3
 8000dd4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000dda <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8000dda:	b538      	push	{r3, r4, r5, lr}
 8000ddc:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000dde:	6842      	ldr	r2, [r0, #4]
{
 8000de0:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000de2:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000de6:	d116      	bne.n	8000e16 <SPI_EndRxTransaction+0x3c>
 8000de8:	6880      	ldr	r0, [r0, #8]
 8000dea:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000dee:	d002      	beq.n	8000df6 <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000df0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000df4:	d10f      	bne.n	8000e16 <SPI_EndRxTransaction+0x3c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8000df6:	6822      	ldr	r2, [r4, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8000df8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8000dfc:	6815      	ldr	r5, [r2, #0]
 8000dfe:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8000e02:	6015      	str	r5, [r2, #0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8000e04:	d107      	bne.n	8000e16 <SPI_EndRxTransaction+0x3c>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8000e06:	460a      	mov	r2, r1
 8000e08:	2101      	movs	r1, #1
 8000e0a:	4620      	mov	r0, r4
 8000e0c:	f7ff ffaa 	bl	8000d64 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8000e10:	b920      	cbnz	r0, 8000e1c <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8000e12:	2000      	movs	r0, #0
 8000e14:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e16:	460a      	mov	r2, r1
 8000e18:	2180      	movs	r1, #128	; 0x80
 8000e1a:	e7f6      	b.n	8000e0a <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8000e1e:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e20:	f043 0320 	orr.w	r3, r3, #32
 8000e24:	6563      	str	r3, [r4, #84]	; 0x54
}
 8000e26:	bd38      	pop	{r3, r4, r5, pc}

08000e28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000e28:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e2a:	4613      	mov	r3, r2
 8000e2c:	460a      	mov	r2, r1
 8000e2e:	2180      	movs	r1, #128	; 0x80
{
 8000e30:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e32:	f7ff ff97 	bl	8000d64 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8000e36:	b120      	cbz	r0, 8000e42 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000e38:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e3a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e3c:	f043 0320 	orr.w	r3, r3, #32
 8000e40:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000e42:	bd10      	pop	{r4, pc}

08000e44 <HAL_SPI_Init>:
{
 8000e44:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000e46:	4604      	mov	r4, r0
 8000e48:	2800      	cmp	r0, #0
 8000e4a:	d034      	beq.n	8000eb6 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000e50:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000e54:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e58:	b91b      	cbnz	r3, 8000e62 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000e5a:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000e5e:	f001 fb4d 	bl	80024fc <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8000e62:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8000e64:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000e66:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000e6a:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e6c:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e72:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e74:	6863      	ldr	r3, [r4, #4]
 8000e76:	69a1      	ldr	r1, [r4, #24]
 8000e78:	4303      	orrs	r3, r0
 8000e7a:	68e0      	ldr	r0, [r4, #12]
 8000e7c:	4303      	orrs	r3, r0
 8000e7e:	6920      	ldr	r0, [r4, #16]
 8000e80:	4303      	orrs	r3, r0
 8000e82:	6960      	ldr	r0, [r4, #20]
 8000e84:	4303      	orrs	r3, r0
 8000e86:	69e0      	ldr	r0, [r4, #28]
 8000e88:	4303      	orrs	r3, r0
 8000e8a:	6a20      	ldr	r0, [r4, #32]
 8000e8c:	4303      	orrs	r3, r0
 8000e8e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000e90:	4303      	orrs	r3, r0
 8000e92:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000e96:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e98:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000e9a:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e9e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000ea0:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000ea2:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000ea4:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000ea6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000eaa:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000eac:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000eae:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000eb0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000eb4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000eb6:	2001      	movs	r0, #1
}
 8000eb8:	bd10      	pop	{r4, pc}

08000eba <HAL_SPI_Transmit>:
{
 8000eba:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000ebe:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000ec0:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000ec4:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000ec6:	2b01      	cmp	r3, #1
{
 8000ec8:	460d      	mov	r5, r1
 8000eca:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000ecc:	f000 809c 	beq.w	8001008 <HAL_SPI_Transmit+0x14e>
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000ed6:	f7ff f97d 	bl	80001d4 <HAL_GetTick>
 8000eda:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000edc:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000ee0:	b2c0      	uxtb	r0, r0
 8000ee2:	2801      	cmp	r0, #1
 8000ee4:	f040 808e 	bne.w	8001004 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8000ee8:	2d00      	cmp	r5, #0
 8000eea:	d05e      	beq.n	8000faa <HAL_SPI_Transmit+0xf0>
 8000eec:	f1b8 0f00 	cmp.w	r8, #0
 8000ef0:	d05b      	beq.n	8000faa <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ef2:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ef4:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ef6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000efa:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000efc:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000efe:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000f00:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000f04:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000f06:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000f08:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000f0a:	6420      	str	r0, [r4, #64]	; 0x40
 8000f0c:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000f0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8000f12:	bf08      	it	eq
 8000f14:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000f16:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8000f18:	bf08      	it	eq
 8000f1a:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8000f1e:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000f22:	bf08      	it	eq
 8000f24:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000f26:	6803      	ldr	r3, [r0, #0]
 8000f28:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8000f2a:	bf5e      	ittt	pl
 8000f2c:	6803      	ldrpl	r3, [r0, #0]
 8000f2e:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8000f32:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000f34:	68e3      	ldr	r3, [r4, #12]
 8000f36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f3a:	6863      	ldr	r3, [r4, #4]
 8000f3c:	d13e      	bne.n	8000fbc <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000f3e:	b113      	cbz	r3, 8000f46 <HAL_SPI_Transmit+0x8c>
 8000f40:	f1b8 0f01 	cmp.w	r8, #1
 8000f44:	d107      	bne.n	8000f56 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000f46:	f835 3b02 	ldrh.w	r3, [r5], #2
 8000f4a:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000f4c:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000f4e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f50:	3b01      	subs	r3, #1
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f56:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	b9a3      	cbnz	r3, 8000f86 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000f5c:	463a      	mov	r2, r7
 8000f5e:	4631      	mov	r1, r6
 8000f60:	4620      	mov	r0, r4
 8000f62:	f7ff ff61 	bl	8000e28 <SPI_EndRxTxTransaction>
 8000f66:	2800      	cmp	r0, #0
 8000f68:	d149      	bne.n	8000ffe <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000f6a:	68a3      	ldr	r3, [r4, #8]
 8000f6c:	b933      	cbnz	r3, 8000f7c <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000f6e:	9301      	str	r3, [sp, #4]
 8000f70:	6823      	ldr	r3, [r4, #0]
 8000f72:	68da      	ldr	r2, [r3, #12]
 8000f74:	9201      	str	r2, [sp, #4]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000f7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000f7e:	3000      	adds	r0, #0
 8000f80:	bf18      	it	ne
 8000f82:	2001      	movne	r0, #1
 8000f84:	e011      	b.n	8000faa <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f86:	6822      	ldr	r2, [r4, #0]
 8000f88:	6893      	ldr	r3, [r2, #8]
 8000f8a:	0798      	lsls	r0, r3, #30
 8000f8c:	d505      	bpl.n	8000f9a <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000f8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000f90:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000f94:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000f96:	6323      	str	r3, [r4, #48]	; 0x30
 8000f98:	e7d9      	b.n	8000f4e <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000f9a:	f7ff f91b 	bl	80001d4 <HAL_GetTick>
 8000f9e:	1bc0      	subs	r0, r0, r7
 8000fa0:	42b0      	cmp	r0, r6
 8000fa2:	d3d8      	bcc.n	8000f56 <HAL_SPI_Transmit+0x9c>
 8000fa4:	1c71      	adds	r1, r6, #1
 8000fa6:	d0d6      	beq.n	8000f56 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8000fa8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000faa:	2301      	movs	r3, #1
 8000fac:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000fb6:	b002      	add	sp, #8
 8000fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000fbc:	b113      	cbz	r3, 8000fc4 <HAL_SPI_Transmit+0x10a>
 8000fbe:	f1b8 0f01 	cmp.w	r8, #1
 8000fc2:	d108      	bne.n	8000fd6 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000fc4:	782b      	ldrb	r3, [r5, #0]
 8000fc6:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8000fc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000fca:	3301      	adds	r3, #1
 8000fcc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000fce:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000fd6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d0be      	beq.n	8000f5c <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000fde:	6823      	ldr	r3, [r4, #0]
 8000fe0:	689a      	ldr	r2, [r3, #8]
 8000fe2:	0792      	lsls	r2, r2, #30
 8000fe4:	d503      	bpl.n	8000fee <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000fe6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000fe8:	7812      	ldrb	r2, [r2, #0]
 8000fea:	731a      	strb	r2, [r3, #12]
 8000fec:	e7ec      	b.n	8000fc8 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000fee:	f7ff f8f1 	bl	80001d4 <HAL_GetTick>
 8000ff2:	1bc0      	subs	r0, r0, r7
 8000ff4:	4286      	cmp	r6, r0
 8000ff6:	d8ee      	bhi.n	8000fd6 <HAL_SPI_Transmit+0x11c>
 8000ff8:	1c73      	adds	r3, r6, #1
 8000ffa:	d0ec      	beq.n	8000fd6 <HAL_SPI_Transmit+0x11c>
 8000ffc:	e7d4      	b.n	8000fa8 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000ffe:	2320      	movs	r3, #32
 8001000:	6563      	str	r3, [r4, #84]	; 0x54
 8001002:	e7b2      	b.n	8000f6a <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8001004:	2002      	movs	r0, #2
 8001006:	e7d0      	b.n	8000faa <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8001008:	2002      	movs	r0, #2
 800100a:	e7d4      	b.n	8000fb6 <HAL_SPI_Transmit+0xfc>

0800100c <HAL_SPI_TransmitReceive>:
{
 800100c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001010:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001012:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001016:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001018:	2b01      	cmp	r3, #1
{
 800101a:	460d      	mov	r5, r1
 800101c:	4691      	mov	r9, r2
 800101e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8001020:	f000 80e2 	beq.w	80011e8 <HAL_SPI_TransmitReceive+0x1dc>
 8001024:	2301      	movs	r3, #1
 8001026:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800102a:	f7ff f8d3 	bl	80001d4 <HAL_GetTick>
  tmp_state           = hspi->State;
 800102e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8001032:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8001034:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001036:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 8001038:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800103a:	d00a      	beq.n	8001052 <HAL_SPI_TransmitReceive+0x46>
 800103c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001040:	f040 80d0 	bne.w	80011e4 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001044:	68a0      	ldr	r0, [r4, #8]
 8001046:	2800      	cmp	r0, #0
 8001048:	f040 80cc 	bne.w	80011e4 <HAL_SPI_TransmitReceive+0x1d8>
 800104c:	2b04      	cmp	r3, #4
 800104e:	f040 80c9 	bne.w	80011e4 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001052:	2d00      	cmp	r5, #0
 8001054:	f000 80c4 	beq.w	80011e0 <HAL_SPI_TransmitReceive+0x1d4>
 8001058:	f1b9 0f00 	cmp.w	r9, #0
 800105c:	f000 80c0 	beq.w	80011e0 <HAL_SPI_TransmitReceive+0x1d4>
 8001060:	2e00      	cmp	r6, #0
 8001062:	f000 80bd 	beq.w	80011e0 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001066:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800106a:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800106e:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001070:	bf1c      	itt	ne
 8001072:	2305      	movne	r3, #5
 8001074:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001078:	2300      	movs	r3, #0
 800107a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800107c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800107e:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001080:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001082:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001084:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001086:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001088:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800108a:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800108c:	bf58      	it	pl
 800108e:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001090:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001092:	bf58      	it	pl
 8001094:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001098:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800109a:	bf58      	it	pl
 800109c:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800109e:	68e2      	ldr	r2, [r4, #12]
 80010a0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80010a4:	d158      	bne.n	8001158 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80010a6:	b109      	cbz	r1, 80010ac <HAL_SPI_TransmitReceive+0xa0>
 80010a8:	2e01      	cmp	r6, #1
 80010aa:	d107      	bne.n	80010bc <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80010ac:	f835 2b02 	ldrh.w	r2, [r5], #2
 80010b0:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80010b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80010b4:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80010b6:	3b01      	subs	r3, #1
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80010bc:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80010be:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	b9ab      	cbnz	r3, 80010f0 <HAL_SPI_TransmitReceive+0xe4>
 80010c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	b993      	cbnz	r3, 80010f0 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80010ca:	4642      	mov	r2, r8
 80010cc:	4639      	mov	r1, r7
 80010ce:	4620      	mov	r0, r4
 80010d0:	f7ff feaa 	bl	8000e28 <SPI_EndRxTxTransaction>
 80010d4:	2800      	cmp	r0, #0
 80010d6:	f040 8081 	bne.w	80011dc <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80010da:	68a3      	ldr	r3, [r4, #8]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d132      	bne.n	8001146 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80010e0:	6823      	ldr	r3, [r4, #0]
 80010e2:	9001      	str	r0, [sp, #4]
 80010e4:	68da      	ldr	r2, [r3, #12]
 80010e6:	9201      	str	r2, [sp, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	9b01      	ldr	r3, [sp, #4]
 80010ee:	e02a      	b.n	8001146 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80010f0:	6822      	ldr	r2, [r4, #0]
 80010f2:	6893      	ldr	r3, [r2, #8]
 80010f4:	0799      	lsls	r1, r3, #30
 80010f6:	d50d      	bpl.n	8001114 <HAL_SPI_TransmitReceive+0x108>
 80010f8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b153      	cbz	r3, 8001114 <HAL_SPI_TransmitReceive+0x108>
 80010fe:	b14d      	cbz	r5, 8001114 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8001100:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001102:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001104:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001108:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800110a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800110c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800110e:	3b01      	subs	r3, #1
 8001110:	b29b      	uxth	r3, r3
 8001112:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001114:	6893      	ldr	r3, [r2, #8]
 8001116:	07db      	lsls	r3, r3, #31
 8001118:	d50c      	bpl.n	8001134 <HAL_SPI_TransmitReceive+0x128>
 800111a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800111c:	b29b      	uxth	r3, r3
 800111e:	b14b      	cbz	r3, 8001134 <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8001120:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001122:	68d2      	ldr	r2, [r2, #12]
 8001124:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001126:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800112a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800112c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800112e:	3b01      	subs	r3, #1
 8001130:	b29b      	uxth	r3, r3
 8001132:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001134:	f7ff f84e 	bl	80001d4 <HAL_GetTick>
 8001138:	eba0 0008 	sub.w	r0, r0, r8
 800113c:	4287      	cmp	r7, r0
 800113e:	d8be      	bhi.n	80010be <HAL_SPI_TransmitReceive+0xb2>
 8001140:	1c7e      	adds	r6, r7, #1
 8001142:	d0bc      	beq.n	80010be <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001144:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001146:	2301      	movs	r3, #1
 8001148:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800114c:	2300      	movs	r3, #0
 800114e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001152:	b003      	add	sp, #12
 8001154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001158:	b109      	cbz	r1, 800115e <HAL_SPI_TransmitReceive+0x152>
 800115a:	2e01      	cmp	r6, #1
 800115c:	d108      	bne.n	8001170 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800115e:	782a      	ldrb	r2, [r5, #0]
 8001160:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001162:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001164:	3301      	adds	r3, #1
 8001166:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001168:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800116a:	3b01      	subs	r3, #1
 800116c:	b29b      	uxth	r3, r3
 800116e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001170:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001172:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001174:	b29b      	uxth	r3, r3
 8001176:	b91b      	cbnz	r3, 8001180 <HAL_SPI_TransmitReceive+0x174>
 8001178:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800117a:	b29b      	uxth	r3, r3
 800117c:	2b00      	cmp	r3, #0
 800117e:	d0a4      	beq.n	80010ca <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001180:	6822      	ldr	r2, [r4, #0]
 8001182:	6893      	ldr	r3, [r2, #8]
 8001184:	0798      	lsls	r0, r3, #30
 8001186:	d50e      	bpl.n	80011a6 <HAL_SPI_TransmitReceive+0x19a>
 8001188:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800118a:	b29b      	uxth	r3, r3
 800118c:	b15b      	cbz	r3, 80011a6 <HAL_SPI_TransmitReceive+0x19a>
 800118e:	b155      	cbz	r5, 80011a6 <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001190:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001192:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001198:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800119a:	3301      	adds	r3, #1
 800119c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800119e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80011a0:	3b01      	subs	r3, #1
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80011a6:	6822      	ldr	r2, [r4, #0]
 80011a8:	6893      	ldr	r3, [r2, #8]
 80011aa:	07d9      	lsls	r1, r3, #31
 80011ac:	d50d      	bpl.n	80011ca <HAL_SPI_TransmitReceive+0x1be>
 80011ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	b153      	cbz	r3, 80011ca <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 80011b4:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80011b6:	68d2      	ldr	r2, [r2, #12]
 80011b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80011bc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011be:	3301      	adds	r3, #1
 80011c0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80011c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80011c4:	3b01      	subs	r3, #1
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80011ca:	f7ff f803 	bl	80001d4 <HAL_GetTick>
 80011ce:	eba0 0008 	sub.w	r0, r0, r8
 80011d2:	4287      	cmp	r7, r0
 80011d4:	d8cd      	bhi.n	8001172 <HAL_SPI_TransmitReceive+0x166>
 80011d6:	1c7b      	adds	r3, r7, #1
 80011d8:	d0cb      	beq.n	8001172 <HAL_SPI_TransmitReceive+0x166>
 80011da:	e7b3      	b.n	8001144 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80011dc:	2320      	movs	r3, #32
 80011de:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80011e0:	2001      	movs	r0, #1
 80011e2:	e7b0      	b.n	8001146 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 80011e4:	2002      	movs	r0, #2
 80011e6:	e7ae      	b.n	8001146 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 80011e8:	2002      	movs	r0, #2
 80011ea:	e7b2      	b.n	8001152 <HAL_SPI_TransmitReceive+0x146>

080011ec <HAL_SPI_Receive>:
{
 80011ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80011f0:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011f2:	6843      	ldr	r3, [r0, #4]
{
 80011f4:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 80011fa:	4688      	mov	r8, r1
 80011fc:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011fe:	d10c      	bne.n	800121a <HAL_SPI_Receive+0x2e>
 8001200:	6883      	ldr	r3, [r0, #8]
 8001202:	b953      	cbnz	r3, 800121a <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001204:	2304      	movs	r3, #4
 8001206:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800120a:	4613      	mov	r3, r2
 800120c:	9500      	str	r5, [sp, #0]
 800120e:	460a      	mov	r2, r1
 8001210:	f7ff fefc 	bl	800100c <HAL_SPI_TransmitReceive>
}
 8001214:	b002      	add	sp, #8
 8001216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 800121a:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 800121e:	2b01      	cmp	r3, #1
 8001220:	d079      	beq.n	8001316 <HAL_SPI_Receive+0x12a>
 8001222:	2301      	movs	r3, #1
 8001224:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001228:	f7fe ffd4 	bl	80001d4 <HAL_GetTick>
 800122c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800122e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001232:	b2c0      	uxtb	r0, r0
 8001234:	2801      	cmp	r0, #1
 8001236:	d16c      	bne.n	8001312 <HAL_SPI_Receive+0x126>
  if ((pData == NULL) || (Size == 0U))
 8001238:	f1b8 0f00 	cmp.w	r8, #0
 800123c:	d057      	beq.n	80012ee <HAL_SPI_Receive+0x102>
 800123e:	2f00      	cmp	r7, #0
 8001240:	d055      	beq.n	80012ee <HAL_SPI_Receive+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001242:	2304      	movs	r3, #4
 8001244:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001248:	2300      	movs	r3, #0
 800124a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800124c:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 800124e:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8001250:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001252:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001254:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001256:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001258:	68a3      	ldr	r3, [r4, #8]
  hspi->RxXferSize  = Size;
 800125a:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800125c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001260:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001262:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 8001266:	bf02      	ittt	eq
 8001268:	681a      	ldreq	r2, [r3, #0]
 800126a:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 800126e:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001274:	bf5e      	ittt	pl
 8001276:	681a      	ldrpl	r2, [r3, #0]
 8001278:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800127c:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800127e:	68e3      	ldr	r3, [r4, #12]
 8001280:	b1f3      	cbz	r3, 80012c0 <HAL_SPI_Receive+0xd4>
    while (hspi->RxXferCount > 0U)
 8001282:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001284:	b29b      	uxth	r3, r3
 8001286:	b1fb      	cbz	r3, 80012c8 <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	07d2      	lsls	r2, r2, #31
 800128e:	d535      	bpl.n	80012fc <HAL_SPI_Receive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001290:	68da      	ldr	r2, [r3, #12]
 8001292:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001294:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001298:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800129a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800129c:	3b01      	subs	r3, #1
 800129e:	b29b      	uxth	r3, r3
 80012a0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80012a2:	e7ee      	b.n	8001282 <HAL_SPI_Receive+0x96>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80012a4:	6823      	ldr	r3, [r4, #0]
 80012a6:	689a      	ldr	r2, [r3, #8]
 80012a8:	07d0      	lsls	r0, r2, #31
 80012aa:	d518      	bpl.n	80012de <HAL_SPI_Receive+0xf2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80012ac:	7b1b      	ldrb	r3, [r3, #12]
 80012ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80012b0:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80012b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80012b4:	3301      	adds	r3, #1
 80012b6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80012b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012ba:	3b01      	subs	r3, #1
 80012bc:	b29b      	uxth	r3, r3
 80012be:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80012c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1ed      	bne.n	80012a4 <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80012c8:	4632      	mov	r2, r6
 80012ca:	4629      	mov	r1, r5
 80012cc:	4620      	mov	r0, r4
 80012ce:	f7ff fd84 	bl	8000dda <SPI_EndRxTransaction>
 80012d2:	b9d8      	cbnz	r0, 800130c <HAL_SPI_Receive+0x120>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80012d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80012d6:	3000      	adds	r0, #0
 80012d8:	bf18      	it	ne
 80012da:	2001      	movne	r0, #1
 80012dc:	e007      	b.n	80012ee <HAL_SPI_Receive+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80012de:	f7fe ff79 	bl	80001d4 <HAL_GetTick>
 80012e2:	1b80      	subs	r0, r0, r6
 80012e4:	4285      	cmp	r5, r0
 80012e6:	d8eb      	bhi.n	80012c0 <HAL_SPI_Receive+0xd4>
 80012e8:	1c69      	adds	r1, r5, #1
 80012ea:	d0e9      	beq.n	80012c0 <HAL_SPI_Receive+0xd4>
          errorcode = HAL_TIMEOUT;
 80012ec:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80012ee:	2301      	movs	r3, #1
 80012f0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80012f4:	2300      	movs	r3, #0
 80012f6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80012fa:	e78b      	b.n	8001214 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80012fc:	f7fe ff6a 	bl	80001d4 <HAL_GetTick>
 8001300:	1b80      	subs	r0, r0, r6
 8001302:	4285      	cmp	r5, r0
 8001304:	d8bd      	bhi.n	8001282 <HAL_SPI_Receive+0x96>
 8001306:	1c6b      	adds	r3, r5, #1
 8001308:	d0bb      	beq.n	8001282 <HAL_SPI_Receive+0x96>
 800130a:	e7ef      	b.n	80012ec <HAL_SPI_Receive+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800130c:	2320      	movs	r3, #32
 800130e:	6563      	str	r3, [r4, #84]	; 0x54
 8001310:	e7e0      	b.n	80012d4 <HAL_SPI_Receive+0xe8>
    errorcode = HAL_BUSY;
 8001312:	2002      	movs	r0, #2
 8001314:	e7eb      	b.n	80012ee <HAL_SPI_Receive+0x102>
  __HAL_LOCK(hspi);
 8001316:	2002      	movs	r0, #2
 8001318:	e77c      	b.n	8001214 <HAL_SPI_Receive+0x28>
	...

0800131c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800131c:	6a03      	ldr	r3, [r0, #32]
{
 800131e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001326:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001328:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800132a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800132c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800132e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001332:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001334:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001336:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800133a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800133c:	4d0a      	ldr	r5, [pc, #40]	; (8001368 <TIM_OC1_SetConfig+0x4c>)
 800133e:	42a8      	cmp	r0, r5
 8001340:	d10b      	bne.n	800135a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001342:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001344:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001348:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800134a:	698e      	ldr	r6, [r1, #24]
 800134c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800134e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001352:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001354:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001358:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800135a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800135c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800135e:	684a      	ldr	r2, [r1, #4]
 8001360:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001362:	6203      	str	r3, [r0, #32]
 8001364:	bd70      	pop	{r4, r5, r6, pc}
 8001366:	bf00      	nop
 8001368:	40012c00 	.word	0x40012c00

0800136c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800136c:	6a03      	ldr	r3, [r0, #32]
{
 800136e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001374:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001376:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001378:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800137a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800137c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800137e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001382:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001384:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001386:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800138a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800138e:	4d0b      	ldr	r5, [pc, #44]	; (80013bc <TIM_OC3_SetConfig+0x50>)
 8001390:	42a8      	cmp	r0, r5
 8001392:	d10d      	bne.n	80013b0 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001394:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800139a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800139e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80013a0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80013a2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013a6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80013a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013ac:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013b0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80013b2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80013b4:	684a      	ldr	r2, [r1, #4]
 80013b6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013b8:	6203      	str	r3, [r0, #32]
 80013ba:	bd70      	pop	{r4, r5, r6, pc}
 80013bc:	40012c00 	.word	0x40012c00

080013c0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80013c0:	6a03      	ldr	r3, [r0, #32]
{
 80013c2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80013c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80013cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013ce:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013d0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80013d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013da:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80013dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013e0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80013e4:	4d06      	ldr	r5, [pc, #24]	; (8001400 <TIM_OC4_SetConfig+0x40>)
 80013e6:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80013e8:	bf02      	ittt	eq
 80013ea:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80013ec:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80013f0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013f4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80013f6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80013f8:	684a      	ldr	r2, [r1, #4]
 80013fa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013fc:	6203      	str	r3, [r0, #32]
 80013fe:	bd30      	pop	{r4, r5, pc}
 8001400:	40012c00 	.word	0x40012c00

08001404 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8001404:	2302      	movs	r3, #2
 8001406:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800140a:	6803      	ldr	r3, [r0, #0]
 800140c:	689a      	ldr	r2, [r3, #8]
 800140e:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001412:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001414:	bf1e      	ittt	ne
 8001416:	681a      	ldrne	r2, [r3, #0]
 8001418:	f042 0201 	orrne.w	r2, r2, #1
 800141c:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800141e:	2301      	movs	r3, #1
 8001420:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8001424:	2000      	movs	r0, #0
 8001426:	4770      	bx	lr

08001428 <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 8001428:	2302      	movs	r3, #2
  __HAL_TIM_DISABLE(htim);
 800142a:	f241 1211 	movw	r2, #4369	; 0x1111
  htim->State = HAL_TIM_STATE_BUSY;
 800142e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8001432:	6803      	ldr	r3, [r0, #0]
 8001434:	6a19      	ldr	r1, [r3, #32]
 8001436:	4211      	tst	r1, r2
 8001438:	d108      	bne.n	800144c <HAL_TIM_Base_Stop+0x24>
 800143a:	f240 4244 	movw	r2, #1092	; 0x444
 800143e:	6a19      	ldr	r1, [r3, #32]
 8001440:	4211      	tst	r1, r2
 8001442:	bf02      	ittt	eq
 8001444:	681a      	ldreq	r2, [r3, #0]
 8001446:	f022 0201 	biceq.w	r2, r2, #1
 800144a:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800144c:	2301      	movs	r3, #1
 800144e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8001452:	2000      	movs	r0, #0
 8001454:	4770      	bx	lr

08001456 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001456:	6803      	ldr	r3, [r0, #0]
}
 8001458:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	f042 0201 	orr.w	r2, r2, #1
 8001460:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001468:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 800146a:	bf1e      	ittt	ne
 800146c:	681a      	ldrne	r2, [r3, #0]
 800146e:	f042 0201 	orrne.w	r2, r2, #1
 8001472:	601a      	strne	r2, [r3, #0]
}
 8001474:	4770      	bx	lr

08001476 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001476:	6803      	ldr	r3, [r0, #0]
 8001478:	68da      	ldr	r2, [r3, #12]
 800147a:	f022 0201 	bic.w	r2, r2, #1
 800147e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8001480:	f241 1211 	movw	r2, #4369	; 0x1111
 8001484:	6a19      	ldr	r1, [r3, #32]
 8001486:	4211      	tst	r1, r2
 8001488:	d108      	bne.n	800149c <HAL_TIM_Base_Stop_IT+0x26>
 800148a:	f240 4244 	movw	r2, #1092	; 0x444
 800148e:	6a19      	ldr	r1, [r3, #32]
 8001490:	4211      	tst	r1, r2
 8001492:	bf02      	ittt	eq
 8001494:	681a      	ldreq	r2, [r3, #0]
 8001496:	f022 0201 	biceq.w	r2, r2, #1
 800149a:	601a      	streq	r2, [r3, #0]
}
 800149c:	2000      	movs	r0, #0
 800149e:	4770      	bx	lr

080014a0 <HAL_TIM_PeriodElapsedCallback>:
 80014a0:	4770      	bx	lr

080014a2 <HAL_TIM_OC_DelayElapsedCallback>:
 80014a2:	4770      	bx	lr

080014a4 <HAL_TIM_IC_CaptureCallback>:
 80014a4:	4770      	bx	lr

080014a6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80014a6:	4770      	bx	lr

080014a8 <HAL_TIM_TriggerCallback>:
 80014a8:	4770      	bx	lr

080014aa <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014aa:	6803      	ldr	r3, [r0, #0]
{
 80014ac:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014ae:	691a      	ldr	r2, [r3, #16]
{
 80014b0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014b2:	0791      	lsls	r1, r2, #30
 80014b4:	d50e      	bpl.n	80014d4 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	0792      	lsls	r2, r2, #30
 80014ba:	d50b      	bpl.n	80014d4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014bc:	f06f 0202 	mvn.w	r2, #2
 80014c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014c2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014c4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014c6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014c8:	079b      	lsls	r3, r3, #30
 80014ca:	d077      	beq.n	80015bc <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80014cc:	f7ff ffea 	bl	80014a4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014d0:	2300      	movs	r3, #0
 80014d2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014d4:	6823      	ldr	r3, [r4, #0]
 80014d6:	691a      	ldr	r2, [r3, #16]
 80014d8:	0750      	lsls	r0, r2, #29
 80014da:	d510      	bpl.n	80014fe <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	0751      	lsls	r1, r2, #29
 80014e0:	d50d      	bpl.n	80014fe <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014e2:	f06f 0204 	mvn.w	r2, #4
 80014e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014e8:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014ea:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014ec:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014ee:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80014f2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014f4:	d068      	beq.n	80015c8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80014f6:	f7ff ffd5 	bl	80014a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014fa:	2300      	movs	r3, #0
 80014fc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	691a      	ldr	r2, [r3, #16]
 8001502:	0712      	lsls	r2, r2, #28
 8001504:	d50f      	bpl.n	8001526 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	0710      	lsls	r0, r2, #28
 800150a:	d50c      	bpl.n	8001526 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800150c:	f06f 0208 	mvn.w	r2, #8
 8001510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001512:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001514:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001516:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001518:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800151a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800151c:	d05a      	beq.n	80015d4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800151e:	f7ff ffc1 	bl	80014a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001522:	2300      	movs	r3, #0
 8001524:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001526:	6823      	ldr	r3, [r4, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	06d2      	lsls	r2, r2, #27
 800152c:	d510      	bpl.n	8001550 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	06d0      	lsls	r0, r2, #27
 8001532:	d50d      	bpl.n	8001550 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001534:	f06f 0210 	mvn.w	r2, #16
 8001538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800153a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800153c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800153e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001540:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001544:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001546:	d04b      	beq.n	80015e0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001548:	f7ff ffac 	bl	80014a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800154c:	2300      	movs	r3, #0
 800154e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	691a      	ldr	r2, [r3, #16]
 8001554:	07d1      	lsls	r1, r2, #31
 8001556:	d508      	bpl.n	800156a <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001558:	68da      	ldr	r2, [r3, #12]
 800155a:	07d2      	lsls	r2, r2, #31
 800155c:	d505      	bpl.n	800156a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800155e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001562:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001564:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001566:	f7ff ff9b 	bl	80014a0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	691a      	ldr	r2, [r3, #16]
 800156e:	0610      	lsls	r0, r2, #24
 8001570:	d508      	bpl.n	8001584 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001572:	68da      	ldr	r2, [r3, #12]
 8001574:	0611      	lsls	r1, r2, #24
 8001576:	d505      	bpl.n	8001584 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001578:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800157c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800157e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001580:	f000 f927 	bl	80017d2 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001584:	6823      	ldr	r3, [r4, #0]
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	0652      	lsls	r2, r2, #25
 800158a:	d508      	bpl.n	800159e <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	0650      	lsls	r0, r2, #25
 8001590:	d505      	bpl.n	800159e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001592:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001596:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001598:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800159a:	f7ff ff85 	bl	80014a8 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	691a      	ldr	r2, [r3, #16]
 80015a2:	0691      	lsls	r1, r2, #26
 80015a4:	d522      	bpl.n	80015ec <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80015a6:	68da      	ldr	r2, [r3, #12]
 80015a8:	0692      	lsls	r2, r2, #26
 80015aa:	d51f      	bpl.n	80015ec <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015ac:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80015b0:	4620      	mov	r0, r4
}
 80015b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80015b8:	f000 b90a 	b.w	80017d0 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015bc:	f7ff ff71 	bl	80014a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015c0:	4620      	mov	r0, r4
 80015c2:	f7ff ff70 	bl	80014a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80015c6:	e783      	b.n	80014d0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015c8:	f7ff ff6b 	bl	80014a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015cc:	4620      	mov	r0, r4
 80015ce:	f7ff ff6a 	bl	80014a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80015d2:	e792      	b.n	80014fa <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015d4:	f7ff ff65 	bl	80014a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d8:	4620      	mov	r0, r4
 80015da:	f7ff ff64 	bl	80014a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80015de:	e7a0      	b.n	8001522 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015e0:	f7ff ff5f 	bl	80014a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015e4:	4620      	mov	r0, r4
 80015e6:	f7ff ff5e 	bl	80014a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80015ea:	e7af      	b.n	800154c <HAL_TIM_IRQHandler+0xa2>
 80015ec:	bd10      	pop	{r4, pc}
	...

080015f0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015f0:	4a1a      	ldr	r2, [pc, #104]	; (800165c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80015f2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015f4:	4290      	cmp	r0, r2
 80015f6:	d00a      	beq.n	800160e <TIM_Base_SetConfig+0x1e>
 80015f8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015fc:	d007      	beq.n	800160e <TIM_Base_SetConfig+0x1e>
 80015fe:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001602:	4290      	cmp	r0, r2
 8001604:	d003      	beq.n	800160e <TIM_Base_SetConfig+0x1e>
 8001606:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800160a:	4290      	cmp	r0, r2
 800160c:	d115      	bne.n	800163a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800160e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001614:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001616:	4a11      	ldr	r2, [pc, #68]	; (800165c <TIM_Base_SetConfig+0x6c>)
 8001618:	4290      	cmp	r0, r2
 800161a:	d00a      	beq.n	8001632 <TIM_Base_SetConfig+0x42>
 800161c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001620:	d007      	beq.n	8001632 <TIM_Base_SetConfig+0x42>
 8001622:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001626:	4290      	cmp	r0, r2
 8001628:	d003      	beq.n	8001632 <TIM_Base_SetConfig+0x42>
 800162a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800162e:	4290      	cmp	r0, r2
 8001630:	d103      	bne.n	800163a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001632:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001634:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001638:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800163a:	694a      	ldr	r2, [r1, #20]
 800163c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001640:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001642:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001644:	688b      	ldr	r3, [r1, #8]
 8001646:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001648:	680b      	ldr	r3, [r1, #0]
 800164a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <TIM_Base_SetConfig+0x6c>)
 800164e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001650:	bf04      	itt	eq
 8001652:	690b      	ldreq	r3, [r1, #16]
 8001654:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001656:	2301      	movs	r3, #1
 8001658:	6143      	str	r3, [r0, #20]
 800165a:	4770      	bx	lr
 800165c:	40012c00 	.word	0x40012c00

08001660 <HAL_TIM_OC_Init>:
{
 8001660:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001662:	4604      	mov	r4, r0
 8001664:	b1a0      	cbz	r0, 8001690 <HAL_TIM_OC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001666:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800166a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800166e:	b91b      	cbnz	r3, 8001678 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001670:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001674:	f000 ff7c 	bl	8002570 <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001678:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800167a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800167c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001680:	1d21      	adds	r1, r4, #4
 8001682:	f7ff ffb5 	bl	80015f0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001686:	2301      	movs	r3, #1
  return HAL_OK;
 8001688:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800168a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800168e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001690:	2001      	movs	r0, #1
}
 8001692:	bd10      	pop	{r4, pc}

08001694 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001694:	6a03      	ldr	r3, [r0, #32]
{
 8001696:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001698:	f023 0310 	bic.w	r3, r3, #16
 800169c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800169e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80016a0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80016a2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016a4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80016a6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016aa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016ae:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80016b0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80016b8:	4d0b      	ldr	r5, [pc, #44]	; (80016e8 <TIM_OC2_SetConfig+0x54>)
 80016ba:	42a8      	cmp	r0, r5
 80016bc:	d10d      	bne.n	80016da <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80016be:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80016c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80016c4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80016c8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80016ca:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80016cc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80016d0:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80016d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80016d6:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80016da:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80016dc:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80016de:	684a      	ldr	r2, [r1, #4]
 80016e0:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80016e2:	6203      	str	r3, [r0, #32]
 80016e4:	bd70      	pop	{r4, r5, r6, pc}
 80016e6:	bf00      	nop
 80016e8:	40012c00 	.word	0x40012c00

080016ec <HAL_TIM_OC_ConfigChannel>:
{
 80016ec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80016ee:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80016f2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	f04f 0002 	mov.w	r0, #2
 80016fa:	d018      	beq.n	800172e <HAL_TIM_OC_ConfigChannel+0x42>
 80016fc:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80016fe:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001702:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001706:	461d      	mov	r5, r3
  switch (Channel)
 8001708:	2a0c      	cmp	r2, #12
 800170a:	d80b      	bhi.n	8001724 <HAL_TIM_OC_ConfigChannel+0x38>
 800170c:	e8df f002 	tbb	[pc, r2]
 8001710:	0a0a0a07 	.word	0x0a0a0a07
 8001714:	0a0a0a10 	.word	0x0a0a0a10
 8001718:	0a0a0a14 	.word	0x0a0a0a14
 800171c:	18          	.byte	0x18
 800171d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800171e:	6820      	ldr	r0, [r4, #0]
 8001720:	f7ff fdfc 	bl	800131c <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8001724:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001726:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800172a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800172e:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001730:	6820      	ldr	r0, [r4, #0]
 8001732:	f7ff ffaf 	bl	8001694 <TIM_OC2_SetConfig>
      break;
 8001736:	e7f5      	b.n	8001724 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001738:	6820      	ldr	r0, [r4, #0]
 800173a:	f7ff fe17 	bl	800136c <TIM_OC3_SetConfig>
      break;
 800173e:	e7f1      	b.n	8001724 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001740:	6820      	ldr	r0, [r4, #0]
 8001742:	f7ff fe3d 	bl	80013c0 <TIM_OC4_SetConfig>
      break;
 8001746:	e7ed      	b.n	8001724 <HAL_TIM_OC_ConfigChannel+0x38>

08001748 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001748:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800174c:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 800174e:	2b01      	cmp	r3, #1
 8001750:	f04f 0302 	mov.w	r3, #2
 8001754:	d014      	beq.n	8001780 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001756:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001758:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800175c:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800175e:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001760:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001762:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001764:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001768:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800176c:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800176e:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001770:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001772:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001774:	2301      	movs	r3, #1
 8001776:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800177a:	2300      	movs	r3, #0
 800177c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001780:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001782:	bd30      	pop	{r4, r5, pc}

08001784 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001784:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001788:	2b01      	cmp	r3, #1
 800178a:	d01f      	beq.n	80017cc <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800178c:	68cb      	ldr	r3, [r1, #12]
 800178e:	688a      	ldr	r2, [r1, #8]
 8001790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001794:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001796:	684a      	ldr	r2, [r1, #4]
 8001798:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800179c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800179e:	680a      	ldr	r2, [r1, #0]
 80017a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80017a6:	690a      	ldr	r2, [r1, #16]
 80017a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80017ac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80017ae:	694a      	ldr	r2, [r1, #20]
 80017b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017b4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80017b6:	69ca      	ldr	r2, [r1, #28]
 80017b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017bc:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80017be:	6802      	ldr	r2, [r0, #0]
 80017c0:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80017c2:	2300      	movs	r3, #0
 80017c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80017c8:	4618      	mov	r0, r3
 80017ca:	4770      	bx	lr
  __HAL_LOCK(htim);
 80017cc:	2002      	movs	r0, #2
}
 80017ce:	4770      	bx	lr

080017d0 <HAL_TIMEx_CommutCallback>:
 80017d0:	4770      	bx	lr

080017d2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80017d2:	4770      	bx	lr

080017d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80017d4:	b538      	push	{r3, r4, r5, lr}
 80017d6:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017d8:	6803      	ldr	r3, [r0, #0]
 80017da:	68c1      	ldr	r1, [r0, #12]
 80017dc:	691a      	ldr	r2, [r3, #16]
 80017de:	2419      	movs	r4, #25
 80017e0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80017e4:	430a      	orrs	r2, r1
 80017e6:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017e8:	6882      	ldr	r2, [r0, #8]
 80017ea:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80017ec:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017ee:	4302      	orrs	r2, r0
 80017f0:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 80017f2:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 80017f6:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017fa:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80017fc:	430a      	orrs	r2, r1
 80017fe:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001800:	695a      	ldr	r2, [r3, #20]
 8001802:	69a9      	ldr	r1, [r5, #24]
 8001804:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001808:	430a      	orrs	r2, r1
 800180a:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800180c:	4a0d      	ldr	r2, [pc, #52]	; (8001844 <UART_SetConfig+0x70>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d114      	bne.n	800183c <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001812:	f7ff fa1f 	bl	8000c54 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001816:	4360      	muls	r0, r4
 8001818:	686c      	ldr	r4, [r5, #4]
 800181a:	2264      	movs	r2, #100	; 0x64
 800181c:	00a4      	lsls	r4, r4, #2
 800181e:	fbb0 f0f4 	udiv	r0, r0, r4
 8001822:	fbb0 f4f2 	udiv	r4, r0, r2
 8001826:	fb02 0314 	mls	r3, r2, r4, r0
 800182a:	011b      	lsls	r3, r3, #4
 800182c:	3332      	adds	r3, #50	; 0x32
 800182e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001832:	6829      	ldr	r1, [r5, #0]
 8001834:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8001838:	608b      	str	r3, [r1, #8]
 800183a:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 800183c:	f7ff f9fa 	bl	8000c34 <HAL_RCC_GetPCLK1Freq>
 8001840:	e7e9      	b.n	8001816 <UART_SetConfig+0x42>
 8001842:	bf00      	nop
 8001844:	40013800 	.word	0x40013800

08001848 <HAL_UART_Init>:
{
 8001848:	b510      	push	{r4, lr}
  if (huart == NULL)
 800184a:	4604      	mov	r4, r0
 800184c:	b340      	cbz	r0, 80018a0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800184e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001852:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001856:	b91b      	cbnz	r3, 8001860 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001858:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800185c:	f000 fed2 	bl	8002604 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001860:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001862:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001864:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001868:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800186a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800186c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001870:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001872:	f7ff ffaf 	bl	80017d4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001876:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001878:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800187a:	691a      	ldr	r2, [r3, #16]
 800187c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001880:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001882:	695a      	ldr	r2, [r3, #20]
 8001884:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001888:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800188a:	68da      	ldr	r2, [r3, #12]
 800188c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001890:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001892:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001894:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001896:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800189a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800189e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80018a0:	2001      	movs	r0, #1
}
 80018a2:	bd10      	pop	{r4, pc}

080018a4 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018a4:	2228      	movs	r2, #40	; 0x28
{
 80018a6:	b510      	push	{r4, lr}
 80018a8:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018aa:	eb0d 0002 	add.w	r0, sp, r2
 80018ae:	2100      	movs	r1, #0
 80018b0:	f000 ffc4 	bl	800283c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b4:	2214      	movs	r2, #20
 80018b6:	2100      	movs	r1, #0
 80018b8:	eb0d 0002 	add.w	r0, sp, r2
 80018bc:	f000 ffbe 	bl	800283c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018c0:	2210      	movs	r2, #16
 80018c2:	2100      	movs	r1, #0
 80018c4:	a801      	add	r0, sp, #4
 80018c6:	f000 ffb9 	bl	800283c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ce:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018d0:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018d2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80018d4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018d8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018da:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018de:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018e0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80018e2:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e4:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018e6:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018e8:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ea:	f7fe ff25 	bl	8000738 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ee:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f6:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018f8:	4621      	mov	r1, r4
 80018fa:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fc:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018fe:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001900:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001902:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001904:	f7ff f8f8 	bl	8000af8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001908:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800190c:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800190e:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001910:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001912:	f7ff f9af 	bl	8000c74 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001916:	b014      	add	sp, #80	; 0x50
 8001918:	bd10      	pop	{r4, pc}
 800191a:	0000      	movs	r0, r0
 800191c:	0000      	movs	r0, r0
	...

08001920 <main>:
{
 8001920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001924:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8001926:	f7fe fc37 	bl	8000198 <HAL_Init>
  SystemClock_Config();
 800192a:	f7ff ffbb 	bl	80018a4 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192e:	2210      	movs	r2, #16
 8001930:	2100      	movs	r1, #0
 8001932:	a80e      	add	r0, sp, #56	; 0x38
 8001934:	f000 ff82 	bl	800283c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001938:	4bb0      	ldr	r3, [pc, #704]	; (8001bfc <main+0x2dc>)
  HAL_GPIO_WritePin(GPIOB, BAT_CHECK_Pin|CE_Pin|CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_Pin GREEN_Pin BLUE_Pin */
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800193c:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2501      	movs	r5, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2602      	movs	r6, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001942:	f042 0210 	orr.w	r2, r2, #16
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin;
 8001946:	f44f 4760 	mov.w	r7, #57344	; 0xe000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194a:	619a      	str	r2, [r3, #24]
 800194c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 800194e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001952:	f002 0210 	and.w	r2, r2, #16
 8001956:	9201      	str	r2, [sp, #4]
 8001958:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800195a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 800195c:	48a8      	ldr	r0, [pc, #672]	; (8001c00 <main+0x2e0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800195e:	f042 0220 	orr.w	r2, r2, #32
 8001962:	619a      	str	r2, [r3, #24]
 8001964:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : GABARIT_Pin */
  GPIO_InitStruct.Pin = GABARIT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001966:	f8df 82d4 	ldr.w	r8, [pc, #724]	; 8001c3c <main+0x31c>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800196a:	f002 0220 	and.w	r2, r2, #32
 800196e:	9202      	str	r2, [sp, #8]
 8001970:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001972:	699a      	ldr	r2, [r3, #24]
  htim2.Init.Period = 9999;
 8001974:	f242 7a0f 	movw	sl, #9999	; 0x270f
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001978:	f042 0204 	orr.w	r2, r2, #4
 800197c:	619a      	str	r2, [r3, #24]
 800197e:	699a      	ldr	r2, [r3, #24]
  sConfigOC.Pulse = 10000;
 8001980:	f242 7910 	movw	r9, #10000	; 0x2710
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001984:	f002 0204 	and.w	r2, r2, #4
 8001988:	9203      	str	r2, [sp, #12]
 800198a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198c:	699a      	ldr	r2, [r3, #24]
 800198e:	f042 0208 	orr.w	r2, r2, #8
 8001992:	619a      	str	r2, [r3, #24]
 8001994:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 8001996:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001998:	f003 0308 	and.w	r3, r3, #8
 800199c:	9304      	str	r3, [sp, #16]
 800199e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 80019a0:	f7fe fea8 	bl	80006f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BAT_CHECK_Pin|CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2164      	movs	r1, #100	; 0x64
 80019a8:	4896      	ldr	r0, [pc, #600]	; (8001c04 <main+0x2e4>)
 80019aa:	f7fe fea3 	bl	80006f4 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ae:	a90e      	add	r1, sp, #56	; 0x38
 80019b0:	4893      	ldr	r0, [pc, #588]	; (8001c00 <main+0x2e0>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b2:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin;
 80019b4:	970e      	str	r7, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b6:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ba:	f7fe fdb3 	bl	8000524 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019be:	4b92      	ldr	r3, [pc, #584]	; (8001c08 <main+0x2e8>)
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 80019c0:	a90e      	add	r1, sp, #56	; 0x38
 80019c2:	4892      	ldr	r0, [pc, #584]	; (8001c0c <main+0x2ec>)
  GPIO_InitStruct.Pin = IRQ_Pin;
 80019c4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019c6:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 80019ca:	f7fe fdab 	bl	8000524 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BAT_CHECK_Pin|CE_Pin|CSN_Pin;
 80019ce:	2364      	movs	r3, #100	; 0x64
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d0:	a90e      	add	r1, sp, #56	; 0x38
 80019d2:	488c      	ldr	r0, [pc, #560]	; (8001c04 <main+0x2e4>)
  GPIO_InitStruct.Pin = BAT_CHECK_Pin|CE_Pin|CSN_Pin;
 80019d4:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d6:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d8:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019dc:	f7fe fda2 	bl	8000524 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019e0:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e4:	a90e      	add	r1, sp, #56	; 0x38
 80019e6:	4889      	ldr	r0, [pc, #548]	; (8001c0c <main+0x2ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019e8:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ea:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ec:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f7fe fd99 	bl	8000524 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GABARIT_Pin;
 80019f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GABARIT_GPIO_Port, &GPIO_InitStruct);
 80019f6:	a90e      	add	r1, sp, #56	; 0x38
 80019f8:	4884      	ldr	r0, [pc, #528]	; (8001c0c <main+0x2ec>)
  GPIO_InitStruct.Pin = GABARIT_Pin;
 80019fa:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80019fc:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a00:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(GABARIT_GPIO_Port, &GPIO_InitStruct);
 8001a02:	f7fe fd8f 	bl	8000524 <HAL_GPIO_Init>

  /*Configure GPIO pins : STOP_Pin RIGHT_Pin LEFT_Pin */
  GPIO_InitStruct.Pin = STOP_Pin|RIGHT_Pin|LEFT_Pin;
 8001a06:	2398      	movs	r3, #152	; 0x98
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	a90e      	add	r1, sp, #56	; 0x38
 8001a0a:	487e      	ldr	r0, [pc, #504]	; (8001c04 <main+0x2e4>)
  GPIO_InitStruct.Pin = STOP_Pin|RIGHT_Pin|LEFT_Pin;
 8001a0c:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a0e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a12:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a14:	f7fe fd86 	bl	8000524 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8001a18:	4622      	mov	r2, r4
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	2009      	movs	r0, #9
 8001a1e:	f7fe fd29 	bl	8000474 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001a22:	2009      	movs	r0, #9
 8001a24:	f7fe fd5a 	bl	80004dc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8001a28:	4622      	mov	r2, r4
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	200a      	movs	r0, #10
 8001a2e:	f7fe fd21 	bl	8000474 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001a32:	200a      	movs	r0, #10
 8001a34:	f7fe fd52 	bl	80004dc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001a38:	4622      	mov	r2, r4
 8001a3a:	4629      	mov	r1, r5
 8001a3c:	2017      	movs	r0, #23
 8001a3e:	f7fe fd19 	bl	8000474 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a42:	2017      	movs	r0, #23
 8001a44:	f7fe fd4a 	bl	80004dc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001a48:	4631      	mov	r1, r6
 8001a4a:	4622      	mov	r2, r4
 8001a4c:	2028      	movs	r0, #40	; 0x28
 8001a4e:	f7fe fd11 	bl	8000474 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a52:	2028      	movs	r0, #40	; 0x28
 8001a54:	f7fe fd42 	bl	80004dc <HAL_NVIC_EnableIRQ>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a58:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 8001a5c:	486c      	ldr	r0, [pc, #432]	; (8001c10 <main+0x2f0>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a5e:	4a6d      	ldr	r2, [pc, #436]	; (8001c14 <main+0x2f4>)
  hadc2.Instance = ADC2;
 8001a60:	4e6d      	ldr	r6, [pc, #436]	; (8001c18 <main+0x2f8>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a62:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a6a:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a6c:	2318      	movs	r3, #24
 8001a6e:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8001a70:	230a      	movs	r3, #10
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a72:	6084      	str	r4, [r0, #8]
  hspi1.Init.CRCPolynomial = 10;
 8001a74:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a76:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a78:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a7a:	6144      	str	r4, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a7c:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a7e:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a80:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a82:	f7ff f9df 	bl	8000e44 <HAL_SPI_Init>
  hadc2.Instance = ADC2;
 8001a86:	4b65      	ldr	r3, [pc, #404]	; (8001c1c <main+0x2fc>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001a88:	4630      	mov	r0, r6
  hadc2.Instance = ADC2;
 8001a8a:	6033      	str	r3, [r6, #0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a8c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a90:	60b4      	str	r4, [r6, #8]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a92:	61f3      	str	r3, [r6, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001a94:	7334      	strb	r4, [r6, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001a96:	7534      	strb	r4, [r6, #20]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a98:	6074      	str	r4, [r6, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001a9a:	6135      	str	r5, [r6, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a9c:	940e      	str	r4, [sp, #56]	; 0x38
 8001a9e:	940f      	str	r4, [sp, #60]	; 0x3c
 8001aa0:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001aa2:	f7fe fc55 	bl	8000350 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_9;
 8001aa6:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001aa8:	a90e      	add	r1, sp, #56	; 0x38
 8001aaa:	4630      	mov	r0, r6
  sConfig.Channel = ADC_CHANNEL_9;
 8001aac:	930e      	str	r3, [sp, #56]	; 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001aae:	950f      	str	r5, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ab0:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001ab2:	f7fe fba7 	bl	8000204 <HAL_ADC_ConfigChannel>
  huart2.Init.BaudRate = 115200;
 8001ab6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 8001aba:	4859      	ldr	r0, [pc, #356]	; (8001c20 <main+0x300>)
  huart2.Init.BaudRate = 115200;
 8001abc:	4959      	ldr	r1, [pc, #356]	; (8001c24 <main+0x304>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001abe:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001ac0:	e880 000a 	stmia.w	r0, {r1, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ac4:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ac6:	60c4      	str	r4, [r0, #12]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ac8:	6143      	str	r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aca:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001acc:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ace:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ad0:	f7ff feba 	bl	8001848 <HAL_UART_Init>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ad4:	221c      	movs	r2, #28
  htim1.Init.Prescaler = 7199;
 8001ad6:	f641 481f 	movw	r8, #7199	; 0x1c1f
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ada:	4621      	mov	r1, r4
 8001adc:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae0:	9405      	str	r4, [sp, #20]
 8001ae2:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ae4:	f000 feaa 	bl	800283c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ae8:	2220      	movs	r2, #32
 8001aea:	4621      	mov	r1, r4
 8001aec:	a80e      	add	r0, sp, #56	; 0x38
 8001aee:	f000 fea5 	bl	800283c <memset>
  htim1.Instance = TIM1;
 8001af2:	4e4d      	ldr	r6, [pc, #308]	; (8001c28 <main+0x308>)
  htim1.Init.Prescaler = 7199;
 8001af4:	4b4d      	ldr	r3, [pc, #308]	; (8001c2c <main+0x30c>)
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001af6:	4630      	mov	r0, r6
  htim1.Init.Prescaler = 7199;
 8001af8:	e886 0108 	stmia.w	r6, {r3, r8}
  htim1.Init.Period = 59999;
 8001afc:	f64e 235f 	movw	r3, #59999	; 0xea5f
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b00:	60b4      	str	r4, [r6, #8]
  htim1.Init.Period = 59999;
 8001b02:	60f3      	str	r3, [r6, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b04:	6134      	str	r4, [r6, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b06:	6174      	str	r4, [r6, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b08:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001b0a:	f7ff fda9 	bl	8001660 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b0e:	a905      	add	r1, sp, #20
 8001b10:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b12:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b14:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b16:	f7ff fe17 	bl	8001748 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b1a:	4622      	mov	r2, r4
 8001b1c:	a907      	add	r1, sp, #28
 8001b1e:	4630      	mov	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001b20:	9407      	str	r4, [sp, #28]
  sConfigOC.Pulse = 0;
 8001b22:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b24:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b26:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b28:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b2a:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b2c:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b2e:	f7ff fddd 	bl	80016ec <HAL_TIM_OC_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b36:	a90e      	add	r1, sp, #56	; 0x38
 8001b38:	4630      	mov	r0, r6
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b3a:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b3c:	940e      	str	r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b3e:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b40:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b42:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b44:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b46:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b48:	f7ff fe1c 	bl	8001784 <HAL_TIMEx_ConfigBreakDeadTime>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b4c:	221c      	movs	r2, #28
 8001b4e:	4621      	mov	r1, r4
 8001b50:	a80e      	add	r0, sp, #56	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b52:	9407      	str	r4, [sp, #28]
 8001b54:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b56:	f000 fe71 	bl	800283c <memset>
  htim2.Instance = TIM2;
 8001b5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b5e:	4e34      	ldr	r6, [pc, #208]	; (8001c30 <main+0x310>)
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001b60:	4630      	mov	r0, r6
  htim2.Init.Prescaler = 7199;
 8001b62:	e886 0108 	stmia.w	r6, {r3, r8}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b66:	60b4      	str	r4, [r6, #8]
  htim2.Init.Period = 9999;
 8001b68:	f8c6 a00c 	str.w	sl, [r6, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6c:	6134      	str	r4, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6e:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001b70:	f7ff fd76 	bl	8001660 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b74:	a907      	add	r1, sp, #28
 8001b76:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b78:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7a:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b7c:	f7ff fde4 	bl	8001748 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b80:	4622      	mov	r2, r4
 8001b82:	a90e      	add	r1, sp, #56	; 0x38
 8001b84:	4630      	mov	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001b86:	940e      	str	r4, [sp, #56]	; 0x38
  htim4.Instance = TIM4;
 8001b88:	4e2a      	ldr	r6, [pc, #168]	; (8001c34 <main+0x314>)
  sConfigOC.Pulse = 10000;
 8001b8a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b8e:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b90:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b92:	f7ff fdab 	bl	80016ec <HAL_TIM_OC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b96:	221c      	movs	r2, #28
 8001b98:	4621      	mov	r1, r4
 8001b9a:	a80e      	add	r0, sp, #56	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b9c:	9407      	str	r4, [sp, #28]
 8001b9e:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ba0:	f000 fe4c 	bl	800283c <memset>
  htim4.Instance = TIM4;
 8001ba4:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <main+0x318>)
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001ba6:	4630      	mov	r0, r6
  htim4.Init.Prescaler = 7199;
 8001ba8:	e886 0108 	stmia.w	r6, {r3, r8}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bac:	60b4      	str	r4, [r6, #8]
  htim4.Init.Period = 9999;
 8001bae:	f8c6 a00c 	str.w	sl, [r6, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb2:	6134      	str	r4, [r6, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb4:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001bb6:	f7ff fd53 	bl	8001660 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bba:	a907      	add	r1, sp, #28
 8001bbc:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bbe:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc0:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bc2:	f7ff fdc1 	bl	8001748 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	4622      	mov	r2, r4
 8001bc8:	a90e      	add	r1, sp, #56	; 0x38
 8001bca:	4630      	mov	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001bcc:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.Pulse = 10000;
 8001bce:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bd2:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd4:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bd6:	f7ff fd89 	bl	80016ec <HAL_TIM_OC_ConfigChannel>
  DWT_Init(); //    
 8001bda:	f000 f973 	bl	8001ec4 <DWT_Init>
   uint8_t res = isChipConnected(); //      SPI
 8001bde:	f000 fad2 	bl	8002186 <isChipConnected>
   res = NRF_Init(); // 
 8001be2:	f000 fbd1 	bl	8002388 <NRF_Init>
   setAutoAck(true);
 8001be6:	4628      	mov	r0, r5
 8001be8:	f000 fb90 	bl	800230c <setAutoAck>
   enableAckPayload();
 8001bec:	f000 fb6c 	bl	80022c8 <enableAckPayload>
   enableDynamicPayloads();
 8001bf0:	f000 fb50 	bl	8002294 <enableDynamicPayloads>
   setChannel(19);
 8001bf4:	2013      	movs	r0, #19
 8001bf6:	f000 fac2 	bl	800217e <setChannel>
 8001bfa:	e021      	b.n	8001c40 <main+0x320>
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40011000 	.word	0x40011000
 8001c04:	40010c00 	.word	0x40010c00
 8001c08:	10110000 	.word	0x10110000
 8001c0c:	40010800 	.word	0x40010800
 8001c10:	20000104 	.word	0x20000104
 8001c14:	40013000 	.word	0x40013000
 8001c18:	20000088 	.word	0x20000088
 8001c1c:	40012800 	.word	0x40012800
 8001c20:	2000019c 	.word	0x2000019c
 8001c24:	40004400 	.word	0x40004400
 8001c28:	200000c4 	.word	0x200000c4
 8001c2c:	40012c00 	.word	0x40012c00
 8001c30:	2000015c 	.word	0x2000015c
 8001c34:	20000048 	.word	0x20000048
 8001c38:	40000800 	.word	0x40000800
 8001c3c:	10310000 	.word	0x10310000
   openWritingPipe(pipe1);
 8001c40:	a110      	add	r1, pc, #64	; (adr r1, 8001c84 <main+0x364>)
 8001c42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c46:	f000 faed 	bl	8002224 <openWritingPipe>
   setPALevel(RF24_PA_MAX);
 8001c4a:	2003      	movs	r0, #3
 8001c4c:	f000 fb64 	bl	8002318 <setPALevel>
    unique_id();
 8001c50:	f000 f8d6 	bl	8001e00 <unique_id>
   HAL_GPIO_WritePin(GPIOC, RED_Pin|GREEN_Pin|BLUE_Pin, GPIO_PIN_RESET);
 8001c54:	4639      	mov	r1, r7
 8001c56:	4808      	ldr	r0, [pc, #32]	; (8001c78 <main+0x358>)
 8001c58:	4622      	mov	r2, r4
 8001c5a:	f7fe fd4b 	bl	80006f4 <HAL_GPIO_WritePin>
   if((HAL_GPIO_ReadPin(GPIOB,STOP_Pin))== 0)
 8001c5e:	2108      	movs	r1, #8
 8001c60:	4806      	ldr	r0, [pc, #24]	; (8001c7c <main+0x35c>)
 8001c62:	f7fe fd41 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001c66:	b918      	cbnz	r0, 8001c70 <main+0x350>
	   advertize_flag = 1;
 8001c68:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <main+0x360>)
 8001c6a:	601d      	str	r5, [r3, #0]
	   ADVERTIZE();//TEST(work,stop,on);
 8001c6c:	f000 f868 	bl	8001d40 <ADVERTIZE>
 8001c70:	e7fe      	b.n	8001c70 <main+0x350>
 8001c72:	bf00      	nop
 8001c74:	f3af 8000 	nop.w
 8001c78:	40011000 	.word	0x40011000
 8001c7c:	40010c00 	.word	0x40010c00
 8001c80:	2000002c 	.word	0x2000002c
 8001c84:	e8f0f0e2 	.word	0xe8f0f0e2
 8001c88:	000000e8 	.word	0x000000e8

08001c8c <HAL_GPIO_EXTI_Callback>:

}

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c8c:	b510      	push	{r4, lr}
 8001c8e:	4604      	mov	r4, r0
	HAL_TIM_Base_Stop_IT(&htim2);
 8001c90:	4829      	ldr	r0, [pc, #164]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xac>)
 8001c92:	f7ff fbf0 	bl	8001476 <HAL_TIM_Base_Stop_IT>
	if(GPIO_Pin == STOP_Pin)
 8001c96:	2c08      	cmp	r4, #8
 8001c98:	d11d      	bne.n	8001cd6 <HAL_GPIO_EXTI_Callback+0x4a>
	{
		if((HAL_GPIO_ReadPin(GPIOB,STOP_Pin))== 0) 			WORK(work,stop,on);//TEST(work,stop,on);
 8001c9a:	4621      	mov	r1, r4
 8001c9c:	4827      	ldr	r0, [pc, #156]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xb0>)
 8001c9e:	f7fe fd23 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001ca2:	b930      	cbnz	r0, 8001cb2 <HAL_GPIO_EXTI_Callback+0x26>
 8001ca4:	f244 4244 	movw	r2, #17476	; 0x4444
 8001ca8:	2103      	movs	r1, #3
 8001caa:	f243 3033 	movw	r0, #13107	; 0x3333
 8001cae:	f000 f8bd 	bl	8001e2c <WORK>
		if((HAL_GPIO_ReadPin(GPIOB,STOP_Pin))== 1) 			WORK(work,stop,off);//TEST(work,stop,off);
 8001cb2:	2108      	movs	r1, #8
 8001cb4:	4821      	ldr	r0, [pc, #132]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xb0>)
 8001cb6:	f7fe fd17 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001cba:	2801      	cmp	r0, #1
 8001cbc:	d106      	bne.n	8001ccc <HAL_GPIO_EXTI_Callback+0x40>
 8001cbe:	f245 5255 	movw	r2, #21845	; 0x5555
 8001cc2:	2103      	movs	r1, #3
	}

	if(GPIO_Pin == RIGHT_Pin)
	{
		if((HAL_GPIO_ReadPin(GPIOB,RIGHT_Pin))== 0) 		WORK(work,right_turn,on);//TEST(work,right_turn,on);
		if((HAL_GPIO_ReadPin(GPIOB,RIGHT_Pin))== 1) 		WORK(work,right_turn,off);//TEST(work,right_turn,off);
 8001cc4:	f243 3033 	movw	r0, #13107	; 0x3333
 8001cc8:	f000 f8b0 	bl	8001e2c <WORK>
	}
	HAL_TIM_Base_Start_IT(&htim2);
}
 8001ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Start_IT(&htim2);
 8001cd0:	4819      	ldr	r0, [pc, #100]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xac>)
 8001cd2:	f7ff bbc0 	b.w	8001456 <HAL_TIM_Base_Start_IT>
	if(GPIO_Pin == LEFT_Pin)
 8001cd6:	2c80      	cmp	r4, #128	; 0x80
 8001cd8:	d115      	bne.n	8001d06 <HAL_GPIO_EXTI_Callback+0x7a>
		if((HAL_GPIO_ReadPin(GPIOB,LEFT_Pin))== 0) 		WORK(work,left_turn,on);//TEST(work,left_turn,on);
 8001cda:	4621      	mov	r1, r4
 8001cdc:	4817      	ldr	r0, [pc, #92]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xb0>)
 8001cde:	f7fe fd03 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001ce2:	b930      	cbnz	r0, 8001cf2 <HAL_GPIO_EXTI_Callback+0x66>
 8001ce4:	f244 4244 	movw	r2, #17476	; 0x4444
 8001ce8:	2101      	movs	r1, #1
 8001cea:	f243 3033 	movw	r0, #13107	; 0x3333
 8001cee:	f000 f89d 	bl	8001e2c <WORK>
		if((HAL_GPIO_ReadPin(GPIOB,LEFT_Pin))== 1) 		WORK(work,left_turn,off);//TEST(work,left_turn,off);
 8001cf2:	2180      	movs	r1, #128	; 0x80
 8001cf4:	4811      	ldr	r0, [pc, #68]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xb0>)
 8001cf6:	f7fe fcf7 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001cfa:	2801      	cmp	r0, #1
 8001cfc:	4601      	mov	r1, r0
 8001cfe:	d1e5      	bne.n	8001ccc <HAL_GPIO_EXTI_Callback+0x40>
 8001d00:	f245 5255 	movw	r2, #21845	; 0x5555
 8001d04:	e7de      	b.n	8001cc4 <HAL_GPIO_EXTI_Callback+0x38>
	if(GPIO_Pin == RIGHT_Pin)
 8001d06:	2c10      	cmp	r4, #16
 8001d08:	d1e0      	bne.n	8001ccc <HAL_GPIO_EXTI_Callback+0x40>
		if((HAL_GPIO_ReadPin(GPIOB,RIGHT_Pin))== 0) 		WORK(work,right_turn,on);//TEST(work,right_turn,on);
 8001d0a:	4621      	mov	r1, r4
 8001d0c:	480b      	ldr	r0, [pc, #44]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xb0>)
 8001d0e:	f7fe fceb 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001d12:	b930      	cbnz	r0, 8001d22 <HAL_GPIO_EXTI_Callback+0x96>
 8001d14:	f244 4244 	movw	r2, #17476	; 0x4444
 8001d18:	2102      	movs	r1, #2
 8001d1a:	f243 3033 	movw	r0, #13107	; 0x3333
 8001d1e:	f000 f885 	bl	8001e2c <WORK>
		if((HAL_GPIO_ReadPin(GPIOB,RIGHT_Pin))== 1) 		WORK(work,right_turn,off);//TEST(work,right_turn,off);
 8001d22:	2110      	movs	r1, #16
 8001d24:	4805      	ldr	r0, [pc, #20]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xb0>)
 8001d26:	f7fe fcdf 	bl	80006e8 <HAL_GPIO_ReadPin>
 8001d2a:	2801      	cmp	r0, #1
 8001d2c:	d1ce      	bne.n	8001ccc <HAL_GPIO_EXTI_Callback+0x40>
 8001d2e:	f245 5255 	movw	r2, #21845	; 0x5555
 8001d32:	2102      	movs	r1, #2
 8001d34:	e7c6      	b.n	8001cc4 <HAL_GPIO_EXTI_Callback+0x38>
 8001d36:	bf00      	nop
 8001d38:	2000015c 	.word	0x2000015c
 8001d3c:	40010c00 	.word	0x40010c00

08001d40 <ADVERTIZE>:
	ANSW.data1 = 0x00;
	green_off;
}

void ADVERTIZE ()
{
 8001d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	blue_on;
 8001d44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4825      	ldr	r0, [pc, #148]	; (8001de0 <ADVERTIZE+0xa0>)
 8001d4c:	f7fe fcd2 	bl	80006f4 <HAL_GPIO_WritePin>
	search_flag = 0;
 8001d50:	2300      	movs	r3, #0
	NRF.com = advert;
 8001d52:	f241 1211 	movw	r2, #4369	; 0x1111
	search_flag = 0;
 8001d56:	4f23      	ldr	r7, [pc, #140]	; (8001de4 <ADVERTIZE+0xa4>)
	HAL_TIM_Base_Start_IT(&htim4);
 8001d58:	4823      	ldr	r0, [pc, #140]	; (8001de8 <ADVERTIZE+0xa8>)
	search_flag = 0;
 8001d5a:	603b      	str	r3, [r7, #0]
	NRF.com = advert;
 8001d5c:	4b23      	ldr	r3, [pc, #140]	; (8001dec <ADVERTIZE+0xac>)
    while (advertize_flag == 1)
    {
    	write(&NRF, 20);
    	if(isAckPayloadAvailable()) //    -   
    	{
    		read(&ANSW, 6);
 8001d5e:	4c24      	ldr	r4, [pc, #144]	; (8001df0 <ADVERTIZE+0xb0>)
	NRF.com = advert;
 8001d60:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim4);
 8001d62:	f7ff fb78 	bl	8001456 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Stop(&htim2);
 8001d66:	4823      	ldr	r0, [pc, #140]	; (8001df4 <ADVERTIZE+0xb4>)
 8001d68:	f7ff fb5e 	bl	8001428 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop_IT(&htim2);
 8001d6c:	4821      	ldr	r0, [pc, #132]	; (8001df4 <ADVERTIZE+0xb4>)
 8001d6e:	f7ff fb82 	bl	8001476 <HAL_TIM_Base_Stop_IT>
    		if (ANSW.data1 == 0xAA)
    		{
    			advertize_flag=0;
    		    HAL_GPIO_WritePin(GPIOC,BLUE_Pin, GPIO_PIN_SET);
 8001d72:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001de0 <ADVERTIZE+0xa0>
    while (advertize_flag == 1)
 8001d76:	4e20      	ldr	r6, [pc, #128]	; (8001df8 <ADVERTIZE+0xb8>)
    	write(&NRF, 20);
 8001d78:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8001dec <ADVERTIZE+0xac>
    while (advertize_flag == 1)
 8001d7c:	6835      	ldr	r5, [r6, #0]
 8001d7e:	2d01      	cmp	r5, #1
 8001d80:	d012      	beq.n	8001da8 <ADVERTIZE+0x68>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
*/
    HAL_TIM_Base_Start(&htim2); //   search
 8001d82:	481c      	ldr	r0, [pc, #112]	; (8001df4 <ADVERTIZE+0xb4>)
 8001d84:	f7ff fb3e 	bl	8001404 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim2);
 8001d88:	481a      	ldr	r0, [pc, #104]	; (8001df4 <ADVERTIZE+0xb4>)
 8001d8a:	f7ff fb64 	bl	8001456 <HAL_TIM_Base_Start_IT>

	HAL_TIM_Base_Stop_IT(&htim4);
 8001d8e:	4816      	ldr	r0, [pc, #88]	; (8001de8 <ADVERTIZE+0xa8>)
 8001d90:	f7ff fb71 	bl	8001476 <HAL_TIM_Base_Stop_IT>
	search_flag = 1;
 8001d94:	2301      	movs	r3, #1
    blue_off;
 8001d96:	2200      	movs	r2, #0
	search_flag = 1;
 8001d98:	603b      	str	r3, [r7, #0]
    blue_off;
 8001d9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000

}
 8001d9e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    blue_off;
 8001da2:	480f      	ldr	r0, [pc, #60]	; (8001de0 <ADVERTIZE+0xa0>)
 8001da4:	f7fe bca6 	b.w	80006f4 <HAL_GPIO_WritePin>
    	write(&NRF, 20);
 8001da8:	2114      	movs	r1, #20
 8001daa:	4640      	mov	r0, r8
 8001dac:	f000 fa18 	bl	80021e0 <write>
    	if(isAckPayloadAvailable()) //    -   
 8001db0:	f000 faa4 	bl	80022fc <isAckPayloadAvailable>
 8001db4:	2800      	cmp	r0, #0
 8001db6:	d0e1      	beq.n	8001d7c <ADVERTIZE+0x3c>
    		read(&ANSW, 6);
 8001db8:	2106      	movs	r1, #6
 8001dba:	4620      	mov	r0, r4
 8001dbc:	f000 fa29 	bl	8002212 <read>
    		if (ANSW.data1 == 0xAA)
 8001dc0:	7823      	ldrb	r3, [r4, #0]
 8001dc2:	2baa      	cmp	r3, #170	; 0xaa
 8001dc4:	d1da      	bne.n	8001d7c <ADVERTIZE+0x3c>
    			advertize_flag=0;
 8001dc6:	2300      	movs	r3, #0
    		    HAL_GPIO_WritePin(GPIOC,BLUE_Pin, GPIO_PIN_SET);
 8001dc8:	462a      	mov	r2, r5
 8001dca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dce:	4648      	mov	r0, r9
    			advertize_flag=0;
 8001dd0:	6033      	str	r3, [r6, #0]
    		    HAL_GPIO_WritePin(GPIOC,BLUE_Pin, GPIO_PIN_SET);
 8001dd2:	f7fe fc8f 	bl	80006f4 <HAL_GPIO_WritePin>
    		    address = ANSW.addr;
 8001dd6:	6862      	ldr	r2, [r4, #4]
 8001dd8:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <ADVERTIZE+0xbc>)
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e7cb      	b.n	8001d76 <ADVERTIZE+0x36>
 8001dde:	bf00      	nop
 8001de0:	40011000 	.word	0x40011000
 8001de4:	20000008 	.word	0x20000008
 8001de8:	20000048 	.word	0x20000048
 8001dec:	200001dc 	.word	0x200001dc
 8001df0:	200000b8 	.word	0x200000b8
 8001df4:	2000015c 	.word	0x2000015c
 8001df8:	2000002c 	.word	0x2000002c
 8001dfc:	20000200 	.word	0x20000200

08001e00 <unique_id>:
void unique_id()
{

		volatile uint32_t *UniqueID = (uint32_t *)0x1FFFF7E8;
		volatile uint32_t __UniqueID[3];
		__UniqueID[0] = UniqueID[0];
 8001e00:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <unique_id+0x24>)
{
 8001e02:	b084      	sub	sp, #16
		__UniqueID[0] = UniqueID[0];
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	9201      	str	r2, [sp, #4]
		__UniqueID[1] = UniqueID[1];
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	9202      	str	r2, [sp, #8]
		__UniqueID[2] = UniqueID[2];
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	9203      	str	r2, [sp, #12]

		NRF.addr0 = UniqueID[0];
 8001e10:	6819      	ldr	r1, [r3, #0]
 8001e12:	4a05      	ldr	r2, [pc, #20]	; (8001e28 <unique_id+0x28>)
 8001e14:	6051      	str	r1, [r2, #4]
		NRF.addr1 = UniqueID[1];
 8001e16:	6859      	ldr	r1, [r3, #4]
 8001e18:	6091      	str	r1, [r2, #8]
		NRF.addr2 = UniqueID[2];
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	60d3      	str	r3, [r2, #12]
}
 8001e1e:	b004      	add	sp, #16
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	1ffff7e8 	.word	0x1ffff7e8
 8001e28:	200001dc 	.word	0x200001dc

08001e2c <WORK>:

void WORK (uint16_t command,uint16_t light, uint16_t status)
{
 8001e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
//	search_flag = 0;

	NRF.com = command;
 8001e30:	4f1f      	ldr	r7, [pc, #124]	; (8001eb0 <WORK+0x84>)
 8001e32:	8038      	strh	r0, [r7, #0]
	NRF.lght  = light;
 8001e34:	8239      	strh	r1, [r7, #16]
	NRF.status0 = status;
 8001e36:	827a      	strh	r2, [r7, #18]

	int ok_flag = 0;
	int count = 0;
	green_on;
 8001e38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	481d      	ldr	r0, [pc, #116]	; (8001eb4 <WORK+0x88>)
 8001e40:	f7fe fc58 	bl	80006f4 <HAL_GPIO_WritePin>
	if (helmet_numbers == 0) helmet_numbers = 1;
 8001e44:	4b1c      	ldr	r3, [pc, #112]	; (8001eb8 <WORK+0x8c>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	b90a      	cbnz	r2, 8001e4e <WORK+0x22>
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]
	int count = 0;
 8001e4e:	2600      	movs	r6, #0
	int ok_flag = 0;
 8001e50:	4635      	mov	r5, r6
	for (int i = helmet_numbers; i!=0; i--)
 8001e52:	681c      	ldr	r4, [r3, #0]
	{
		NRF.helmet_addr = helmet_address[i];
 8001e54:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8001ec0 <WORK+0x94>
		while (ok_flag == 0)
		{
			write(&NRF, 20);
			if(isAckPayloadAvailable()) //    -   
			{
				read(&ANSW, 6);
 8001e58:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8001ebc <WORK+0x90>
	for (int i = helmet_numbers; i!=0; i--)
 8001e5c:	b94c      	cbnz	r4, 8001e72 <WORK+0x46>
			}
			count ++;
			if (count == 3) ok_flag = 1;
		}
	}
	ANSW.data1 = 0x00;
 8001e5e:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <WORK+0x90>)
//	search_flag = 1;
	green_off;
 8001e60:	4622      	mov	r2, r4
	ANSW.data1 = 0x00;
 8001e62:	701c      	strb	r4, [r3, #0]
	green_off;
 8001e64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
}
 8001e68:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	green_off;
 8001e6c:	4811      	ldr	r0, [pc, #68]	; (8001eb4 <WORK+0x88>)
 8001e6e:	f7fe bc41 	b.w	80006f4 <HAL_GPIO_WritePin>
		NRF.helmet_addr = helmet_address[i];
 8001e72:	f859 3024 	ldr.w	r3, [r9, r4, lsl #2]
			write(&NRF, 20);
 8001e76:	f8df a038 	ldr.w	sl, [pc, #56]	; 8001eb0 <WORK+0x84>
		NRF.helmet_addr = helmet_address[i];
 8001e7a:	61bb      	str	r3, [r7, #24]
		while (ok_flag == 0)
 8001e7c:	b10d      	cbz	r5, 8001e82 <WORK+0x56>
	for (int i = helmet_numbers; i!=0; i--)
 8001e7e:	3c01      	subs	r4, #1
 8001e80:	e7ec      	b.n	8001e5c <WORK+0x30>
			write(&NRF, 20);
 8001e82:	2114      	movs	r1, #20
 8001e84:	4650      	mov	r0, sl
 8001e86:	f000 f9ab 	bl	80021e0 <write>
			if(isAckPayloadAvailable()) //    -   
 8001e8a:	f000 fa37 	bl	80022fc <isAckPayloadAvailable>
 8001e8e:	b148      	cbz	r0, 8001ea4 <WORK+0x78>
				read(&ANSW, 6);
 8001e90:	2106      	movs	r1, #6
 8001e92:	4640      	mov	r0, r8
 8001e94:	f000 f9bd 	bl	8002212 <read>
				if (ANSW.data1 == 0xAA) ok_flag = 1;
 8001e98:	f898 5000 	ldrb.w	r5, [r8]
 8001e9c:	f1a5 03aa 	sub.w	r3, r5, #170	; 0xaa
 8001ea0:	425d      	negs	r5, r3
 8001ea2:	415d      	adcs	r5, r3
			count ++;
 8001ea4:	3601      	adds	r6, #1
			if (count == 3) ok_flag = 1;
 8001ea6:	2e03      	cmp	r6, #3
 8001ea8:	bf08      	it	eq
 8001eaa:	2501      	moveq	r5, #1
 8001eac:	e7e6      	b.n	8001e7c <WORK+0x50>
 8001eae:	bf00      	nop
 8001eb0:	200001dc 	.word	0x200001dc
 8001eb4:	40011000 	.word	0x40011000
 8001eb8:	20000030 	.word	0x20000030
 8001ebc:	200000b8 	.word	0x200000b8
 8001ec0:	20000204 	.word	0x20000204

08001ec4 <DWT_Init>:
uint8_t txDelay = 0;


void DWT_Init(void)
{
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8001ec4:	4a05      	ldr	r2, [pc, #20]	; (8001edc <DWT_Init+0x18>)
 8001ec6:	6813      	ldr	r3, [r2, #0]
 8001ec8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ecc:	6013      	str	r3, [r2, #0]
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8001ece:	4a04      	ldr	r2, [pc, #16]	; (8001ee0 <DWT_Init+0x1c>)
 8001ed0:	6813      	ldr	r3, [r2, #0]
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000edfc 	.word	0xe000edfc
 8001ee0:	e0001000 	.word	0xe0001000

08001ee4 <delay_us>:
}

void delay_us(uint32_t us) // DelayMicro
{
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <delay_us+0x1c>)
 8001ee6:	4a07      	ldr	r2, [pc, #28]	; (8001f04 <delay_us+0x20>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	fbb3 f3f2 	udiv	r3, r3, r2
    DWT->CYCCNT = 0U; //  
 8001eee:	2200      	movs	r2, #0
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 8001ef0:	4358      	muls	r0, r3
    DWT->CYCCNT = 0U; //  
 8001ef2:	4b05      	ldr	r3, [pc, #20]	; (8001f08 <delay_us+0x24>)
 8001ef4:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	4290      	cmp	r0, r2
 8001efa:	d8fc      	bhi.n	8001ef6 <delay_us+0x12>
}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	2000000c 	.word	0x2000000c
 8001f04:	000f4240 	.word	0x000f4240
 8001f08:	e0001000 	.word	0xe0001000

08001f0c <csn>:

void csn(uint8_t level)
{
 8001f0c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, level);
 8001f0e:	4602      	mov	r2, r0
 8001f10:	2140      	movs	r1, #64	; 0x40
 8001f12:	4804      	ldr	r0, [pc, #16]	; (8001f24 <csn+0x18>)
 8001f14:	f7fe fbee 	bl	80006f4 <HAL_GPIO_WritePin>
	delay_us(5);
}
 8001f18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(5);
 8001f1c:	2005      	movs	r0, #5
 8001f1e:	f7ff bfe1 	b.w	8001ee4 <delay_us>
 8001f22:	bf00      	nop
 8001f24:	40010c00 	.word	0x40010c00

08001f28 <ce>:

void ce(uint8_t level)
{
	HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, level);
 8001f28:	4602      	mov	r2, r0
 8001f2a:	2120      	movs	r1, #32
 8001f2c:	4801      	ldr	r0, [pc, #4]	; (8001f34 <ce+0xc>)
 8001f2e:	f7fe bbe1 	b.w	80006f4 <HAL_GPIO_WritePin>
 8001f32:	bf00      	nop
 8001f34:	40010c00 	.word	0x40010c00

08001f38 <read_register>:
}

uint8_t read_register(uint8_t reg)
{
 8001f38:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t addr = R_REGISTER | (REGISTER_MASK & reg);
 8001f3a:	f000 001f 	and.w	r0, r0, #31
 8001f3e:	f88d 000e 	strb.w	r0, [sp, #14]
	uint8_t dt = 0;
 8001f42:	2000      	movs	r0, #0

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 8001f44:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	uint8_t dt = 0;
 8001f48:	ac04      	add	r4, sp, #16
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 8001f4a:	4d0d      	ldr	r5, [pc, #52]	; (8001f80 <read_register+0x48>)
	uint8_t dt = 0;
 8001f4c:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8001f50:	f7ff ffdc 	bl	8001f0c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 8001f54:	4622      	mov	r2, r4
 8001f56:	f10d 010e 	add.w	r1, sp, #14
 8001f5a:	9600      	str	r6, [sp, #0]
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	4628      	mov	r0, r5
 8001f60:	f7ff f854 	bl	800100c <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)0xff, &dt, 1, 1000);
 8001f64:	2301      	movs	r3, #1
 8001f66:	4622      	mov	r2, r4
 8001f68:	21ff      	movs	r1, #255	; 0xff
 8001f6a:	9600      	str	r6, [sp, #0]
 8001f6c:	4628      	mov	r0, r5
 8001f6e:	f7ff f84d 	bl	800100c <HAL_SPI_TransmitReceive>
	csn(HIGH);
 8001f72:	2001      	movs	r0, #1
 8001f74:	f7ff ffca 	bl	8001f0c <csn>
	return dt;
}
 8001f78:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8001f7c:	b004      	add	sp, #16
 8001f7e:	bd70      	pop	{r4, r5, r6, pc}
 8001f80:	20000104 	.word	0x20000104

08001f84 <write_registerMy>:

uint8_t write_registerMy(uint8_t reg, const uint8_t* buf, uint8_t len)
{
	uint8_t status = 0;
 8001f84:	2300      	movs	r3, #0
{
 8001f86:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001f88:	2564      	movs	r5, #100	; 0x64
{
 8001f8a:	460e      	mov	r6, r1
 8001f8c:	4617      	mov	r7, r2
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8001f8e:	f000 001f 	and.w	r0, r0, #31
{
 8001f92:	b085      	sub	sp, #20
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001f94:	4c0f      	ldr	r4, [pc, #60]	; (8001fd4 <write_registerMy+0x50>)
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8001f96:	f040 0020 	orr.w	r0, r0, #32
 8001f9a:	f88d 000f 	strb.w	r0, [sp, #15]
	csn(LOW);
 8001f9e:	4618      	mov	r0, r3
	uint8_t status = 0;
 8001fa0:	f88d 300e 	strb.w	r3, [sp, #14]
	csn(LOW);
 8001fa4:	f7ff ffb2 	bl	8001f0c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001fa8:	f10d 020e 	add.w	r2, sp, #14
 8001fac:	f10d 010f 	add.w	r1, sp, #15
 8001fb0:	9500      	str	r5, [sp, #0]
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	f7ff f829 	bl	800100c <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 100);
 8001fba:	462b      	mov	r3, r5
 8001fbc:	463a      	mov	r2, r7
 8001fbe:	4631      	mov	r1, r6
 8001fc0:	4620      	mov	r0, r4
 8001fc2:	f7fe ff7a 	bl	8000eba <HAL_SPI_Transmit>
	csn(HIGH);
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	f7ff ffa0 	bl	8001f0c <csn>
	return status;
}
 8001fcc:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8001fd0:	b005      	add	sp, #20
 8001fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fd4:	20000104 	.word	0x20000104

08001fd8 <write_register>:

uint8_t write_register(uint8_t reg, uint8_t value)
{
	uint8_t status = 0;
 8001fd8:	2300      	movs	r3, #0
{
 8001fda:	b510      	push	{r4, lr}
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8001fdc:	f000 001f 	and.w	r0, r0, #31
{
 8001fe0:	b086      	sub	sp, #24
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8001fe2:	f040 0020 	orr.w	r0, r0, #32
 8001fe6:	f88d 0017 	strb.w	r0, [sp, #23]
	csn(LOW);
 8001fea:	4618      	mov	r0, r3
{
 8001fec:	f88d 100f 	strb.w	r1, [sp, #15]
	uint8_t status = 0;
 8001ff0:	f88d 3016 	strb.w	r3, [sp, #22]
	csn(LOW);
 8001ff4:	f7ff ff8a 	bl	8001f0c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001ff8:	2364      	movs	r3, #100	; 0x64
 8001ffa:	4c0c      	ldr	r4, [pc, #48]	; (800202c <write_register+0x54>)
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	f10d 0216 	add.w	r2, sp, #22
 8002002:	f10d 0117 	add.w	r1, sp, #23
 8002006:	2301      	movs	r3, #1
 8002008:	4620      	mov	r0, r4
 800200a:	f7fe ffff 	bl	800100c <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, &value, 1, 1000);
 800200e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002012:	2201      	movs	r2, #1
 8002014:	f10d 010f 	add.w	r1, sp, #15
 8002018:	4620      	mov	r0, r4
 800201a:	f7fe ff4e 	bl	8000eba <HAL_SPI_Transmit>
	csn(HIGH);
 800201e:	2001      	movs	r0, #1
 8002020:	f7ff ff74 	bl	8001f0c <csn>
	return status;
}
 8002024:	f89d 0016 	ldrb.w	r0, [sp, #22]
 8002028:	b006      	add	sp, #24
 800202a:	bd10      	pop	{r4, pc}
 800202c:	20000104 	.word	0x20000104

08002030 <write_payload>:

uint8_t write_payload(const void* buf, uint8_t data_len, const uint8_t writeType)
{
 8002030:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t status = 0;
 8002032:	2400      	movs	r4, #0
{
 8002034:	b085      	sub	sp, #20
	const uint8_t* current = (const uint8_t*)buf;
	uint8_t addr = writeType;

	data_len = rf24_min(data_len, payload_size);
 8002036:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <write_payload+0x78>)
	uint8_t addr = writeType;
 8002038:	f88d 200e 	strb.w	r2, [sp, #14]
	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 800203c:	4a1b      	ldr	r2, [pc, #108]	; (80020ac <write_payload+0x7c>)
	data_len = rf24_min(data_len, payload_size);
 800203e:	781b      	ldrb	r3, [r3, #0]
	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 8002040:	7812      	ldrb	r2, [r2, #0]
	data_len = rf24_min(data_len, payload_size);
 8002042:	428b      	cmp	r3, r1
 8002044:	461d      	mov	r5, r3
{
 8002046:	4607      	mov	r7, r0
	uint8_t status = 0;
 8002048:	f88d 400d 	strb.w	r4, [sp, #13]
	data_len = rf24_min(data_len, payload_size);
 800204c:	bf28      	it	cs
 800204e:	460d      	movcs	r5, r1
	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 8002050:	b90a      	cbnz	r2, 8002056 <write_payload+0x26>
 8002052:	1b5c      	subs	r4, r3, r5
 8002054:	b2e4      	uxtb	r4, r4

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8002056:	2664      	movs	r6, #100	; 0x64
	csn(LOW);
 8002058:	2000      	movs	r0, #0
 800205a:	f7ff ff57 	bl	8001f0c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 800205e:	9600      	str	r6, [sp, #0]
 8002060:	2301      	movs	r3, #1
 8002062:	f10d 020d 	add.w	r2, sp, #13
 8002066:	f10d 010e 	add.w	r1, sp, #14
 800206a:	4811      	ldr	r0, [pc, #68]	; (80020b0 <write_payload+0x80>)
 800206c:	f7fe ffce 	bl	800100c <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)current, data_len, 100);
 8002070:	4633      	mov	r3, r6
 8002072:	462a      	mov	r2, r5
 8002074:	4639      	mov	r1, r7
 8002076:	480e      	ldr	r0, [pc, #56]	; (80020b0 <write_payload+0x80>)
 8002078:	f7fe ff1f 	bl	8000eba <HAL_SPI_Transmit>

	while(blank_len--)
	{
		uint8_t empt = 0;
 800207c:	2500      	movs	r5, #0
		HAL_SPI_Transmit(&hspi1, &empt, 1, 100);
 800207e:	4e0c      	ldr	r6, [pc, #48]	; (80020b0 <write_payload+0x80>)
	while(blank_len--)
 8002080:	b934      	cbnz	r4, 8002090 <write_payload+0x60>
	}

	csn(HIGH);
 8002082:	2001      	movs	r0, #1
 8002084:	f7ff ff42 	bl	8001f0c <csn>
	return status;
}
 8002088:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800208c:	b005      	add	sp, #20
 800208e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_SPI_Transmit(&hspi1, &empt, 1, 100);
 8002090:	2364      	movs	r3, #100	; 0x64
 8002092:	2201      	movs	r2, #1
 8002094:	f10d 010f 	add.w	r1, sp, #15
 8002098:	4630      	mov	r0, r6
 800209a:	3c01      	subs	r4, #1
		uint8_t empt = 0;
 800209c:	f88d 500f 	strb.w	r5, [sp, #15]
 80020a0:	b2e4      	uxtb	r4, r4
		HAL_SPI_Transmit(&hspi1, &empt, 1, 100);
 80020a2:	f7fe ff0a 	bl	8000eba <HAL_SPI_Transmit>
 80020a6:	e7eb      	b.n	8002080 <write_payload+0x50>
 80020a8:	20000035 	.word	0x20000035
 80020ac:	20000210 	.word	0x20000210
 80020b0:	20000104 	.word	0x20000104

080020b4 <read_payload>:

uint8_t read_payload(void* buf, uint8_t data_len)
{
 80020b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t status = 0;
	uint8_t* current = (uint8_t*)buf;

	if(data_len > payload_size)
 80020b6:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <read_payload+0x70>)
{
 80020b8:	4607      	mov	r7, r0
	if(data_len > payload_size)
 80020ba:	781c      	ldrb	r4, [r3, #0]
	{
		data_len = payload_size;
	}

	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 80020bc:	4b1a      	ldr	r3, [pc, #104]	; (8002128 <read_payload+0x74>)
 80020be:	428c      	cmp	r4, r1
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	4626      	mov	r6, r4
 80020c4:	bf28      	it	cs
 80020c6:	460e      	movcs	r6, r1
 80020c8:	b9eb      	cbnz	r3, 8002106 <read_payload+0x52>
 80020ca:	1ba4      	subs	r4, r4, r6
 80020cc:	b2e4      	uxtb	r4, r4

	uint8_t addr = R_RX_PAYLOAD;
 80020ce:	2361      	movs	r3, #97	; 0x61
 80020d0:	ad02      	add	r5, sp, #8
 80020d2:	f805 3d02 	strb.w	r3, [r5, #-2]!
	csn(LOW);
 80020d6:	2000      	movs	r0, #0
 80020d8:	f7ff ff18 	bl	8001f0c <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 80020dc:	4629      	mov	r1, r5
 80020de:	2364      	movs	r3, #100	; 0x64
 80020e0:	2201      	movs	r2, #1
 80020e2:	4812      	ldr	r0, [pc, #72]	; (800212c <read_payload+0x78>)
 80020e4:	f7fe fee9 	bl	8000eba <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*)current, data_len, 100);
 80020e8:	4632      	mov	r2, r6
 80020ea:	2364      	movs	r3, #100	; 0x64
 80020ec:	4639      	mov	r1, r7
 80020ee:	480f      	ldr	r0, [pc, #60]	; (800212c <read_payload+0x78>)
 80020f0:	f7ff f87c 	bl	80011ec <HAL_SPI_Receive>

	while(blank_len--)
	{
		uint8_t empt = 0;
 80020f4:	2500      	movs	r5, #0
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 80020f6:	4e0d      	ldr	r6, [pc, #52]	; (800212c <read_payload+0x78>)
	while(blank_len--)
 80020f8:	b93c      	cbnz	r4, 800210a <read_payload+0x56>
	}

	csn(HIGH);
 80020fa:	2001      	movs	r0, #1
 80020fc:	f7ff ff06 	bl	8001f0c <csn>
	return status;
}
 8002100:	4620      	mov	r0, r4
 8002102:	b003      	add	sp, #12
 8002104:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 8002106:	2400      	movs	r4, #0
 8002108:	e7e1      	b.n	80020ce <read_payload+0x1a>
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 800210a:	2364      	movs	r3, #100	; 0x64
 800210c:	2201      	movs	r2, #1
 800210e:	f10d 0107 	add.w	r1, sp, #7
 8002112:	4630      	mov	r0, r6
 8002114:	3c01      	subs	r4, #1
		uint8_t empt = 0;
 8002116:	f88d 5007 	strb.w	r5, [sp, #7]
 800211a:	b2e4      	uxtb	r4, r4
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 800211c:	f7ff f866 	bl	80011ec <HAL_SPI_Receive>
 8002120:	e7ea      	b.n	80020f8 <read_payload+0x44>
 8002122:	bf00      	nop
 8002124:	20000035 	.word	0x20000035
 8002128:	20000210 	.word	0x20000210
 800212c:	20000104 	.word	0x20000104

08002130 <spiTrans>:
{
	return spiTrans(FLUSH_TX);
}

uint8_t spiTrans(uint8_t cmd)
{
 8002130:	b510      	push	{r4, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	f88d 000f 	strb.w	r0, [sp, #15]
	uint8_t status = 0;
 8002138:	2000      	movs	r0, #0
 800213a:	ac06      	add	r4, sp, #24
 800213c:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8002140:	f7ff fee4 	bl	8001f0c <csn>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &status, 1, 1000);
 8002144:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002148:	4622      	mov	r2, r4
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	f10d 010f 	add.w	r1, sp, #15
 8002150:	2301      	movs	r3, #1
 8002152:	4805      	ldr	r0, [pc, #20]	; (8002168 <spiTrans+0x38>)
 8002154:	f7fe ff5a 	bl	800100c <HAL_SPI_TransmitReceive>
	csn(HIGH);
 8002158:	2001      	movs	r0, #1
 800215a:	f7ff fed7 	bl	8001f0c <csn>
	return status;
}
 800215e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8002162:	b006      	add	sp, #24
 8002164:	bd10      	pop	{r4, pc}
 8002166:	bf00      	nop
 8002168:	20000104 	.word	0x20000104

0800216c <flush_rx>:
	return spiTrans(FLUSH_RX);
 800216c:	20e2      	movs	r0, #226	; 0xe2
 800216e:	f7ff bfdf 	b.w	8002130 <spiTrans>

08002172 <flush_tx>:
	return spiTrans(FLUSH_TX);
 8002172:	20e1      	movs	r0, #225	; 0xe1
 8002174:	f7ff bfdc 	b.w	8002130 <spiTrans>

08002178 <get_status>:

uint8_t get_status(void)
{
	return spiTrans(NOP);
 8002178:	20ff      	movs	r0, #255	; 0xff
 800217a:	f7ff bfd9 	b.w	8002130 <spiTrans>

0800217e <setChannel>:
}

void setChannel(uint8_t channel)
{
	write_register(RF_CH, channel);
 800217e:	4601      	mov	r1, r0
 8002180:	2005      	movs	r0, #5
 8002182:	f7ff bf29 	b.w	8001fd8 <write_register>

08002186 <isChipConnected>:
	write_register(NRF_CONFIG, (read_register(NRF_CONFIG)) & ~(1 << PRIM_RX));
	return (setup != 0 && setup != 0xff);
}

bool isChipConnected()
{
 8002186:	b508      	push	{r3, lr}
	uint8_t setup = read_register(SETUP_AW);
 8002188:	2003      	movs	r0, #3
 800218a:	f7ff fed5 	bl	8001f38 <read_register>

	if(setup >= 1 && setup <= 3)
 800218e:	3801      	subs	r0, #1
 8002190:	b2c0      	uxtb	r0, r0
	{
		return true;
	}

	return false;
}
 8002192:	2802      	cmp	r0, #2
 8002194:	bf8c      	ite	hi
 8002196:	2000      	movhi	r0, #0
 8002198:	2001      	movls	r0, #1
 800219a:	bd08      	pop	{r3, pc}

0800219c <powerUp>:
	write_register(NRF_CONFIG, read_register(NRF_CONFIG) & ~(1 << PWR_UP));
}

//Power up now. Radio will not power down unless instructed by MCU for config changes etc.
void powerUp(void)
{
 800219c:	b508      	push	{r3, lr}
	uint8_t cfg = read_register(NRF_CONFIG);
 800219e:	2000      	movs	r0, #0
 80021a0:	f7ff feca 	bl	8001f38 <read_register>
 80021a4:	4601      	mov	r1, r0
	// if not powered up then power up and wait for the radio to initialize
	if(!(cfg & (1 << PWR_UP)))
 80021a6:	f010 0002 	ands.w	r0, r0, #2
 80021aa:	d109      	bne.n	80021c0 <powerUp+0x24>
	{
		write_register(NRF_CONFIG, cfg | (1 << PWR_UP));
 80021ac:	f041 0102 	orr.w	r1, r1, #2
 80021b0:	b2c9      	uxtb	r1, r1
 80021b2:	f7ff ff11 	bl	8001fd8 <write_register>
		HAL_Delay(5);
	}
}
 80021b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_Delay(5);
 80021ba:	2005      	movs	r0, #5
 80021bc:	f7fe b810 	b.w	80001e0 <HAL_Delay>
 80021c0:	bd08      	pop	{r3, pc}

080021c2 <startFastWrite>:
	//TX OK 1 or 0
	return 1;
}

void startFastWrite(const void* buf, uint8_t len, const bool multicast, bool startTx)
{
 80021c2:	b510      	push	{r4, lr}
 80021c4:	461c      	mov	r4, r3
	write_payload(buf, len, multicast ? W_TX_PAYLOAD_NO_ACK : W_TX_PAYLOAD);
 80021c6:	2a00      	cmp	r2, #0
 80021c8:	bf14      	ite	ne
 80021ca:	22b0      	movne	r2, #176	; 0xb0
 80021cc:	22a0      	moveq	r2, #160	; 0xa0
 80021ce:	f7ff ff2f 	bl	8002030 <write_payload>

	if(startTx)
 80021d2:	b124      	cbz	r4, 80021de <startFastWrite+0x1c>
	{
		ce(HIGH);
	}
}
 80021d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ce(HIGH);
 80021d8:	2001      	movs	r0, #1
 80021da:	f7ff bea5 	b.w	8001f28 <ce>
 80021de:	bd10      	pop	{r4, pc}

080021e0 <write>:
{
 80021e0:	b508      	push	{r3, lr}
	startFastWrite(buf, len, 1, 1);
 80021e2:	2301      	movs	r3, #1
 80021e4:	461a      	mov	r2, r3
 80021e6:	f7ff ffec 	bl	80021c2 <startFastWrite>
	while(!(get_status() & ((1 << TX_DS) | (1 << MAX_RT))))
 80021ea:	f7ff ffc5 	bl	8002178 <get_status>
 80021ee:	f010 0f30 	tst.w	r0, #48	; 0x30
 80021f2:	d0fa      	beq.n	80021ea <write+0xa>
	ce(LOW);
 80021f4:	2000      	movs	r0, #0
 80021f6:	f7ff fe97 	bl	8001f28 <ce>
	uint8_t status = write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 80021fa:	2170      	movs	r1, #112	; 0x70
 80021fc:	2007      	movs	r0, #7
 80021fe:	f7ff feeb 	bl	8001fd8 <write_register>
	if(status & (1 << MAX_RT))
 8002202:	06c3      	lsls	r3, r0, #27
 8002204:	d503      	bpl.n	800220e <write+0x2e>
		flush_tx(); //Only going to be 1 packet int the FIFO at a time using this method, so just flush
 8002206:	f7ff ffb4 	bl	8002172 <flush_tx>
		return 0;
 800220a:	2000      	movs	r0, #0
 800220c:	bd08      	pop	{r3, pc}
	return 1;
 800220e:	2001      	movs	r0, #1
}
 8002210:	bd08      	pop	{r3, pc}

08002212 <read>:

	return 0;
}

void read(void* buf, uint8_t len)
{
 8002212:	b508      	push	{r3, lr}
	read_payload(buf, len);
 8002214:	f7ff ff4e 	bl	80020b4 <read_payload>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << MAX_RT) | (1 << TX_DS));
}
 8002218:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << MAX_RT) | (1 << TX_DS));
 800221c:	2170      	movs	r1, #112	; 0x70
 800221e:	2007      	movs	r0, #7
 8002220:	f7ff beda 	b.w	8001fd8 <write_register>

08002224 <openWritingPipe>:
	uint8_t rx_ready = status & (1 << RX_DR);*/
	return status;
}

void openWritingPipe(uint64_t value)
{
 8002224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002226:	ac02      	add	r4, sp, #8
 8002228:	e964 0102 	strd	r0, r1, [r4, #-8]!
	write_registerMy(RX_ADDR_P0, (uint8_t*)&value, addr_width);
 800222c:	4d08      	ldr	r5, [pc, #32]	; (8002250 <openWritingPipe+0x2c>)
 800222e:	4621      	mov	r1, r4
 8002230:	782a      	ldrb	r2, [r5, #0]
 8002232:	200a      	movs	r0, #10
 8002234:	f7ff fea6 	bl	8001f84 <write_registerMy>
	write_registerMy(TX_ADDR, (uint8_t*)&value, addr_width);
 8002238:	782a      	ldrb	r2, [r5, #0]
 800223a:	4621      	mov	r1, r4
 800223c:	2010      	movs	r0, #16
 800223e:	f7ff fea1 	bl	8001f84 <write_registerMy>
	write_register(RX_PW_P0, payload_size);
 8002242:	4b04      	ldr	r3, [pc, #16]	; (8002254 <openWritingPipe+0x30>)
 8002244:	2011      	movs	r0, #17
 8002246:	7819      	ldrb	r1, [r3, #0]
 8002248:	f7ff fec6 	bl	8001fd8 <write_register>
}
 800224c:	b003      	add	sp, #12
 800224e:	bd30      	pop	{r4, r5, pc}
 8002250:	20000034 	.word	0x20000034
 8002254:	20000035 	.word	0x20000035

08002258 <toggle_features>:
	write_register(EN_RXADDR, read_register(EN_RXADDR) & ~(1 << child_pipe_enable[pipe]));
}

void toggle_features(void)
{
	uint8_t addr = ACTIVATE;
 8002258:	2350      	movs	r3, #80	; 0x50
{
 800225a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	csn(LOW);
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 800225c:	4d0c      	ldr	r5, [pc, #48]	; (8002290 <toggle_features+0x38>)
	uint8_t addr = ACTIVATE;
 800225e:	ac02      	add	r4, sp, #8
 8002260:	f804 3d01 	strb.w	r3, [r4, #-1]!
	csn(LOW);
 8002264:	2000      	movs	r0, #0
 8002266:	f7ff fe51 	bl	8001f0c <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 800226a:	4621      	mov	r1, r4
 800226c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002270:	2201      	movs	r2, #1
 8002272:	4628      	mov	r0, r5
 8002274:	f7fe fe21 	bl	8000eba <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)0x73, 1, 1000);
 8002278:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800227c:	2201      	movs	r2, #1
 800227e:	2173      	movs	r1, #115	; 0x73
 8002280:	4628      	mov	r0, r5
 8002282:	f7fe fe1a 	bl	8000eba <HAL_SPI_Transmit>
	csn(HIGH);
 8002286:	2001      	movs	r0, #1
 8002288:	f7ff fe40 	bl	8001f0c <csn>
}
 800228c:	b003      	add	sp, #12
 800228e:	bd30      	pop	{r4, r5, pc}
 8002290:	20000104 	.word	0x20000104

08002294 <enableDynamicPayloads>:

void enableDynamicPayloads(void)
{
 8002294:	b508      	push	{r3, lr}
	write_register(FEATURE, read_register(FEATURE) | (1 << EN_DPL));
 8002296:	201d      	movs	r0, #29
 8002298:	f7ff fe4e 	bl	8001f38 <read_register>
 800229c:	f040 0104 	orr.w	r1, r0, #4
 80022a0:	b2c9      	uxtb	r1, r1
 80022a2:	201d      	movs	r0, #29
 80022a4:	f7ff fe98 	bl	8001fd8 <write_register>
	write_register(DYNPD, read_register(DYNPD) | (1 << DPL_P5) | (1 << DPL_P4) | (1 << DPL_P3) | (1 << DPL_P2) | (1 << DPL_P1) | (1 << DPL_P0));
 80022a8:	201c      	movs	r0, #28
 80022aa:	f7ff fe45 	bl	8001f38 <read_register>
 80022ae:	f040 013f 	orr.w	r1, r0, #63	; 0x3f
 80022b2:	b2c9      	uxtb	r1, r1
 80022b4:	201c      	movs	r0, #28
 80022b6:	f7ff fe8f 	bl	8001fd8 <write_register>
	dynamic_payloads_enabled = true;
 80022ba:	2201      	movs	r2, #1
 80022bc:	4b01      	ldr	r3, [pc, #4]	; (80022c4 <enableDynamicPayloads+0x30>)
 80022be:	701a      	strb	r2, [r3, #0]
 80022c0:	bd08      	pop	{r3, pc}
 80022c2:	bf00      	nop
 80022c4:	20000210 	.word	0x20000210

080022c8 <enableAckPayload>:
	write_register(DYNPD, 0);
	dynamic_payloads_enabled = false;
}

void enableAckPayload(void)
{
 80022c8:	b508      	push	{r3, lr}
	write_register(FEATURE, read_register(FEATURE) | (1 << EN_ACK_PAY) | (1 << EN_DPL));
 80022ca:	201d      	movs	r0, #29
 80022cc:	f7ff fe34 	bl	8001f38 <read_register>
 80022d0:	f040 0106 	orr.w	r1, r0, #6
 80022d4:	b2c9      	uxtb	r1, r1
 80022d6:	201d      	movs	r0, #29
 80022d8:	f7ff fe7e 	bl	8001fd8 <write_register>
	write_register(DYNPD, read_register(DYNPD) | (1 << DPL_P1) | (1 << DPL_P0));
 80022dc:	201c      	movs	r0, #28
 80022de:	f7ff fe2b 	bl	8001f38 <read_register>
 80022e2:	f040 0103 	orr.w	r1, r0, #3
 80022e6:	b2c9      	uxtb	r1, r1
 80022e8:	201c      	movs	r0, #28
 80022ea:	f7ff fe75 	bl	8001fd8 <write_register>
	dynamic_payloads_enabled = true;
 80022ee:	2201      	movs	r2, #1
 80022f0:	4b01      	ldr	r3, [pc, #4]	; (80022f8 <enableAckPayload+0x30>)
 80022f2:	701a      	strb	r2, [r3, #0]
 80022f4:	bd08      	pop	{r3, pc}
 80022f6:	bf00      	nop
 80022f8:	20000210 	.word	0x20000210

080022fc <isAckPayloadAvailable>:
	HAL_SPI_Transmit(&hspi1, (uint8_t*)current, data_len, 1000);
	csn(HIGH);
}

bool isAckPayloadAvailable(void)
{
 80022fc:	b508      	push	{r3, lr}
	return !(read_register(FIFO_STATUS) & (1 << RX_EMPTY));
 80022fe:	2017      	movs	r0, #23
 8002300:	f7ff fe1a 	bl	8001f38 <read_register>
 8002304:	43c0      	mvns	r0, r0
}
 8002306:	f000 0001 	and.w	r0, r0, #1
 800230a:	bd08      	pop	{r3, pc}

0800230c <setAutoAck>:
	return p_variant;
}

void setAutoAck(bool enable)
{
	if(enable)
 800230c:	4601      	mov	r1, r0
 800230e:	b100      	cbz	r0, 8002312 <setAutoAck+0x6>
		write_register(EN_AA, 0x3F);
 8002310:	213f      	movs	r1, #63	; 0x3f
	else
		write_register(EN_AA, 0);
 8002312:	2001      	movs	r0, #1
 8002314:	f7ff be60 	b.w	8001fd8 <write_register>

08002318 <setPALevel>:
		write_register(EN_AA, en_aa);
	}
}

void setPALevel(uint8_t level)
{
 8002318:	b510      	push	{r4, lr}
 800231a:	4604      	mov	r4, r0
  uint8_t setup = read_register(RF_SETUP) & 0xF8;
 800231c:	2006      	movs	r0, #6
 800231e:	f7ff fe0b 	bl	8001f38 <read_register>

  if(level > 3) // If invalid level, go to max PA
 8002322:	2c03      	cmp	r4, #3
  {
	  level = (RF24_PA_MAX << 1) + 1;		// +1 to support the SI24R1 chip extra bit
 8002324:	bf8e      	itee	hi
 8002326:	2407      	movhi	r4, #7
  }
  else
  {
	  level = (level << 1) + 1;	 		// Else set level as requested
 8002328:	0064      	lslls	r4, r4, #1
 800232a:	3401      	addls	r4, #1
  uint8_t setup = read_register(RF_SETUP) & 0xF8;
 800232c:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	  level = (level << 1) + 1;	 		// Else set level as requested
 8002330:	bf98      	it	ls
 8002332:	f004 04ff 	andls.w	r4, r4, #255	; 0xff
  }

  write_register(RF_SETUP, setup |= level);	// Write it to the chip
 8002336:	4321      	orrs	r1, r4
 8002338:	2006      	movs	r0, #6
}
 800233a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  write_register(RF_SETUP, setup |= level);	// Write it to the chip
 800233e:	f7ff be4b 	b.w	8001fd8 <write_register>
	...

08002344 <setDataRate>:
{
	return (read_register(RF_SETUP) & ((1 << RF_PWR_LOW) | (1 << RF_PWR_HIGH))) >> 1;
}

bool setDataRate(rf24_datarate_e speed)
{
 8002344:	b538      	push	{r3, r4, r5, lr}
 8002346:	4605      	mov	r5, r0
	bool result = false;
	uint8_t setup = read_register(RF_SETUP);
 8002348:	2006      	movs	r0, #6
 800234a:	f7ff fdf5 	bl	8001f38 <read_register>
	setup &= ~((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
	txDelay = 85;

	if(speed == RF24_250KBPS)
 800234e:	2d02      	cmp	r5, #2
	setup &= ~((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
 8002350:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <setDataRate+0x40>)
	if(speed == RF24_250KBPS)
 8002356:	d10e      	bne.n	8002376 <setDataRate+0x32>
	{
		setup |= (1 << RF_DR_LOW);
		txDelay = 155;
 8002358:	229b      	movs	r2, #155	; 0x9b
		setup |= (1 << RF_DR_LOW);
 800235a:	f044 0420 	orr.w	r4, r4, #32
			setup |= (1 << RF_DR_HIGH);
			txDelay = 65;
		}
	}

	write_register(RF_SETUP, setup);
 800235e:	4621      	mov	r1, r4
 8002360:	2006      	movs	r0, #6
			txDelay = 65;
 8002362:	701a      	strb	r2, [r3, #0]
	write_register(RF_SETUP, setup);
 8002364:	f7ff fe38 	bl	8001fd8 <write_register>
	uint8_t ggg = read_register(RF_SETUP);
 8002368:	2006      	movs	r0, #6
 800236a:	f7ff fde5 	bl	8001f38 <read_register>
	{
		result = true;
	}

	return result;
}
 800236e:	1a23      	subs	r3, r4, r0
 8002370:	4258      	negs	r0, r3
 8002372:	4158      	adcs	r0, r3
 8002374:	bd38      	pop	{r3, r4, r5, pc}
		if(speed == RF24_2MBPS)
 8002376:	2d01      	cmp	r5, #1
	txDelay = 85;
 8002378:	bf12      	itee	ne
 800237a:	2255      	movne	r2, #85	; 0x55
			setup |= (1 << RF_DR_HIGH);
 800237c:	f044 0408 	orreq.w	r4, r4, #8
			txDelay = 65;
 8002380:	2241      	moveq	r2, #65	; 0x41
 8002382:	e7ec      	b.n	800235e <setDataRate+0x1a>
 8002384:	2000003b 	.word	0x2000003b

08002388 <NRF_Init>:
	payload_size = 32;
 8002388:	2220      	movs	r2, #32
{
 800238a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	addr_width = 5;
 800238c:	2705      	movs	r7, #5
	p_variant = false;
 800238e:	2400      	movs	r4, #0
	payload_size = 32;
 8002390:	4b29      	ldr	r3, [pc, #164]	; (8002438 <NRF_Init+0xb0>)
	p_variant = false;
 8002392:	4e2a      	ldr	r6, [pc, #168]	; (800243c <NRF_Init+0xb4>)
	payload_size = 32;
 8002394:	701a      	strb	r2, [r3, #0]
	addr_width = 5;
 8002396:	4b2a      	ldr	r3, [pc, #168]	; (8002440 <NRF_Init+0xb8>)
	dynamic_payloads_enabled = false;
 8002398:	4d2a      	ldr	r5, [pc, #168]	; (8002444 <NRF_Init+0xbc>)
	addr_width = 5;
 800239a:	701f      	strb	r7, [r3, #0]
	pipe0_reading_address[0] = 0;
 800239c:	4b2a      	ldr	r3, [pc, #168]	; (8002448 <NRF_Init+0xc0>)
	ce(LOW);
 800239e:	4620      	mov	r0, r4
	pipe0_reading_address[0] = 0;
 80023a0:	701c      	strb	r4, [r3, #0]
	p_variant = false;
 80023a2:	7034      	strb	r4, [r6, #0]
	dynamic_payloads_enabled = false;
 80023a4:	702c      	strb	r4, [r5, #0]
	ce(LOW);
 80023a6:	f7ff fdbf 	bl	8001f28 <ce>
	csn(HIGH);
 80023aa:	2001      	movs	r0, #1
 80023ac:	f7ff fdae 	bl	8001f0c <csn>
	HAL_Delay(5);
 80023b0:	4638      	mov	r0, r7
 80023b2:	f7fd ff15 	bl	80001e0 <HAL_Delay>
	write_register(NRF_CONFIG, 0x0C); // Reset NRF_CONFIG and enable 16-bit CRC.
 80023b6:	210c      	movs	r1, #12
 80023b8:	4620      	mov	r0, r4
 80023ba:	f7ff fe0d 	bl	8001fd8 <write_register>
	write_register(NRF_CONFIG, disable);
}

void setRetries(uint8_t delay, uint8_t count)
{
	write_register(SETUP_RETR, (delay&0xf)<<ARD | (count&0xf)<<ARC);
 80023be:	215f      	movs	r1, #95	; 0x5f
 80023c0:	2004      	movs	r0, #4
 80023c2:	f7ff fe09 	bl	8001fd8 <write_register>
	setPALevel(RF24_PA_MAX); // Reset value is MAX
 80023c6:	2003      	movs	r0, #3
 80023c8:	f7ff ffa6 	bl	8002318 <setPALevel>
	if(setDataRate(RF24_250KBPS)) // check for connected module and if this is a p nRF24l01 variant
 80023cc:	2002      	movs	r0, #2
 80023ce:	f7ff ffb9 	bl	8002344 <setDataRate>
 80023d2:	b108      	cbz	r0, 80023d8 <NRF_Init+0x50>
		p_variant = true;
 80023d4:	2301      	movs	r3, #1
 80023d6:	7033      	strb	r3, [r6, #0]
	setup = read_register(RF_SETUP);
 80023d8:	2006      	movs	r0, #6
 80023da:	f7ff fdad 	bl	8001f38 <read_register>
	dynamic_payloads_enabled = false;
 80023de:	2600      	movs	r6, #0
	setup = read_register(RF_SETUP);
 80023e0:	4604      	mov	r4, r0
	setDataRate(RF24_1MBPS); // Then set the data rate to the slowest (and most reliable) speed supported by all hardware.
 80023e2:	2000      	movs	r0, #0
 80023e4:	f7ff ffae 	bl	8002344 <setDataRate>
	toggle_features();
 80023e8:	f7ff ff36 	bl	8002258 <toggle_features>
	write_register(FEATURE, 0);
 80023ec:	2100      	movs	r1, #0
 80023ee:	201d      	movs	r0, #29
 80023f0:	f7ff fdf2 	bl	8001fd8 <write_register>
	write_register(DYNPD, 0);
 80023f4:	2100      	movs	r1, #0
 80023f6:	201c      	movs	r0, #28
 80023f8:	f7ff fdee 	bl	8001fd8 <write_register>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 80023fc:	2170      	movs	r1, #112	; 0x70
 80023fe:	2007      	movs	r0, #7
	dynamic_payloads_enabled = false;
 8002400:	702e      	strb	r6, [r5, #0]
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8002402:	f7ff fde9 	bl	8001fd8 <write_register>
	setChannel(76);
 8002406:	204c      	movs	r0, #76	; 0x4c
 8002408:	f7ff feb9 	bl	800217e <setChannel>
	flush_rx();
 800240c:	f7ff feae 	bl	800216c <flush_rx>
	flush_tx();
 8002410:	f7ff feaf 	bl	8002172 <flush_tx>
	powerUp(); //Power up by default when begin() is called
 8002414:	f7ff fec2 	bl	800219c <powerUp>
	write_register(NRF_CONFIG, (read_register(NRF_CONFIG)) & ~(1 << PRIM_RX));
 8002418:	4630      	mov	r0, r6
 800241a:	f7ff fd8d 	bl	8001f38 <read_register>
 800241e:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8002422:	4630      	mov	r0, r6
 8002424:	f7ff fdd8 	bl	8001fd8 <write_register>
	return (setup != 0 && setup != 0xff);
 8002428:	1e60      	subs	r0, r4, #1
 800242a:	b2c0      	uxtb	r0, r0
}
 800242c:	28fd      	cmp	r0, #253	; 0xfd
 800242e:	bf8c      	ite	hi
 8002430:	2000      	movhi	r0, #0
 8002432:	2001      	movls	r0, #1
 8002434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002436:	bf00      	nop
 8002438:	20000035 	.word	0x20000035
 800243c:	20000211 	.word	0x20000211
 8002440:	20000034 	.word	0x20000034
 8002444:	20000210 	.word	0x20000210
 8002448:	20000036 	.word	0x20000036

0800244c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <HAL_MspInit+0x4c>)
{
 800244e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002450:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 7, 0);
 8002452:	2107      	movs	r1, #7
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002454:	f042 0201 	orr.w	r2, r2, #1
 8002458:	619a      	str	r2, [r3, #24]
 800245a:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PVD_IRQn, 7, 0);
 800245c:	2001      	movs	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 800245e:	f002 0201 	and.w	r2, r2, #1
 8002462:	9200      	str	r2, [sp, #0]
 8002464:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	69da      	ldr	r2, [r3, #28]
 8002468:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800246c:	61da      	str	r2, [r3, #28]
 800246e:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PVD_IRQn, 7, 0);
 8002470:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8002472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PVD_IRQn, 7, 0);
 800247a:	f7fd fffb 	bl	8000474 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 800247e:	2001      	movs	r0, #1
 8002480:	f7fe f82c 	bl	80004dc <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002484:	4a05      	ldr	r2, [pc, #20]	; (800249c <HAL_MspInit+0x50>)
 8002486:	6853      	ldr	r3, [r2, #4]
 8002488:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800248c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002492:	b003      	add	sp, #12
 8002494:	f85d fb04 	ldr.w	pc, [sp], #4
 8002498:	40021000 	.word	0x40021000
 800249c:	40010000 	.word	0x40010000

080024a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024a0:	b510      	push	{r4, lr}
 80024a2:	4604      	mov	r4, r0
 80024a4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a6:	2210      	movs	r2, #16
 80024a8:	2100      	movs	r1, #0
 80024aa:	a802      	add	r0, sp, #8
 80024ac:	f000 f9c6 	bl	800283c <memset>
  if(hadc->Instance==ADC2)
 80024b0:	6822      	ldr	r2, [r4, #0]
 80024b2:	4b10      	ldr	r3, [pc, #64]	; (80024f4 <HAL_ADC_MspInit+0x54>)
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d11a      	bne.n	80024ee <HAL_ADC_MspInit+0x4e>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80024b8:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80024bc:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9 
    */
    GPIO_InitStruct.Pin = ADC2_IN8_BAT_Pin|ADC2_IN9_LIGHT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024be:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC2_CLK_ENABLE();
 80024c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024c4:	619a      	str	r2, [r3, #24]
 80024c6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c8:	480b      	ldr	r0, [pc, #44]	; (80024f8 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 80024ca:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80024ce:	9200      	str	r2, [sp, #0]
 80024d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d2:	699a      	ldr	r2, [r3, #24]
 80024d4:	f042 0208 	orr.w	r2, r2, #8
 80024d8:	619a      	str	r2, [r3, #24]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	9301      	str	r3, [sp, #4]
 80024e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC2_IN8_BAT_Pin|ADC2_IN9_LIGHT_Pin;
 80024e4:	2303      	movs	r3, #3
 80024e6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ea:	f7fe f81b 	bl	8000524 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80024ee:	b006      	add	sp, #24
 80024f0:	bd10      	pop	{r4, pc}
 80024f2:	bf00      	nop
 80024f4:	40012800 	.word	0x40012800
 80024f8:	40010c00 	.word	0x40010c00

080024fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024fc:	b510      	push	{r4, lr}
 80024fe:	4604      	mov	r4, r0
 8002500:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002502:	2210      	movs	r2, #16
 8002504:	2100      	movs	r1, #0
 8002506:	a802      	add	r0, sp, #8
 8002508:	f000 f998 	bl	800283c <memset>
  if(hspi->Instance==SPI1)
 800250c:	6822      	ldr	r2, [r4, #0]
 800250e:	4b16      	ldr	r3, [pc, #88]	; (8002568 <HAL_SPI_MspInit+0x6c>)
 8002510:	429a      	cmp	r2, r3
 8002512:	d126      	bne.n	8002562 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002514:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8002518:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251a:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 800251c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002520:	619a      	str	r2, [r3, #24]
 8002522:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002524:	4811      	ldr	r0, [pc, #68]	; (800256c <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002526:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800252a:	9200      	str	r2, [sp, #0]
 800252c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	f042 0204 	orr.w	r2, r2, #4
 8002534:	619a      	str	r2, [r3, #24]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002540:	23a0      	movs	r3, #160	; 0xa0
 8002542:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002544:	2302      	movs	r3, #2
 8002546:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254c:	f7fd ffea 	bl	8000524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002550:	2340      	movs	r3, #64	; 0x40
 8002552:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002554:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002556:	a902      	add	r1, sp, #8
 8002558:	4804      	ldr	r0, [pc, #16]	; (800256c <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800255a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800255e:	f7fd ffe1 	bl	8000524 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002562:	b006      	add	sp, #24
 8002564:	bd10      	pop	{r4, pc}
 8002566:	bf00      	nop
 8002568:	40013000 	.word	0x40013000
 800256c:	40010800 	.word	0x40010800

08002570 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if(htim_oc->Instance==TIM1)
 8002572:	6803      	ldr	r3, [r0, #0]
 8002574:	4a20      	ldr	r2, [pc, #128]	; (80025f8 <HAL_TIM_OC_MspInit+0x88>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d114      	bne.n	80025a4 <HAL_TIM_OC_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800257a:	4b20      	ldr	r3, [pc, #128]	; (80025fc <HAL_TIM_OC_MspInit+0x8c>)
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800257c:	201b      	movs	r0, #27
    __HAL_RCC_TIM1_CLK_ENABLE();
 800257e:	699a      	ldr	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8002580:	2105      	movs	r1, #5
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002582:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002586:	619a      	str	r2, [r3, #24]
 8002588:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800258a:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 800258c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8002594:	f7fd ff6e 	bl	8000474 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002598:	201b      	movs	r0, #27
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800259a:	f7fd ff9f 	bl	80004dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800259e:	b005      	add	sp, #20
 80025a0:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_oc->Instance==TIM2)
 80025a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a8:	d111      	bne.n	80025ce <HAL_TIM_OC_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025aa:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80025ae:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80025b0:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	61da      	str	r2, [r3, #28]
 80025b8:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80025ba:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80025c2:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025c4:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80025c6:	f7fd ff55 	bl	8000474 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025ca:	201c      	movs	r0, #28
 80025cc:	e7e5      	b.n	800259a <HAL_TIM_OC_MspInit+0x2a>
  else if(htim_oc->Instance==TIM4)
 80025ce:	4a0c      	ldr	r2, [pc, #48]	; (8002600 <HAL_TIM_OC_MspInit+0x90>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d1e4      	bne.n	800259e <HAL_TIM_OC_MspInit+0x2e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <HAL_TIM_OC_MspInit+0x8c>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 80025d6:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025d8:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 80025da:	2106      	movs	r1, #6
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025dc:	f042 0204 	orr.w	r2, r2, #4
 80025e0:	61da      	str	r2, [r3, #28]
 80025e2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 80025e4:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	9303      	str	r3, [sp, #12]
 80025ec:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 80025ee:	f7fd ff41 	bl	8000474 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025f2:	201e      	movs	r0, #30
 80025f4:	e7d1      	b.n	800259a <HAL_TIM_OC_MspInit+0x2a>
 80025f6:	bf00      	nop
 80025f8:	40012c00 	.word	0x40012c00
 80025fc:	40021000 	.word	0x40021000
 8002600:	40000800 	.word	0x40000800

08002604 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002604:	b510      	push	{r4, lr}
 8002606:	4604      	mov	r4, r0
 8002608:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260a:	2210      	movs	r2, #16
 800260c:	2100      	movs	r1, #0
 800260e:	a802      	add	r0, sp, #8
 8002610:	f000 f914 	bl	800283c <memset>
  if(huart->Instance==USART2)
 8002614:	6822      	ldr	r2, [r4, #0]
 8002616:	4b16      	ldr	r3, [pc, #88]	; (8002670 <HAL_UART_MspInit+0x6c>)
 8002618:	429a      	cmp	r2, r3
 800261a:	d126      	bne.n	800266a <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800261c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002620:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002622:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8002624:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002628:	61da      	str	r2, [r3, #28]
 800262a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	4811      	ldr	r0, [pc, #68]	; (8002674 <HAL_UART_MspInit+0x70>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800262e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002632:	9200      	str	r2, [sp, #0]
 8002634:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002636:	699a      	ldr	r2, [r3, #24]
 8002638:	f042 0204 	orr.w	r2, r2, #4
 800263c:	619a      	str	r2, [r3, #24]
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002648:	2304      	movs	r3, #4
 800264a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264c:	2302      	movs	r3, #2
 800264e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002650:	2303      	movs	r3, #3
 8002652:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002654:	f7fd ff66 	bl	8000524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002658:	2308      	movs	r3, #8
 800265a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800265c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265e:	a902      	add	r1, sp, #8
 8002660:	4804      	ldr	r0, [pc, #16]	; (8002674 <HAL_UART_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002662:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002666:	f7fd ff5d 	bl	8000524 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800266a:	b006      	add	sp, #24
 800266c:	bd10      	pop	{r4, pc}
 800266e:	bf00      	nop
 8002670:	40004400 	.word	0x40004400
 8002674:	40010800 	.word	0x40010800

08002678 <NMI_Handler>:
 8002678:	4770      	bx	lr

0800267a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800267a:	e7fe      	b.n	800267a <HardFault_Handler>

0800267c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800267c:	e7fe      	b.n	800267c <MemManage_Handler>

0800267e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800267e:	e7fe      	b.n	800267e <BusFault_Handler>

08002680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002680:	e7fe      	b.n	8002680 <UsageFault_Handler>

08002682 <SVC_Handler>:
 8002682:	4770      	bx	lr

08002684 <DebugMon_Handler>:
 8002684:	4770      	bx	lr

08002686 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002686:	4770      	bx	lr

08002688 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002688:	f7fd bd98 	b.w	80001bc <HAL_IncTick>

0800268c <PVD_IRQHandler>:
void PVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 800268c:	f7fe b846 	b.w	800071c <HAL_PWR_PVD_IRQHandler>

08002690 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002690:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	HAL_TIM_Base_Stop_IT(&htim2);
 8002692:	4804      	ldr	r0, [pc, #16]	; (80026a4 <EXTI3_IRQHandler+0x14>)
 8002694:	f7fe feef 	bl	8001476 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002698:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800269c:	2008      	movs	r0, #8
 800269e:	f7fe b82f 	b.w	8000700 <HAL_GPIO_EXTI_IRQHandler>
 80026a2:	bf00      	nop
 80026a4:	2000015c 	.word	0x2000015c

080026a8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80026a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	HAL_TIM_Base_Stop_IT(&htim2);
 80026aa:	4804      	ldr	r0, [pc, #16]	; (80026bc <EXTI4_IRQHandler+0x14>)
 80026ac:	f7fe fee3 	bl	8001476 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80026b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80026b4:	2010      	movs	r0, #16
 80026b6:	f7fe b823 	b.w	8000700 <HAL_GPIO_EXTI_IRQHandler>
 80026ba:	bf00      	nop
 80026bc:	2000015c 	.word	0x2000015c

080026c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80026c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	HAL_TIM_Base_Stop_IT(&htim2);
 80026c2:	4804      	ldr	r0, [pc, #16]	; (80026d4 <EXTI9_5_IRQHandler+0x14>)
 80026c4:	f7fe fed7 	bl	8001476 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80026c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80026cc:	2080      	movs	r0, #128	; 0x80
 80026ce:	f7fe b817 	b.w	8000700 <HAL_GPIO_EXTI_IRQHandler>
 80026d2:	bf00      	nop
 80026d4:	2000015c 	.word	0x2000015c

080026d8 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026d8:	4801      	ldr	r0, [pc, #4]	; (80026e0 <TIM1_CC_IRQHandler+0x8>)
 80026da:	f7fe bee6 	b.w	80014aa <HAL_TIM_IRQHandler>
 80026de:	bf00      	nop
 80026e0:	200000c4 	.word	0x200000c4

080026e4 <TIM2_IRQHandler>:
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

 sek++;
 80026e4:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <TIM2_IRQHandler+0x2c>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	3201      	adds	r2, #1
 if ((sek == 60)&&(search_flag == 1))
 80026ea:	2a3c      	cmp	r2, #60	; 0x3c
 sek++;
 80026ec:	601a      	str	r2, [r3, #0]
 if ((sek == 60)&&(search_flag == 1))
 80026ee:	d105      	bne.n	80026fc <TIM2_IRQHandler+0x18>
 80026f0:	4a08      	ldr	r2, [pc, #32]	; (8002714 <TIM2_IRQHandler+0x30>)
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	2a01      	cmp	r2, #1
 {
	 sek = 0;
 80026f6:	bf04      	itt	eq
 80026f8:	2200      	moveq	r2, #0
 80026fa:	601a      	streq	r2, [r3, #0]
//	 search_flag = 1;
//	 HELMET_SEARCH();
 }
 if ((sek == 5)&&(search_flag == 0))
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	2a05      	cmp	r2, #5
 8002700:	d103      	bne.n	800270a <TIM2_IRQHandler+0x26>
 8002702:	4a04      	ldr	r2, [pc, #16]	; (8002714 <TIM2_IRQHandler+0x30>)
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	b902      	cbnz	r2, 800270a <TIM2_IRQHandler+0x26>
  {
	 sek = 0;
 8002708:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800270a:	4803      	ldr	r0, [pc, #12]	; (8002718 <TIM2_IRQHandler+0x34>)
 800270c:	f7fe becd 	b.w	80014aa <HAL_TIM_IRQHandler>
 8002710:	20000040 	.word	0x20000040
 8002714:	20000008 	.word	0x20000008
 8002718:	2000015c 	.word	0x2000015c

0800271c <TIM4_IRQHandler>:
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */
	c++;
 800271c:	4a06      	ldr	r2, [pc, #24]	; (8002738 <TIM4_IRQHandler+0x1c>)
	{
		advertize_flag = 0;
		c=0;
	}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800271e:	4807      	ldr	r0, [pc, #28]	; (800273c <TIM4_IRQHandler+0x20>)
	c++;
 8002720:	6813      	ldr	r3, [r2, #0]
 8002722:	3301      	adds	r3, #1
	if (c == 20)
 8002724:	2b14      	cmp	r3, #20
	c++;
 8002726:	6013      	str	r3, [r2, #0]
		advertize_flag = 0;
 8002728:	bf01      	itttt	eq
 800272a:	2300      	moveq	r3, #0
 800272c:	4904      	ldreq	r1, [pc, #16]	; (8002740 <TIM4_IRQHandler+0x24>)
		c=0;
 800272e:	6013      	streq	r3, [r2, #0]
		advertize_flag = 0;
 8002730:	600b      	streq	r3, [r1, #0]
  HAL_TIM_IRQHandler(&htim4);
 8002732:	f7fe beba 	b.w	80014aa <HAL_TIM_IRQHandler>
 8002736:	bf00      	nop
 8002738:	2000003c 	.word	0x2000003c
 800273c:	20000048 	.word	0x20000048
 8002740:	2000002c 	.word	0x2000002c

08002744 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002744:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	HAL_TIM_Base_Stop_IT(&htim2);
 8002746:	4804      	ldr	r0, [pc, #16]	; (8002758 <EXTI15_10_IRQHandler+0x14>)
 8002748:	f7fe fe95 	bl	8001476 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800274c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002750:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002754:	f7fd bfd4 	b.w	8000700 <HAL_GPIO_EXTI_IRQHandler>
 8002758:	2000015c 	.word	0x2000015c

0800275c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <SystemInit+0x40>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	f042 0201 	orr.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002766:	6859      	ldr	r1, [r3, #4]
 8002768:	4a0d      	ldr	r2, [pc, #52]	; (80027a0 <SystemInit+0x44>)
 800276a:	400a      	ands	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002774:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002778:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002780:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002788:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800278a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800278e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002790:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002794:	4b03      	ldr	r3, [pc, #12]	; (80027a4 <SystemInit+0x48>)
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000
 80027a0:	f8ff0000 	.word	0xf8ff0000
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80027a8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80027aa:	e003      	b.n	80027b4 <LoopCopyDataInit>

080027ac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80027ae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80027b0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80027b2:	3104      	adds	r1, #4

080027b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80027b4:	480a      	ldr	r0, [pc, #40]	; (80027e0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80027b6:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80027b8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80027ba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80027bc:	d3f6      	bcc.n	80027ac <CopyDataInit>
  ldr r2, =_sbss
 80027be:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80027c0:	e002      	b.n	80027c8 <LoopFillZerobss>

080027c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80027c4:	f842 3b04 	str.w	r3, [r2], #4

080027c8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80027c8:	4b08      	ldr	r3, [pc, #32]	; (80027ec <LoopFillZerobss+0x24>)
  cmp r2, r3
 80027ca:	429a      	cmp	r2, r3
  bcc FillZerobss
 80027cc:	d3f9      	bcc.n	80027c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027ce:	f7ff ffc5 	bl	800275c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027d2:	f000 f80f 	bl	80027f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027d6:	f7ff f8a3 	bl	8001920 <main>
  bx lr
 80027da:	4770      	bx	lr
  ldr r3, =_sidata
 80027dc:	08002894 	.word	0x08002894
  ldr r0, =_sdata
 80027e0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80027e4:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80027e8:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80027ec:	20000214 	.word	0x20000214

080027f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027f0:	e7fe      	b.n	80027f0 <ADC1_2_IRQHandler>
	...

080027f4 <__libc_init_array>:
 80027f4:	b570      	push	{r4, r5, r6, lr}
 80027f6:	2500      	movs	r5, #0
 80027f8:	4e0c      	ldr	r6, [pc, #48]	; (800282c <__libc_init_array+0x38>)
 80027fa:	4c0d      	ldr	r4, [pc, #52]	; (8002830 <__libc_init_array+0x3c>)
 80027fc:	1ba4      	subs	r4, r4, r6
 80027fe:	10a4      	asrs	r4, r4, #2
 8002800:	42a5      	cmp	r5, r4
 8002802:	d109      	bne.n	8002818 <__libc_init_array+0x24>
 8002804:	f000 f822 	bl	800284c <_init>
 8002808:	2500      	movs	r5, #0
 800280a:	4e0a      	ldr	r6, [pc, #40]	; (8002834 <__libc_init_array+0x40>)
 800280c:	4c0a      	ldr	r4, [pc, #40]	; (8002838 <__libc_init_array+0x44>)
 800280e:	1ba4      	subs	r4, r4, r6
 8002810:	10a4      	asrs	r4, r4, #2
 8002812:	42a5      	cmp	r5, r4
 8002814:	d105      	bne.n	8002822 <__libc_init_array+0x2e>
 8002816:	bd70      	pop	{r4, r5, r6, pc}
 8002818:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800281c:	4798      	blx	r3
 800281e:	3501      	adds	r5, #1
 8002820:	e7ee      	b.n	8002800 <__libc_init_array+0xc>
 8002822:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002826:	4798      	blx	r3
 8002828:	3501      	adds	r5, #1
 800282a:	e7f2      	b.n	8002812 <__libc_init_array+0x1e>
 800282c:	0800288c 	.word	0x0800288c
 8002830:	0800288c 	.word	0x0800288c
 8002834:	0800288c 	.word	0x0800288c
 8002838:	08002890 	.word	0x08002890

0800283c <memset>:
 800283c:	4603      	mov	r3, r0
 800283e:	4402      	add	r2, r0
 8002840:	4293      	cmp	r3, r2
 8002842:	d100      	bne.n	8002846 <memset+0xa>
 8002844:	4770      	bx	lr
 8002846:	f803 1b01 	strb.w	r1, [r3], #1
 800284a:	e7f9      	b.n	8002840 <memset+0x4>

0800284c <_init>:
 800284c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800284e:	bf00      	nop
 8002850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002852:	bc08      	pop	{r3}
 8002854:	469e      	mov	lr, r3
 8002856:	4770      	bx	lr

08002858 <_fini>:
 8002858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800285a:	bf00      	nop
 800285c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800285e:	bc08      	pop	{r3}
 8002860:	469e      	mov	lr, r3
 8002862:	4770      	bx	lr
