Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu May  1 17:46:12 2025
| Host         : engr-d1409-010 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check       184         
TIMING-16  Warning   Large setup violation           122         
TIMING-18  Warning   Missing input or output delay   27          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_sd_example/current_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.196     -304.321                    158                 2158        0.132        0.000                      0                 2158        4.500        0.000                       0                  1210  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.196     -304.321                    158                 2158        0.132        0.000                      0                 2158        4.500        0.000                       0                  1210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          158  Failing Endpoints,  Worst Slack       -5.196ns,  Total Violation     -304.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.196ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.088ns  (logic 10.088ns (66.863%)  route 5.000ns (33.137%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.779 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[2]
                         net (fo=8, routed)           0.569    16.348    u_sd_file_reader/read_sector_no07_out[22]
    SLICE_X76Y64         LUT2 (Prop_lut2_I1_O)        0.302    16.650 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    16.650    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.183 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.183    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.402 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.873    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.295    18.168 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    18.168    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.718 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.718    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.957 r  u_sd_file_reader/read_sector_no_reg[31]_i_21/O[2]
                         net (fo=1, routed)           0.524    19.480    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X71Y67         LUT5 (Prop_lut5_I2_O)        0.302    19.782 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.292    20.074    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X68Y67         LUT5 (Prop_lut5_I4_O)        0.124    20.198 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    20.198    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X68Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    20.410 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    20.410    u_sd_file_reader/read_sector_no[30]
    SLICE_X68Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.504    14.927    u_sd_file_reader/CLK
    SLICE_X68Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X68Y67         FDCE (Setup_fdce_C_D)        0.064    15.214    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -20.410    
  -------------------------------------------------------------------
                         slack                                 -5.196    

Slack (VIOLATED) :        -5.171ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.064ns  (logic 10.192ns (67.659%)  route 4.872ns (32.341%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.779 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[2]
                         net (fo=8, routed)           0.569    16.348    u_sd_file_reader/read_sector_no07_out[22]
    SLICE_X76Y64         LUT2 (Prop_lut2_I1_O)        0.302    16.650 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    16.650    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.183 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.183    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.402 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.873    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.295    18.168 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    18.168    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.718 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.718    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.031 r  u_sd_file_reader/read_sector_no_reg[31]_i_21/O[3]
                         net (fo=1, routed)           0.401    19.432    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X70Y66         LUT5 (Prop_lut5_I2_O)        0.306    19.738 r  u_sd_file_reader/read_sector_no[31]_i_13/O
                         net (fo=1, routed)           0.287    20.025    u_sd_file_reader/read_sector_no[31]_i_13_n_0
    SLICE_X69Y66         LUT5 (Prop_lut5_I4_O)        0.124    20.149 r  u_sd_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    20.149    u_sd_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X69Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    20.387 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    20.387    u_sd_file_reader/read_sector_no[31]
    SLICE_X69Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.505    14.928    u_sd_file_reader/CLK
    SLICE_X69Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X69Y66         FDCE (Setup_fdce_C_D)        0.064    15.215    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.387    
  -------------------------------------------------------------------
                         slack                                 -5.171    

Slack (VIOLATED) :        -5.152ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 10.184ns (67.697%)  route 4.860ns (32.303%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.779 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[2]
                         net (fo=8, routed)           0.569    16.348    u_sd_file_reader/read_sector_no07_out[22]
    SLICE_X76Y64         LUT2 (Prop_lut2_I1_O)        0.302    16.650 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    16.650    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.183 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.183    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.402 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.873    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.295    18.168 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    18.168    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.718 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.718    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.052 r  u_sd_file_reader/read_sector_no_reg[31]_i_21/O[1]
                         net (fo=1, routed)           0.524    19.576    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.303    19.879 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.151    20.030    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I4_O)        0.124    20.154 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    20.154    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X69Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    20.366 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    20.366    u_sd_file_reader/read_sector_no[29]
    SLICE_X69Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.504    14.927    u_sd_file_reader/CLK
    SLICE_X69Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X69Y67         FDCE (Setup_fdce_C_D)        0.064    15.214    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -20.366    
  -------------------------------------------------------------------
                         slack                                 -5.152    

Slack (VIOLATED) :        -5.036ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.929ns  (logic 9.907ns (66.361%)  route 5.022ns (33.639%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.758 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.571    16.329    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.299    16.628 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    16.628    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.004 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.004    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.223 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.694    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X72Y64         LUT2 (Prop_lut2_I0_O)        0.295    17.989 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    17.989    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.539 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.539    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.778 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.535    19.312    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X70Y65         LUT5 (Prop_lut5_I2_O)        0.302    19.614 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.301    19.916    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X69Y66         LUT5 (Prop_lut5_I4_O)        0.124    20.040 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    20.040    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X69Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    20.252 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    20.252    u_sd_file_reader/read_sector_no[26]
    SLICE_X69Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.505    14.928    u_sd_file_reader/CLK
    SLICE_X69Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X69Y66         FDCE (Setup_fdce_C_D)        0.064    15.215    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.252    
  -------------------------------------------------------------------
                         slack                                 -5.036    

Slack (VIOLATED) :        -4.974ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.916ns  (logic 9.884ns (66.263%)  route 5.032ns (33.737%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.758 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.571    16.329    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.299    16.628 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    16.628    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.004 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.004    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.223 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.694    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X72Y64         LUT2 (Prop_lut2_I0_O)        0.295    17.989 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    17.989    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.539 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.539    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.761 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.542    19.302    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X70Y66         LUT5 (Prop_lut5_I2_O)        0.299    19.601 r  u_sd_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.304    19.906    u_sd_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124    20.030 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    20.030    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X70Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    20.239 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    20.239    u_sd_file_reader/read_sector_no[24]
    SLICE_X70Y65         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.506    14.929    u_sd_file_reader/CLK
    SLICE_X70Y65         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X70Y65         FDCE (Setup_fdce_C_D)        0.113    15.265    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -20.239    
  -------------------------------------------------------------------
                         slack                                 -4.974    

Slack (VIOLATED) :        -4.921ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.895ns  (logic 10.094ns (67.767%)  route 4.801ns (32.233%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.779 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[2]
                         net (fo=8, routed)           0.569    16.348    u_sd_file_reader/read_sector_no07_out[22]
    SLICE_X76Y64         LUT2 (Prop_lut2_I1_O)        0.302    16.650 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    16.650    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.183 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.183    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.402 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.873    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X72Y65         LUT2 (Prop_lut2_I0_O)        0.295    18.168 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    18.168    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.718 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.718    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.940 r  u_sd_file_reader/read_sector_no_reg[31]_i_21/O[0]
                         net (fo=1, routed)           0.321    19.261    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X75Y67         LUT5 (Prop_lut5_I2_O)        0.299    19.560 r  u_sd_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.296    19.856    u_sd_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X75Y68         LUT5 (Prop_lut5_I4_O)        0.124    19.980 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    19.980    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    20.218 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    20.218    u_sd_file_reader/read_sector_no[28]
    SLICE_X75Y68         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.587    15.010    u_sd_file_reader/CLK
    SLICE_X75Y68         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.233    
    SLICE_X75Y68         FDCE (Setup_fdce_C_D)        0.064    15.297    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -4.921    

Slack (VIOLATED) :        -4.873ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.766ns  (logic 9.411ns (63.735%)  route 5.355ns (36.265%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.553 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.584    16.138    u_sd_file_reader/read_sector_no07_out[18]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.302    16.440 r  u_sd_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    16.440    u_sd_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.018 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.648    17.666    u_sd_file_reader/read_sector_no13_in[19]
    SLICE_X72Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562    18.228 r  u_sd_file_reader/read_sector_no_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.228    u_sd_file_reader/read_sector_no_reg[19]_i_10_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.450 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[0]
                         net (fo=1, routed)           0.675    19.125    u_sd_file_reader/read_sector_no04_out[20]
    SLICE_X68Y66         LUT5 (Prop_lut5_I2_O)        0.299    19.424 r  u_sd_file_reader/read_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.303    19.727    u_sd_file_reader/read_sector_no[20]_i_5_n_0
    SLICE_X67Y66         LUT5 (Prop_lut5_I4_O)        0.124    19.851 r  u_sd_file_reader/read_sector_no[20]_i_2/O
                         net (fo=1, routed)           0.000    19.851    u_sd_file_reader/read_sector_no[20]_i_2_n_0
    SLICE_X67Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    20.089 r  u_sd_file_reader/read_sector_no_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    20.089    u_sd_file_reader/read_sector_no[20]
    SLICE_X67Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.505    14.928    u_sd_file_reader/CLK
    SLICE_X67Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[20]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X67Y66         FDCE (Setup_fdce_C_D)        0.064    15.215    u_sd_file_reader/read_sector_no_reg[20]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.089    
  -------------------------------------------------------------------
                         slack                                 -4.873    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 9.759ns (65.982%)  route 5.031ns (34.018%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.758 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.571    16.329    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.299    16.628 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    16.628    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.004 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.004    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.223 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.694    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X72Y64         LUT2 (Prop_lut2_I0_O)        0.295    17.989 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    17.989    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.629 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.540    19.169    u_sd_file_reader/read_sector_no04_out[23]
    SLICE_X70Y65         LUT5 (Prop_lut5_I2_O)        0.306    19.475 r  u_sd_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.305    19.780    u_sd_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X70Y67         LUT5 (Prop_lut5_I4_O)        0.124    19.904 r  u_sd_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    19.904    u_sd_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X70Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    20.113 r  u_sd_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    20.113    u_sd_file_reader/read_sector_no[23]
    SLICE_X70Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.504    14.927    u_sd_file_reader/CLK
    SLICE_X70Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X70Y67         FDCE (Setup_fdce_C_D)        0.113    15.263    u_sd_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.809ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.787ns  (logic 10.003ns (67.649%)  route 4.784ns (32.351%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.758 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.571    16.329    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.299    16.628 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    16.628    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.004 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.004    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.223 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.694    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X72Y64         LUT2 (Prop_lut2_I0_O)        0.295    17.989 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    17.989    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.539 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.539    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.873 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.446    19.319    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X75Y66         LUT5 (Prop_lut5_I2_O)        0.303    19.622 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.151    19.773    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X75Y66         LUT5 (Prop_lut5_I4_O)        0.124    19.897 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    19.897    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X75Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    20.109 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    20.109    u_sd_file_reader/read_sector_no[25]
    SLICE_X75Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.590    15.013    u_sd_file_reader/CLK
    SLICE_X75Y66         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X75Y66         FDCE (Setup_fdce_C_D)        0.064    15.300    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 -4.809    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.833ns  (logic 10.014ns (67.510%)  route 4.819ns (32.490%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.720     5.323    u_sd_file_reader/CLK
    SLICE_X81Y62         FDRE                                         r  u_sd_file_reader/sector_content_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  u_sd_file_reader/sector_content_reg[23][3]/Q
                         net (fo=2, routed)           0.960     6.739    u_sd_file_reader/p_0_in1_in[11]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.863 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6_rewire/O
                         net (fo=1, routed)           0.301     7.164    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X81Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=89, routed)          0.841     8.129    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X80Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.253 r  u_sd_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.396     8.648    u_sd_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.684 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.686    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.204 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.645    14.849    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    14.973 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    14.973    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.523 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X77Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.758 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.571    16.329    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X76Y63         LUT2 (Prop_lut2_I1_O)        0.299    16.628 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    16.628    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.004 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.004    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.223 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.471    17.694    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X72Y64         LUT2 (Prop_lut2_I0_O)        0.295    17.989 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    17.989    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.539 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.539    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.852 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.321    19.173    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X75Y66         LUT5 (Prop_lut5_I2_O)        0.306    19.479 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.312    19.791    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X74Y67         LUT5 (Prop_lut5_I4_O)        0.124    19.915 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    19.915    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X74Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    20.156 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    20.156    u_sd_file_reader/read_sector_no[27]
    SLICE_X74Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.589    15.012    u_sd_file_reader/CLK
    SLICE_X74Y67         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X74Y67         FDCE (Setup_fdce_C_D)        0.113    15.348    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                 -4.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.582     1.501    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X72Y75         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[8]/Q
                         net (fo=1, routed)           0.051     1.693    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][8]
    SLICE_X73Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.738    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_53
    SLICE_X73Y75         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.851     2.016    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X73Y75         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[8]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X73Y75         FDCE (Hold_fdce_C_D)         0.092     1.606    u_sd_file_reader/u_sd_reader/arg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.586     1.505    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X72Y70         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[11]/Q
                         net (fo=1, routed)           0.051     1.697    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][11]
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.742 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.742    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_50
    SLICE_X73Y70         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.856     2.021    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X73Y70         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[11]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X73Y70         FDCE (Hold_fdce_C_D)         0.092     1.610    u_sd_file_reader/u_sd_reader/arg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.583     1.502    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X73Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_sd_file_reader/u_sd_reader/arg_reg[15]/Q
                         net (fo=1, routed)           0.115     1.758    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[15]
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.855     2.020    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[15]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X75Y73         FDCE (Hold_fdce_C_D)         0.075     1.615    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.583     1.502    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X73Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_sd_file_reader/u_sd_reader/arg_reg[6]/Q
                         net (fo=1, routed)           0.119     1.762    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[6]
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.855     2.020    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X75Y73         FDCE (Hold_fdce_C_D)         0.078     1.618    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.885%)  route 0.121ns (46.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.583     1.502    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X72Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_sd_file_reader/u_sd_reader/arg_reg[3]/Q
                         net (fo=1, routed)           0.121     1.764    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[3]
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.855     2.020    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X75Y73         FDCE (Hold_fdce_C_D)         0.076     1.616    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.704%)  route 0.383ns (67.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.596     1.515    u_sd_file_reader/CLK
    SLICE_X73Y52         FDCE                                         r  u_sd_file_reader/file_name_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_sd_file_reader/file_name_reg[4][2]/Q
                         net (fo=1, routed)           0.383     2.039    u_sd_file_reader/u_sd_reader/fname_reg[4][7][2]
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.084 r  u_sd_file_reader/u_sd_reader/fname[4][2]_i_1/O
                         net (fo=1, routed)           0.000     2.084    u_sd_file_reader/u_sd_reader_n_353
    SLICE_X73Y49         FDCE                                         r  u_sd_file_reader/fname_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.931     2.096    u_sd_file_reader/CLK
    SLICE_X73Y49         FDCE                                         r  u_sd_file_reader/fname_reg[4][2]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X73Y49         FDCE (Hold_fdce_C_D)         0.091     1.936    u_sd_file_reader/fname_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.590     1.509    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X79Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDCE (Prop_fdce_C_Q)         0.141     1.650 f  u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[1]/Q
                         net (fo=38, routed)          0.101     1.751    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/card_type_reg[1][1]
    SLICE_X78Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_stat[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_94
    SLICE_X78Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.859     2.024    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X78Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[2]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X78Y77         FDCE (Hold_fdce_C_D)         0.121     1.643    u_sd_file_reader/u_sd_reader/sdcmd_stat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.584     1.503    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X74Y74         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_sd_file_reader/u_sd_reader/arg_reg[29]/Q
                         net (fo=1, routed)           0.049     1.716    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[29]
    SLICE_X75Y74         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.854     2.019    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X75Y74         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X75Y74         FDCE (Hold_fdce_C_D)         0.047     1.563    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.587     1.506    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X74Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  u_sd_file_reader/u_sd_reader/arg_reg[2]/Q
                         net (fo=1, routed)           0.049     1.719    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[2]
    SLICE_X75Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.857     2.022    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X75Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[2]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X75Y77         FDCE (Hold_fdce_C_D)         0.047     1.566    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.527%)  route 0.122ns (46.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.583     1.502    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X72Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_sd_file_reader/u_sd_reader/arg_reg[1]/Q
                         net (fo=1, routed)           0.122     1.766    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[1]
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.855     2.020    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X75Y73         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[1]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X75Y73         FDCE (Hold_fdce_C_D)         0.071     1.611    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75    u_sd_example/current_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y67    u_sd_example/numCounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y69    u_sd_example/numCounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y69    u_sd_example/numCounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y69    u_sd_example/numCounter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70    u_sd_example/numCounter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70    u_sd_example/numCounter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70    u_sd_example/numCounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y67    u_sd_example/numCounter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75    u_sd_example/current_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75    u_sd_example/current_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y67    u_sd_example/numCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y67    u_sd_example/numCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75    u_sd_example/current_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75    u_sd_example/current_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y67    u_sd_example/numCounter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y67    u_sd_example/numCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69    u_sd_example/numCounter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.009ns (48.396%)  route 4.274ns (51.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.616     5.219    u_sd_example/CLK
    SLICE_X52Y67         FDCE                                         r  u_sd_example/numCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  u_sd_example/numCounter_reg[2]/Q
                         net (fo=2, routed)           4.274     9.949    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.502 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.502    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/file_found_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 3.990ns (48.153%)  route 4.296ns (51.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.612     5.215    u_sd_file_reader/CLK
    SLICE_X61Y73         FDCE                                         r  u_sd_file_reader/file_found_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  u_sd_file_reader/file_found_reg_lopt_replica/Q
                         net (fo=1, routed)           4.296     9.967    lopt_1
    G14                  OBUF (Prop_obuf_I_O)         3.534    13.501 r  rgb_led2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.501    rgb_led2[2]
    G14                                                               r  rgb_led2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.140ns  (logic 4.005ns (49.198%)  route 4.135ns (50.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.619     5.222    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X69Y78         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/Q
                         net (fo=6, routed)           4.135     9.813    sdclk_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.549    13.362 r  sdclk_OBUF_inst/O
                         net (fo=0)                   0.000    13.362    sdclk
    B1                                                                r  sdclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 3.976ns (49.044%)  route 4.131ns (50.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.616     5.219    u_sd_example/CLK
    SLICE_X53Y67         FDCE                                         r  u_sd_example/numCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  u_sd_example/numCounter_reg[0]/Q
                         net (fo=3, routed)           4.131     9.806    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.326 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.326    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.071ns  (logic 4.159ns (51.537%)  route 3.911ns (48.463%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.610     5.213    u_sd_example/CLK
    SLICE_X60Y75         FDCE                                         r  u_sd_example/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.518     5.731 f  u_sd_example/current_state_reg/Q
                         net (fo=4, routed)           2.244     7.975    u_sd_example/rgb_led_OBUF[1]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.099 r  u_sd_example/rgb_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.766    lopt
    N15                  OBUF (Prop_obuf_I_O)         3.517    13.283 r  rgb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.283    rgb_led[0]
    N15                                                               r  rgb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 4.039ns (51.567%)  route 3.794ns (48.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.610     5.213    u_sd_example/CLK
    SLICE_X60Y75         FDCE                                         r  u_sd_example/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.518     5.731 r  u_sd_example/current_state_reg/Q
                         net (fo=4, routed)           3.794     9.524    rgb_led_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         3.521    13.045 r  rgb_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.045    rgb_led[1]
    M16                                                               r  rgb_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdcmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 4.025ns (53.319%)  route 3.524ns (46.681%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.710     5.313    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X79Y81         FDPE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDPE (Prop_fdpe_C_Q)         0.456     5.769 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/Q
                         net (fo=11, routed)          3.524     9.293    sdcmd_IOBUF_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.569    12.862 r  sdcmd_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.862    sdcmd
    C1                                                                r  sdcmd (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.008ns (52.933%)  route 3.564ns (47.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.616     5.219    u_sd_example/CLK
    SLICE_X52Y67         FDCE                                         r  u_sd_example/numCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  u_sd_example/numCounter_reg[4]/Q
                         net (fo=2, routed)           3.564     9.238    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.790 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.790    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.991ns (53.297%)  route 3.497ns (46.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.616     5.219    u_sd_example/CLK
    SLICE_X52Y67         FDCE                                         r  u_sd_example/numCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  u_sd_example/numCounter_reg[1]/Q
                         net (fo=2, routed)           3.497     9.172    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.707 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.707    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.007ns (53.975%)  route 3.416ns (46.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.616     5.219    u_sd_example/CLK
    SLICE_X52Y67         FDCE                                         r  u_sd_example/numCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.456     5.675 r  u_sd_example/numCounter_reg[3]/Q
                         net (fo=2, routed)           3.416     9.091    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.642 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.642    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_file_reader/filesystem_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sd_example/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.210ns (23.743%)  route 0.674ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.558     1.477    u_sd_file_reader/CLK
    SLICE_X70Y71         FDCE                                         r  u_sd_file_reader/filesystem_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164     1.641 f  u_sd_file_reader/filesystem_state_reg[0]/Q
                         net (fo=93, routed)          0.320     1.961    u_sd_file_reader/filesystem_state__0[0]
    SLICE_X67Y70         LUT3 (Prop_lut3_I2_O)        0.046     2.007 r  u_sd_file_reader/next_state_reg_i_1/O
                         net (fo=1, routed)           0.355     2.362    u_sd_example/endFile
    SLICE_X61Y75         LDCE                                         r  u_sd_example/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.393ns (62.371%)  route 0.841ns (37.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.557     1.476    u_sd_example/CLK
    SLICE_X52Y68         FDCE                                         r  u_sd_example/numCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_sd_example/numCounter_reg[5]/Q
                         net (fo=2, routed)           0.841     2.458    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.711 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.711    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.373ns (58.599%)  route 0.970ns (41.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.556     1.475    u_sd_example/CLK
    SLICE_X52Y69         FDCE                                         r  u_sd_example/numCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_sd_example/numCounter_reg[11]/Q
                         net (fo=2, routed)           0.970     2.587    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.819 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.819    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.396ns (59.338%)  route 0.956ns (40.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.555     1.474    u_sd_example/CLK
    SLICE_X52Y70         FDCE                                         r  u_sd_example/numCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_sd_example/numCounter_reg[13]/Q
                         net (fo=2, routed)           0.956     2.572    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.827 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.827    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.389ns (58.860%)  route 0.971ns (41.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.557     1.476    u_sd_example/CLK
    SLICE_X52Y68         FDCE                                         r  u_sd_example/numCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_sd_example/numCounter_reg[8]/Q
                         net (fo=2, routed)           0.971     2.588    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.837 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.837    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.397ns (58.608%)  route 0.986ns (41.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.557     1.476    u_sd_example/CLK
    SLICE_X52Y68         FDCE                                         r  u_sd_example/numCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_sd_example/numCounter_reg[6]/Q
                         net (fo=2, routed)           0.986     2.604    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.859 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.859    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.397ns (58.478%)  route 0.992ns (41.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.557     1.476    u_sd_example/CLK
    SLICE_X52Y68         FDCE                                         r  u_sd_example/numCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_sd_example/numCounter_reg[7]/Q
                         net (fo=2, routed)           0.992     2.609    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.865 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.865    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.396ns (58.083%)  route 1.007ns (41.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.556     1.475    u_sd_example/CLK
    SLICE_X52Y69         FDCE                                         r  u_sd_example/numCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_sd_example/numCounter_reg[9]/Q
                         net (fo=2, routed)           1.007     2.624    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.879 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.879    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.410ns (58.309%)  route 1.008ns (41.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.555     1.474    u_sd_example/CLK
    SLICE_X52Y70         FDCE                                         r  u_sd_example/numCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_sd_example/numCounter_reg[15]/Q
                         net (fo=2, routed)           1.008     2.624    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.893 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.893    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdcmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 0.965ns (39.955%)  route 1.450ns (60.045%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.512    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X79Y81         FDPE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/Q
                         net (fo=11, routed)          1.450     3.104    sdcmd_IOBUF_inst/T
    C1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.928 r  sdcmd_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.928    sdcmd
    C1                                                                r  sdcmd (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1112 Endpoints
Min Delay          1112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/first_data_sector_no_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.125ns  (logic 1.631ns (11.547%)  route 12.494ns (88.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.566    14.125    u_sd_file_reader/resetn
    SLICE_X80Y64         FDCE                                         f  u_sd_file_reader/first_data_sector_no_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.598     5.021    u_sd_file_reader/CLK
    SLICE_X80Y64         FDCE                                         r  u_sd_file_reader/first_data_sector_no_reg[21]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/first_data_sector_no_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.125ns  (logic 1.631ns (11.547%)  route 12.494ns (88.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.566    14.125    u_sd_file_reader/resetn
    SLICE_X80Y64         FDCE                                         f  u_sd_file_reader/first_data_sector_no_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.598     5.021    u_sd_file_reader/CLK
    SLICE_X80Y64         FDCE                                         r  u_sd_file_reader/first_data_sector_no_reg[22]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/first_data_sector_no_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.125ns  (logic 1.631ns (11.547%)  route 12.494ns (88.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.566    14.125    u_sd_file_reader/resetn
    SLICE_X80Y64         FDCE                                         f  u_sd_file_reader/first_data_sector_no_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.598     5.021    u_sd_file_reader/CLK
    SLICE_X80Y64         FDCE                                         r  u_sd_file_reader/first_data_sector_no_reg[23]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/first_data_sector_no_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.840ns  (logic 1.631ns (11.785%)  route 12.209ns (88.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.281    13.840    u_sd_file_reader/resetn
    SLICE_X80Y65         FDCE                                         f  u_sd_file_reader/first_data_sector_no_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.597     5.020    u_sd_file_reader/CLK
    SLICE_X80Y65         FDCE                                         r  u_sd_file_reader/first_data_sector_no_reg[27]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/fname_reg[4][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.697ns  (logic 1.631ns (11.907%)  route 12.066ns (88.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.139    13.697    u_sd_file_reader/resetn
    SLICE_X72Y49         FDCE                                         f  u_sd_file_reader/fname_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.728     5.150    u_sd_file_reader/CLK
    SLICE_X72Y49         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/fname_reg[4][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.697ns  (logic 1.631ns (11.907%)  route 12.066ns (88.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.139    13.697    u_sd_file_reader/resetn
    SLICE_X72Y49         FDCE                                         f  u_sd_file_reader/fname_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.728     5.150    u_sd_file_reader/CLK
    SLICE_X72Y49         FDCE                                         r  u_sd_file_reader/fname_reg[4][6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/fname_reg[4][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.693ns  (logic 1.631ns (11.911%)  route 12.062ns (88.089%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.135    13.693    u_sd_file_reader/resetn
    SLICE_X73Y49         FDCE                                         f  u_sd_file_reader/fname_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.728     5.150    u_sd_file_reader/CLK
    SLICE_X73Y49         FDCE                                         r  u_sd_file_reader/fname_reg[4][2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/first_data_sector_no_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.667ns  (logic 1.631ns (11.934%)  route 12.036ns (88.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.108    13.667    u_sd_file_reader/resetn
    SLICE_X78Y66         FDCE                                         f  u_sd_file_reader/first_data_sector_no_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.593     5.016    u_sd_file_reader/CLK
    SLICE_X78Y66         FDCE                                         r  u_sd_file_reader/first_data_sector_no_reg[30]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/first_data_sector_no_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.667ns  (logic 1.631ns (11.934%)  route 12.036ns (88.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        8.108    13.667    u_sd_file_reader/resetn
    SLICE_X78Y66         FDCE                                         f  u_sd_file_reader/first_data_sector_no_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.593     5.016    u_sd_file_reader/CLK
    SLICE_X78Y66         FDCE                                         r  u_sd_file_reader/first_data_sector_no_reg[31]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            u_sd_file_reader/cluster_sector_offset_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.443ns  (logic 1.631ns (12.133%)  route 11.812ns (87.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.434    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resetn_IBUF
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.558 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=1013, routed)        7.884    13.443    u_sd_file_reader/resetn
    SLICE_X75Y56         FDCE                                         f  u_sd_file_reader/cluster_sector_offset_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.597     5.020    u_sd_file_reader/CLK
    SLICE_X75Y56         FDCE                                         r  u_sd_file_reader/cluster_sector_offset_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_example/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            u_sd_example/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.163ns (36.367%)  route 0.285ns (63.633%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  u_sd_example/next_state_reg/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_sd_example/next_state_reg/Q
                         net (fo=1, routed)           0.285     0.448    u_sd_example/next_state
    SLICE_X60Y75         FDCE                                         r  u_sd_example/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.821     1.986    u_sd_example/CLK
    SLICE_X60Y75         FDCE                                         r  u_sd_example/current_state_reg/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.312ns (26.938%)  route 0.846ns (73.062%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.846     1.113    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X80Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.158    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/p_1_in__0[2]
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.869     2.034    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[2]/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.312ns (26.730%)  route 0.855ns (73.270%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.855     1.122    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X80Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.167 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.167    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[6]_i_1_n_0
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.869     2.034    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[6]/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.312ns (24.474%)  route 0.962ns (75.526%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.962     1.229    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X79Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.274 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.274    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[4]_i_1_n_0
    SLICE_X79Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.867     2.032    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X79Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[4]/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resp_arg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.312ns (23.913%)  route 0.992ns (76.087%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.992     1.259    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X80Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.304 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resp_arg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.304    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdin
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resp_arg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.866     2.031    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resp_arg_reg[0]/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.311ns (23.807%)  route 0.995ns (76.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.995     1.262    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X80Y86         LUT5 (Prop_lut5_I3_O)        0.044     1.306 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.306    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[1]_i_1_n_0
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.869     2.034    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[1]/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.312ns (23.866%)  route 0.995ns (76.134%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.995     1.262    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X80Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.307 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/p_1_in__0[0]
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.869     2.034    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X80Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[0]/C

Slack:                    inf
  Source:                 sdcmd
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.312ns (20.415%)  route 1.216ns (79.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdcmd (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdcmd_IOBUF_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdcmd_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.990     1.257    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmd_IBUF
    SLICE_X80Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.302 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[5]_i_1/O
                         net (fo=1, routed)           0.226     1.527    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[5]_i_1_n_0
    SLICE_X81Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.869     2.034    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/CLK
    SLICE_X81Y86         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3_reg[5]/C

Slack:                    inf
  Source:                 sddat0
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/outbyte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.275ns (16.940%)  route 1.347ns (83.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sddat0 (IN)
                         net (fo=0)                   0.000     0.000    sddat0
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sddat0_IBUF_inst/O
                         net (fo=52, routed)          1.347     1.622    u_sd_file_reader/u_sd_reader/sddat0_IBUF
    SLICE_X66Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/outbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.827     1.992    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X66Y77         FDCE                                         r  u_sd_file_reader/u_sd_reader/outbyte_reg[7]/C

Slack:                    inf
  Source:                 sddat0
                            (input port)
  Destination:            u_sd_file_reader/u_sd_reader/outbyte_reg[2]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.275ns (16.408%)  route 1.400ns (83.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sddat0 (IN)
                         net (fo=0)                   0.000     0.000    sddat0
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sddat0_IBUF_inst/O
                         net (fo=52, routed)          1.400     1.675    u_sd_file_reader/u_sd_reader/sddat0_IBUF
    SLICE_X65Y75         FDCE                                         r  u_sd_file_reader/u_sd_reader/outbyte_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.824     1.989    u_sd_file_reader/u_sd_reader/CLK
    SLICE_X65Y75         FDCE                                         r  u_sd_file_reader/u_sd_reader/outbyte_reg[2]_replica_1/C





