
*** Running vivado
    with args -log fifo_generator_rx_inst.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_rx_inst.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_rx_inst.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 318.484 ; gain = 108.973
INFO: [Synth 8-638] synthesizing module 'fifo_generator_rx_inst' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/fifo_generator_rx_inst/synth/fifo_generator_rx_inst.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_rx_inst' (24#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/fifo_generator_rx_inst/synth/fifo_generator_rx_inst.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 529.066 ; gain = 319.555
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 529.066 ; gain = 319.555
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 667.766 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 667.766 ; gain = 458.254
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |    26|
|3     |LUT2     |     2|
|4     |LUT3     |     1|
|5     |LUT4     |    24|
|6     |LUT6     |     2|
|7     |MUXCY    |    24|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     7|
|10    |FDRE     |    48|
|11    |FDSE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 673.668 ; gain = 464.156
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 694.820 ; gain = 461.070
