<stg><name>mars_kernel_0_2_node_1_stage_1</name>


<trans_list>

<trans id="263" from="1" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="20" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="21" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %temp_x_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %temp_x_read

]]></Node>
<StgValue><ssdm name="temp_x_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %mul_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul_read

]]></Node>
<StgValue><ssdm name="mul_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %k_row_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k_row_read

]]></Node>
<StgValue><ssdm name="k_row_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %jj_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %jj

]]></Node>
<StgValue><ssdm name="jj_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %i_row_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i_row_read

]]></Node>
<StgValue><ssdm name="i_row_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:5 %p_in_kk_0_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %p_in_kk_0

]]></Node>
<StgValue><ssdm name="p_in_kk_0_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %exec_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %exec

]]></Node>
<StgValue><ssdm name="exec_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %kk_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kk

]]></Node>
<StgValue><ssdm name="kk_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln41 = br i1 %exec_read, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
:0 %mul_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
:1 %temp_x_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_x_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="4">
<![CDATA[
:2 %sext_ln78 = sext i4 %kk_read

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="4">
<![CDATA[
:3 %trunc_ln78 = trunc i4 %kk_read

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4 %tmp_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln78, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="4">
<![CDATA[
:5 %zext_ln46 = zext i4 %jj_read

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln46, void, i7 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln46 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
:2 %mul_0_load = load i64 %mul_0

]]></Node>
<StgValue><ssdm name="mul_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
:3 %temp_x_0_load = load i64 %temp_x_0

]]></Node>
<StgValue><ssdm name="temp_x_0_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln46 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln46 = br i1 %icmp_ln46, void %.split2, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="7">
<![CDATA[
.split2:0 %trunc_ln69 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split2:1 %tmp_2_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln69, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:2 %add_ln69 = add i9 %tmp_2_cast, i9 %sext_ln78

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
.split2:3 %zext_ln69 = zext i9 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %m1_buf_0_addr = getelementptr i64 %m1_buf_0, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_0_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %m1_buf_1_addr = getelementptr i64 %m1_buf_1, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %m1_buf_2_addr = getelementptr i64 %m1_buf_2, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:7 %m1_buf_3_addr = getelementptr i64 %m1_buf_3, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:8 %m1_buf_4_addr = getelementptr i64 %m1_buf_4, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_4_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %m1_buf_5_addr = getelementptr i64 %m1_buf_5, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:10 %m1_buf_6_addr = getelementptr i64 %m1_buf_6, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_6_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:11 %m1_buf_7_addr = getelementptr i64 %m1_buf_7, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m1_buf_7_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:12 %empty_27 = add i9 %tmp_2_cast, i9 %zext_ln46

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
.split2:13 %p_cast = zext i9 %empty_27

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:14 %prod_buf_0_addr = getelementptr i64 %prod_buf_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:15 %prod_buf_1_addr = getelementptr i64 %prod_buf_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:16 %prod_buf_2_addr = getelementptr i64 %prod_buf_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_2_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:17 %prod_buf_3_addr = getelementptr i64 %prod_buf_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:18 %prod_buf_4_addr = getelementptr i64 %prod_buf_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_4_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:19 %prod_buf_5_addr = getelementptr i64 %prod_buf_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:20 %prod_buf_6_addr = getelementptr i64 %prod_buf_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_6_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:21 %prod_buf_7_addr = getelementptr i64 %prod_buf_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="prod_buf_7_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
.split2:23 %prod_buf_0_load = load i9 %prod_buf_0_addr

]]></Node>
<StgValue><ssdm name="prod_buf_0_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
.split2:24 %prod_buf_1_load = load i9 %prod_buf_1_addr

]]></Node>
<StgValue><ssdm name="prod_buf_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
.split2:25 %prod_buf_2_load = load i9 %prod_buf_2_addr

]]></Node>
<StgValue><ssdm name="prod_buf_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
.split2:26 %prod_buf_3_load = load i9 %prod_buf_3_addr

]]></Node>
<StgValue><ssdm name="prod_buf_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
.split2:27 %prod_buf_4_load = load i9 %prod_buf_4_addr

]]></Node>
<StgValue><ssdm name="prod_buf_4_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
.split2:28 %prod_buf_5_load = load i9 %prod_buf_5_addr

]]></Node>
<StgValue><ssdm name="prod_buf_5_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
.split2:29 %prod_buf_6_load = load i9 %prod_buf_6_addr

]]></Node>
<StgValue><ssdm name="prod_buf_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
.split2:30 %prod_buf_7_load = load i9 %prod_buf_7_addr

]]></Node>
<StgValue><ssdm name="prod_buf_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="9">
<![CDATA[
.split2:31 %m1_buf_0_load = load i9 %m1_buf_0_addr

]]></Node>
<StgValue><ssdm name="m1_buf_0_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
.split2:32 %m1_buf_1_load = load i9 %m1_buf_1_addr

]]></Node>
<StgValue><ssdm name="m1_buf_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
.split2:33 %m1_buf_2_load = load i9 %m1_buf_2_addr

]]></Node>
<StgValue><ssdm name="m1_buf_2_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
.split2:34 %m1_buf_3_load = load i9 %m1_buf_3_addr

]]></Node>
<StgValue><ssdm name="m1_buf_3_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
.split2:35 %m1_buf_4_load = load i9 %m1_buf_4_addr

]]></Node>
<StgValue><ssdm name="m1_buf_4_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
.split2:36 %m1_buf_5_load = load i9 %m1_buf_5_addr

]]></Node>
<StgValue><ssdm name="m1_buf_5_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="9">
<![CDATA[
.split2:37 %m1_buf_6_load = load i9 %m1_buf_6_addr

]]></Node>
<StgValue><ssdm name="m1_buf_6_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
.split2:38 %m1_buf_7_load = load i9 %m1_buf_7_addr

]]></Node>
<StgValue><ssdm name="m1_buf_7_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
.loopexit:0 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %p_in_kk_0_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %add_ln68 = add i32 %shl_ln, i32 448

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2 %br_ln85 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:22 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
.split2:23 %prod_buf_0_load = load i9 %prod_buf_0_addr

]]></Node>
<StgValue><ssdm name="prod_buf_0_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
.split2:24 %prod_buf_1_load = load i9 %prod_buf_1_addr

]]></Node>
<StgValue><ssdm name="prod_buf_1_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
.split2:25 %prod_buf_2_load = load i9 %prod_buf_2_addr

]]></Node>
<StgValue><ssdm name="prod_buf_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
.split2:26 %prod_buf_3_load = load i9 %prod_buf_3_addr

]]></Node>
<StgValue><ssdm name="prod_buf_3_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
.split2:27 %prod_buf_4_load = load i9 %prod_buf_4_addr

]]></Node>
<StgValue><ssdm name="prod_buf_4_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
.split2:28 %prod_buf_5_load = load i9 %prod_buf_5_addr

]]></Node>
<StgValue><ssdm name="prod_buf_5_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
.split2:29 %prod_buf_6_load = load i9 %prod_buf_6_addr

]]></Node>
<StgValue><ssdm name="prod_buf_6_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
.split2:30 %prod_buf_7_load = load i9 %prod_buf_7_addr

]]></Node>
<StgValue><ssdm name="prod_buf_7_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="9">
<![CDATA[
.split2:31 %m1_buf_0_load = load i9 %m1_buf_0_addr

]]></Node>
<StgValue><ssdm name="m1_buf_0_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
.split2:32 %m1_buf_1_load = load i9 %m1_buf_1_addr

]]></Node>
<StgValue><ssdm name="m1_buf_1_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
.split2:33 %m1_buf_2_load = load i9 %m1_buf_2_addr

]]></Node>
<StgValue><ssdm name="m1_buf_2_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
.split2:34 %m1_buf_3_load = load i9 %m1_buf_3_addr

]]></Node>
<StgValue><ssdm name="m1_buf_3_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
.split2:35 %m1_buf_4_load = load i9 %m1_buf_4_addr

]]></Node>
<StgValue><ssdm name="m1_buf_4_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
.split2:36 %m1_buf_5_load = load i9 %m1_buf_5_addr

]]></Node>
<StgValue><ssdm name="m1_buf_5_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="9">
<![CDATA[
.split2:37 %m1_buf_6_load = load i9 %m1_buf_6_addr

]]></Node>
<StgValue><ssdm name="m1_buf_6_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
.split2:38 %m1_buf_7_load = load i9 %m1_buf_7_addr

]]></Node>
<StgValue><ssdm name="m1_buf_7_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.split2:39 %br_ln58 = br void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4 0, void %.split2, i4 %add_ln58, void %ifFalse

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10 %icmp_ln58 = icmp_eq  i4 %k, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln58 = br i1 %icmp_ln58, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="4">
<![CDATA[
.split:0 %zext_ln78 = zext i4 %k

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:1 %add_ln78 = add i6 %tmp_1_cast, i6 %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split:2 %tmp_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln78, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:3 %add_ln78_1 = add i9 %tmp_4_cast, i9 %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
.split:4 %zext_ln78_1 = zext i9 %add_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %m2_buf_0_addr = getelementptr i64 %m2_buf_0, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_0_addr"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %m2_buf_1_addr = getelementptr i64 %m2_buf_1, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_1_addr"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %m2_buf_2_addr = getelementptr i64 %m2_buf_2, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_2_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %m2_buf_3_addr = getelementptr i64 %m2_buf_3, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_3_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %m2_buf_4_addr = getelementptr i64 %m2_buf_4, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_4_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %m2_buf_5_addr = getelementptr i64 %m2_buf_5, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_5_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %m2_buf_6_addr = getelementptr i64 %m2_buf_6, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_6_addr"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %m2_buf_7_addr = getelementptr i64 %m2_buf_7, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="m2_buf_7_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="4">
<![CDATA[
.split:15 %trunc_ln69_1 = trunc i4 %k

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
.split:16 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.8double.i3, i64 %m1_buf_0_load, i64 %m1_buf_1_load, i64 %m1_buf_2_load, i64 %m1_buf_3_load, i64 %m1_buf_4_load, i64 %m1_buf_5_load, i64 %m1_buf_6_load, i64 %m1_buf_7_load, i3 %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
.split:17 %m2_buf_0_load = load i9 %m2_buf_0_addr

]]></Node>
<StgValue><ssdm name="m2_buf_0_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
.split:20 %m2_buf_1_load = load i9 %m2_buf_1_addr

]]></Node>
<StgValue><ssdm name="m2_buf_1_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
.split:23 %m2_buf_2_load = load i9 %m2_buf_2_addr

]]></Node>
<StgValue><ssdm name="m2_buf_2_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="9">
<![CDATA[
.split:26 %m2_buf_3_load = load i9 %m2_buf_3_addr

]]></Node>
<StgValue><ssdm name="m2_buf_3_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="9">
<![CDATA[
.split:29 %m2_buf_4_load = load i9 %m2_buf_4_addr

]]></Node>
<StgValue><ssdm name="m2_buf_4_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="9">
<![CDATA[
.split:32 %m2_buf_5_load = load i9 %m2_buf_5_addr

]]></Node>
<StgValue><ssdm name="m2_buf_5_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="9">
<![CDATA[
.split:35 %m2_buf_6_load = load i9 %m2_buf_6_addr

]]></Node>
<StgValue><ssdm name="m2_buf_6_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="9">
<![CDATA[
.split:38 %m2_buf_7_load = load i9 %m2_buf_7_addr

]]></Node>
<StgValue><ssdm name="m2_buf_7_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
.split:17 %m2_buf_0_load = load i9 %m2_buf_0_addr

]]></Node>
<StgValue><ssdm name="m2_buf_0_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
.split:20 %m2_buf_1_load = load i9 %m2_buf_1_addr

]]></Node>
<StgValue><ssdm name="m2_buf_1_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
.split:23 %m2_buf_2_load = load i9 %m2_buf_2_addr

]]></Node>
<StgValue><ssdm name="m2_buf_2_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="9">
<![CDATA[
.split:26 %m2_buf_3_load = load i9 %m2_buf_3_addr

]]></Node>
<StgValue><ssdm name="m2_buf_3_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="9">
<![CDATA[
.split:29 %m2_buf_4_load = load i9 %m2_buf_4_addr

]]></Node>
<StgValue><ssdm name="m2_buf_4_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="9">
<![CDATA[
.split:32 %m2_buf_5_load = load i9 %m2_buf_5_addr

]]></Node>
<StgValue><ssdm name="m2_buf_5_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="9">
<![CDATA[
.split:35 %m2_buf_6_load = load i9 %m2_buf_6_addr

]]></Node>
<StgValue><ssdm name="m2_buf_6_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="9">
<![CDATA[
.split:38 %m2_buf_7_load = load i9 %m2_buf_7_addr

]]></Node>
<StgValue><ssdm name="m2_buf_7_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %mul1 = dmul i64 %tmp, i64 %m2_buf_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:21 %mul18_1 = dmul i64 %tmp, i64 %m2_buf_1_load

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %add_ln58 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %mul1 = dmul i64 %tmp, i64 %m2_buf_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:21 %mul18_1 = dmul i64 %tmp, i64 %m2_buf_1_load

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %mul18_2 = dmul i64 %tmp, i64 %m2_buf_2_load

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:27 %mul18_3 = dmul i64 %tmp, i64 %m2_buf_3_load

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:41 %icmp_ln58_1 = icmp_eq  i4 %add_ln58, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:42 %br_ln58 = br i1 %icmp_ln58_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %mul1 = dmul i64 %tmp, i64 %m2_buf_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:21 %mul18_1 = dmul i64 %tmp, i64 %m2_buf_1_load

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %mul18_2 = dmul i64 %tmp, i64 %m2_buf_2_load

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:27 %mul18_3 = dmul i64 %tmp, i64 %m2_buf_3_load

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:30 %mul18_4 = dmul i64 %tmp, i64 %m2_buf_4_load

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %mul18_5 = dmul i64 %tmp, i64 %m2_buf_5_load

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="154" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %mul1 = dmul i64 %tmp, i64 %m2_buf_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:21 %mul18_1 = dmul i64 %tmp, i64 %m2_buf_1_load

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %mul18_2 = dmul i64 %tmp, i64 %m2_buf_2_load

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:27 %mul18_3 = dmul i64 %tmp, i64 %m2_buf_3_load

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:30 %mul18_4 = dmul i64 %tmp, i64 %m2_buf_4_load

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %mul18_5 = dmul i64 %tmp, i64 %m2_buf_5_load

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:36 %mul18_6 = dmul i64 %tmp, i64 %m2_buf_6_load

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:39 %mul18_7 = dmul i64 %tmp, i64 %m2_buf_7_load

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
ifFalse:0 %store_ln69 = store i64 %tmp, i64 %temp_x_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %mul1 = dmul i64 %tmp, i64 %m2_buf_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:21 %mul18_1 = dmul i64 %tmp, i64 %m2_buf_1_load

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %mul18_2 = dmul i64 %tmp, i64 %m2_buf_2_load

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:27 %mul18_3 = dmul i64 %tmp, i64 %m2_buf_3_load

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:30 %mul18_4 = dmul i64 %tmp, i64 %m2_buf_4_load

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %mul18_5 = dmul i64 %tmp, i64 %m2_buf_5_load

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:36 %mul18_6 = dmul i64 %tmp, i64 %m2_buf_6_load

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:39 %mul18_7 = dmul i64 %tmp, i64 %m2_buf_7_load

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %mul1 = dmul i64 %tmp, i64 %m2_buf_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:21 %mul18_1 = dmul i64 %tmp, i64 %m2_buf_1_load

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %mul18_2 = dmul i64 %tmp, i64 %m2_buf_2_load

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:27 %mul18_3 = dmul i64 %tmp, i64 %m2_buf_3_load

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:30 %mul18_4 = dmul i64 %tmp, i64 %m2_buf_4_load

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %mul18_5 = dmul i64 %tmp, i64 %m2_buf_5_load

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:36 %mul18_6 = dmul i64 %tmp, i64 %m2_buf_6_load

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:39 %mul18_7 = dmul i64 %tmp, i64 %m2_buf_7_load

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %add25_111 = phi i64 %prod_buf_1_load, void %.split2, i64 %add25_1, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_111"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:8 %empty_28 = phi i64 %prod_buf_0_load, void %.split2, i64 %add, void %ifFalse

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:19 %add = dadd i64 %empty_28, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %add25_1 = dadd i64 %add25_111, i64 %mul18_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %mul18_2 = dmul i64 %tmp, i64 %m2_buf_2_load

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:27 %mul18_3 = dmul i64 %tmp, i64 %m2_buf_3_load

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:30 %mul18_4 = dmul i64 %tmp, i64 %m2_buf_4_load

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %mul18_5 = dmul i64 %tmp, i64 %m2_buf_5_load

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:36 %mul18_6 = dmul i64 %tmp, i64 %m2_buf_6_load

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:39 %mul18_7 = dmul i64 %tmp, i64 %m2_buf_7_load

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5 %add25_313 = phi i64 %prod_buf_3_load, void %.split2, i64 %add25_3, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_313"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:6 %add25_212 = phi i64 %prod_buf_2_load, void %.split2, i64 %add25_2, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_212"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:19 %add = dadd i64 %empty_28, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %add25_1 = dadd i64 %add25_111, i64 %mul18_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %add25_2 = dadd i64 %add25_212, i64 %mul18_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:28 %add25_3 = dadd i64 %add25_313, i64 %mul18_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:30 %mul18_4 = dmul i64 %tmp, i64 %m2_buf_4_load

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %mul18_5 = dmul i64 %tmp, i64 %m2_buf_5_load

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:36 %mul18_6 = dmul i64 %tmp, i64 %m2_buf_6_load

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:39 %mul18_7 = dmul i64 %tmp, i64 %m2_buf_7_load

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %add25_515 = phi i64 %prod_buf_5_load, void %.split2, i64 %add25_5, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_515"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %add25_414 = phi i64 %prod_buf_4_load, void %.split2, i64 %add25_4, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_414"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:19 %add = dadd i64 %empty_28, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %add25_1 = dadd i64 %add25_111, i64 %mul18_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %add25_2 = dadd i64 %add25_212, i64 %mul18_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:28 %add25_3 = dadd i64 %add25_313, i64 %mul18_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:31 %add25_4 = dadd i64 %add25_414, i64 %mul18_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:34 %add25_5 = dadd i64 %add25_515, i64 %mul18_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:36 %mul18_6 = dmul i64 %tmp, i64 %m2_buf_6_load

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:39 %mul18_7 = dmul i64 %tmp, i64 %m2_buf_7_load

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
ifFalse:1 %store_ln78 = store i64 %mul18_7, i64 %mul_0

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %add25_717 = phi i64 %prod_buf_7_load, void %.split2, i64 %add25_7, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_717"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %add25_616 = phi i64 %prod_buf_6_load, void %.split2, i64 %add25_6, void %ifFalse

]]></Node>
<StgValue><ssdm name="add25_616"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:19 %add = dadd i64 %empty_28, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %add25_1 = dadd i64 %add25_111, i64 %mul18_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %add25_2 = dadd i64 %add25_212, i64 %mul18_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:28 %add25_3 = dadd i64 %add25_313, i64 %mul18_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:31 %add25_4 = dadd i64 %add25_414, i64 %mul18_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:34 %add25_5 = dadd i64 %add25_515, i64 %mul18_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:37 %add25_6 = dadd i64 %add25_616, i64 %mul18_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:40 %add25_7 = dadd i64 %add25_717, i64 %mul18_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="222" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:19 %add = dadd i64 %empty_28, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:22 %add25_1 = dadd i64 %add25_111, i64 %mul18_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %add25_2 = dadd i64 %add25_212, i64 %mul18_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:28 %add25_3 = dadd i64 %add25_313, i64 %mul18_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:31 %add25_4 = dadd i64 %add25_414, i64 %mul18_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:34 %add25_5 = dadd i64 %add25_515, i64 %mul18_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:37 %add25_6 = dadd i64 %add25_616, i64 %mul18_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:40 %add25_7 = dadd i64 %add25_717, i64 %mul18_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="230" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %add25_2 = dadd i64 %add25_212, i64 %mul18_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:28 %add25_3 = dadd i64 %add25_313, i64 %mul18_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:31 %add25_4 = dadd i64 %add25_414, i64 %mul18_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:34 %add25_5 = dadd i64 %add25_515, i64 %mul18_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:37 %add25_6 = dadd i64 %add25_616, i64 %mul18_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:40 %add25_7 = dadd i64 %add25_717, i64 %mul18_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:0 %store_ln79 = store i64 %add, i9 %prod_buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:1 %store_ln79 = store i64 %add25_1, i9 %prod_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="238" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:31 %add25_4 = dadd i64 %add25_414, i64 %mul18_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:34 %add25_5 = dadd i64 %add25_515, i64 %mul18_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:37 %add25_6 = dadd i64 %add25_616, i64 %mul18_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:40 %add25_7 = dadd i64 %add25_717, i64 %mul18_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:2 %store_ln79 = store i64 %add25_2, i9 %prod_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:3 %store_ln79 = store i64 %add25_3, i9 %prod_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:13 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:14 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:37 %add25_6 = dadd i64 %add25_616, i64 %mul18_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:40 %add25_7 = dadd i64 %add25_717, i64 %mul18_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:4 %store_ln79 = store i64 %add25_4, i9 %prod_buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:5 %store_ln79 = store i64 %add25_5, i9 %prod_buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="250" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:6 %store_ln79 = store i64 %add25_6, i9 %prod_buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
ifTrue:7 %store_ln79 = store i64 %add25_7, i9 %prod_buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:8 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0 %phi_ln85 = phi i64 %mul_0_load, void %.loopexit, i64 %mul_read_1, void

]]></Node>
<StgValue><ssdm name="phi_ln85"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:1 %phi_ln85_1 = phi i32 %add_ln68, void %.loopexit, i32 %k_row_read_1, void

]]></Node>
<StgValue><ssdm name="phi_ln85_1"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:2 %phi_ln85_2 = phi i64 %temp_x_0_load, void %.loopexit, i64 %temp_x_read_1, void

]]></Node>
<StgValue><ssdm name="phi_ln85_2"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:3 %phi_ln85_3 = phi i32 4032, void %.loopexit, i32 %i_row_read_1, void

]]></Node>
<StgValue><ssdm name="phi_ln85_3"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
._crit_edge:4 %mrv = insertvalue i192 <undef>, i32 %phi_ln85_3

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
._crit_edge:5 %mrv_1 = insertvalue i192 %mrv, i32 %phi_ln85_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
._crit_edge:6 %mrv_2 = insertvalue i192 %mrv_1, i64 %phi_ln85

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
._crit_edge:7 %mrv_3 = insertvalue i192 %mrv_2, i64 %phi_ln85_2

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="192">
<![CDATA[
._crit_edge:8 %ret_ln85 = ret i192 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
