{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.480808",
   "Default View_TopLeft":"-410,0",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port s_axi_ad9680_jesd -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port s_axi_ad9680_tpl -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port s_axi_ad9680_offload -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port s_axi_ad9680_dma -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port m_axi_ad9680_dma -pg 1 -lvl 6 -x 1800 -y 760 -defaultsOSRD
preplace port port-id_pl_clk_100M -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_rx_out_clk_0 -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_peripheral_aresetn_100M -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port port-id_rx_sysref -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port port-id_phy_en_char_align -pg 1 -lvl 6 -x 1800 -y 190 -defaultsOSRD
preplace port port-id_ext_reset_in -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace portBus phy_block_sync -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace portBus phy_charisk -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace portBus phy_data -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace portBus phy_disperr -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace portBus phy_header -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace portBus phy_notintable -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace portBus adc_irq -pg 1 -lvl 6 -x 1800 -y 640 -defaultsOSRD
preplace portBus rx_sync -pg 1 -lvl 6 -x 1800 -y 580 -defaultsOSRD
preplace inst axi_ad9680_jesd -pg 1 -lvl 1 -x 200 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 33 22 23 24 25 26 21 28 29 27 31 30 32 34 35 36} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir device_clk left -pinY device_clk 20L -pinDir irq right -pinY irq 220R -pinDir link_clk left -pinY link_clk 40L -pinBusDir phy_block_sync left -pinBusY phy_block_sync 60L -pinBusDir phy_charisk left -pinBusY phy_charisk 80L -pinBusDir phy_data left -pinBusY phy_data 100L -pinBusDir phy_disperr left -pinBusY phy_disperr 120L -pinDir phy_en_char_align right -pinY phy_en_char_align 120R -pinBusDir phy_header left -pinBusY phy_header 140L -pinBusDir phy_notintable left -pinBusY phy_notintable 160L -pinBusDir rx_data_tdata right -pinBusY rx_data_tdata 140R -pinDir rx_data_tvalid right -pinY rx_data_tvalid 180R -pinBusDir rx_sof right -pinBusY rx_sof 160R -pinBusDir rx_sync right -pinBusY rx_sync 200R -pinDir s_axi_aclk left -pinY s_axi_aclk 180L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 200L -pinDir sysref left -pinY sysref 220L
preplace inst axi_ad9680_rstgen -pg 1 -lvl 2 -x 690 -y 660 -swap {0 3 1 2 4 6 7 5 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst xlconcat_irq -pg 1 -lvl 5 -x 1650 -y 640 -swap {0 2 1} -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 right -pinBusY In1 20R -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_ad9680_offload -pg 1 -lvl 4 -x 1380 -y 860 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 37 33 35 34 36 38} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir s_axis left -pinY s_axis 20L -pinDir s_axis.s_axis_tdata left -pinY s_axis.s_axis_tdata 40L -pinDir s_axis.s_axis_tvalid left -pinY s_axis.s_axis_tvalid 60L -pinDir m_axis right -pinY m_axis 0R -pinDir s_axis_aclk left -pinY s_axis_aclk 80L -pinDir s_axis_aresetn left -pinY s_axis_aresetn 180L -pinDir m_axis_aclk left -pinY m_axis_aclk 100L -pinDir m_axis_aresetn left -pinY m_axis_aresetn 140L -pinDir s_axi_aclk left -pinY s_axi_aclk 120L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 160L -pinDir init_req right -pinY init_req 20R
preplace inst axi_ad9680_dma -pg 1 -lvl 5 -x 1650 -y 760 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 68 70 69 67} -defaultsOSRD -pinDir s_axi left -pinY s_axi 40L -pinDir s_axis left -pinY s_axis 100L -pinDir m_dest_axi right -pinY m_dest_axi 0R -pinDir m_dest_axi_aclk left -pinY m_dest_axi_aclk 290L -pinDir axi_aresetn left -pinY axi_aresetn 310L -pinDir irq right -pinY irq 20R -pinDir s_axis_xfer_req left -pinY s_axis_xfer_req 120L
preplace inst axi_ad9680_cpack -pg 1 -lvl 3 -x 1060 -y 380 -swap {6 7 0 2 3 4 5 1 9 8} -defaultsOSRD -pinDir clk left -pinY clk 130L -pinDir reset left -pinY reset 150L -pinDir enable_0 left -pinY enable_0 0L -pinDir enable_1 left -pinY enable_1 40L -pinDir fifo_wr_en left -pinY fifo_wr_en 60L -pinBusDir fifo_wr_data_0 left -pinBusY fifo_wr_data_0 80L -pinBusDir fifo_wr_data_1 left -pinBusY fifo_wr_data_1 100L -pinDir fifo_wr_overflow left -pinY fifo_wr_overflow 20L -pinDir packed_fifo_wr_en right -pinY packed_fifo_wr_en 150R -pinBusDir packed_fifo_wr_data right -pinBusY packed_fifo_wr_data 130R
preplace inst axi_ad9680_tpl -pg 1 -lvl 2 -x 690 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 21 20 22 23 26 27 28 29 30 32 31} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinBusDir adc_data_0 right -pinBusY adc_data_0 80R -pinBusDir adc_data_1 right -pinBusY adc_data_1 100R -pinDir adc_dovf right -pinY adc_dovf 20R -pinBusDir adc_enable_0 right -pinBusY adc_enable_0 0R -pinBusDir adc_enable_1 right -pinBusY adc_enable_1 40R -pinBusDir adc_valid_0 right -pinBusY adc_valid_0 60R -pinBusDir adc_valid_1 right -pinBusY adc_valid_1 120R -pinDir link_clk left -pinY link_clk 20L -pinBusDir link_data left -pinBusY link_data 40L -pinBusDir link_sof left -pinBusY link_sof 60L -pinDir link_valid left -pinY link_valid 80L -pinDir s_axi_aclk left -pinY s_axi_aclk 120L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L
preplace netloc pl_clk_100M_1 1 0 5 40 370 360 960 NJ 960 1260 1090 1500
preplace netloc device_clk_1 1 0 4 40 10 480 560 880 940 NJ
preplace netloc phy_block_sync_1 1 0 1 NJ 130
preplace netloc phy_charisk_1 1 0 1 NJ 150
preplace netloc phy_data_1 1 0 1 NJ 170
preplace netloc phy_disperr_1 1 0 1 NJ 190
preplace netloc phy_header_1 1 0 1 NJ 210
preplace netloc phy_notintable_1 1 0 1 NJ 230
preplace netloc peripheral_aresetn_100M_1 1 0 5 20 350 380 980 NJ 980 1240 1110 1520
preplace netloc rx_sysref_1 1 0 1 NJ 290
preplace netloc xlconcat_irq_dout 1 5 1 NJ 640
preplace netloc axi_ad9680_jesd_0_irq 1 1 4 400 600 NJ 600 NJ 600 1500J
preplace netloc axi_ad9680_dma_irq 1 5 1 1780 660n
preplace netloc axi_ad9680_jesd_0_phy_en_char_align 1 1 5 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc axi_ad9680_jesd_0_rx_data_tdata 1 1 1 520 210n
preplace netloc axi_ad9680_jesd_0_rx_data_tvalid 1 1 1 460 250n
preplace netloc axi_ad9680_jesd_0_rx_sof 1 1 1 500 230n
preplace netloc axi_ad9680_jesd_0_rx_sync 1 1 5 420J 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc axi_ad9680_cpack_fifo_wr_overflow 1 2 1 N 400
preplace netloc axi_ad9680_tpl_adc_data_0 1 2 1 N 460
preplace netloc axi_ad9680_tpl_adc_data_1 1 2 1 N 480
preplace netloc axi_ad9680_tpl_adc_enable_0 1 2 1 N 380
preplace netloc axi_ad9680_tpl_adc_enable_1 1 2 1 N 420
preplace netloc axi_ad9680_tpl_adc_valid_0 1 2 1 N 440
preplace netloc axi_ad9680_cpack_packed_fifo_wr_data 1 3 1 1260 510n
preplace netloc axi_ad9680_cpack_packed_fifo_wr_en 1 3 1 1240 530n
preplace netloc reset_1 1 2 1 860 530n
preplace netloc ext_reset_in_1 1 0 2 NJ 720 NJ
preplace netloc s_axis_aresetn_1 1 2 2 860 1040 NJ
preplace netloc axi_ad9680_dma_s_axis_xfer_req 1 4 1 N 880
preplace netloc s_axi_ad9680_jesd_1 1 0 1 NJ 70
preplace netloc s_axi_ad9680_tpl_1 1 0 2 NJ 390 440J
preplace netloc s_axi_ad9680_offload_1 1 0 4 NJ 860 NJ 860 NJ 860 NJ
preplace netloc s_axi_ad9680_dma_1 1 0 5 NJ 800 NJ 800 NJ 800 NJ 800 NJ
preplace netloc axi_ad9680_dma_m_dest_axi 1 5 1 NJ 760
preplace netloc s_axis_1 1 4 1 N 860
levelinfo -pg 1 0 200 690 1060 1380 1650 1800
pagesize -pg 1 -db -bbox -sgen -220 0 1980 1120
",
   "No Loops_ScaleFactor":"0.425",
   "No Loops_TopLeft":"-558,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port s_axi_ad9680_jesd -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port s_axi_ad9680_tpl -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port s_axi_ad9680_offload -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port s_axi_ad9680_dma -pg 1 -lvl 0 -x 0 -y 760 -defaultsOSRD
preplace port m_axi_ad9680_dma -pg 1 -lvl 6 -x 1780 -y 670 -defaultsOSRD
preplace port port-id_pl_clk_100M -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_rx_out_clk_0 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_peripheral_aresetn_100M -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port port-id_rx_sysref -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port port-id_phy_en_char_align -pg 1 -lvl 6 -x 1780 -y 590 -defaultsOSRD
preplace port port-id_ext_reset_in -pg 1 -lvl 0 -x 0 -y 930 -defaultsOSRD
preplace portBus phy_block_sync -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace portBus phy_charisk -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace portBus phy_data -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus phy_disperr -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus phy_header -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace portBus phy_notintable -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace portBus adc_irq -pg 1 -lvl 6 -x 1780 -y 310 -defaultsOSRD
preplace portBus rx_sync -pg 1 -lvl 6 -x 1780 -y 850 -defaultsOSRD
preplace inst axi_ad9680_jesd -pg 1 -lvl 1 -x 200 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 31 22 23 24 25 26 32 28 29 21 30 27 33 34 35 36} -defaultsOSRD -pinY s_axi 0L -pinY device_clk 20L -pinY irq 180R -pinY link_clk 40L -pinBusY phy_block_sync 60L -pinBusY phy_charisk 80L -pinBusY phy_data 100L -pinBusY phy_disperr 120L -pinY phy_en_char_align 200R -pinBusY phy_header 140L -pinBusY phy_notintable 160L -pinBusY rx_data_tdata 20R -pinY rx_data_tvalid 60R -pinBusY rx_sof 40R -pinBusY rx_sync 220R -pinY s_axi_aclk 180L -pinY s_axi_aresetn 200L -pinY sysref 220L
preplace inst axi_ad9680_rstgen -pg 1 -lvl 2 -x 610 -y 910 -swap {0 1 2 3 4 7 8 5 9 6} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 40R -pinBusY bus_struct_reset 60R -pinBusY peripheral_reset 0R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 20R
preplace inst xlconcat_irq -pg 1 -lvl 5 -x 1600 -y 310 -swap {1 0 2} -defaultsOSRD -pinBusY In0 20L -pinBusY In1 0L -pinBusY dout 0R
preplace inst axi_ad9680_offload -pg 1 -lvl 4 -x 1320 -y 470 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 37 33 35 34 36 38} -defaultsOSRD -pinY s_axi 0L -pinY s_axis 20L -pinY s_axis.s_axis_tdata 40L -pinY s_axis.s_axis_tvalid 60L -pinY m_axis 200R -pinY s_axis_aclk 80L -pinY s_axis_aresetn 180L -pinY m_axis_aclk 100L -pinY m_axis_aresetn 140L -pinY s_axi_aclk 120L -pinY s_axi_aresetn 160L -pinY init_req 200L
preplace inst axi_ad9680_dma -pg 1 -lvl 5 -x 1600 -y 670 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 70 69} -defaultsOSRD -pinY s_axi 90L -pinY s_axis 0L -pinY m_dest_axi 0R -pinY m_dest_axi_aclk 110L -pinY axi_aresetn 130L -pinY irq 40R -pinY s_axis_xfer_req 20R
preplace inst axi_ad9680_cpack -pg 1 -lvl 3 -x 980 -y 70 -swap {5 6 0 1 2 3 4 7 9 8} -defaultsOSRD -pinY clk 190L -pinY reset 210L -pinY enable_0 80L -pinY enable_1 100L -pinY fifo_wr_en 120L -pinBusY fifo_wr_data_0 140L -pinBusY fifo_wr_data_1 160L -pinY fifo_wr_overflow 0R -pinY packed_fifo_wr_en 210R -pinBusY packed_fifo_wr_data 190R
preplace inst axi_ad9680_tpl -pg 1 -lvl 2 -x 610 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 22 20 21 23 26 27 28 29 30 31 32} -defaultsOSRD -pinY s_axi 0L -pinBusY adc_data_0 140R -pinBusY adc_data_1 160R -pinY adc_dovf 20L -pinBusY adc_enable_0 80R -pinBusY adc_enable_1 100R -pinBusY adc_valid_0 120R -pinBusY adc_valid_1 180R -pinY link_clk 40L -pinBusY link_data 100L -pinBusY link_sof 120L -pinY link_valid 140L -pinY s_axi_aclk 160L -pinY s_axi_aresetn 180L
preplace netloc pl_clk_100M_1 1 0 5 40 430 420 570 NJ 570 1180 780 NJ
preplace netloc device_clk_1 1 0 4 40 90 380 310 800 550 NJ
preplace netloc phy_block_sync_1 1 0 1 NJ 210
preplace netloc phy_charisk_1 1 0 1 NJ 230
preplace netloc phy_data_1 1 0 1 NJ 250
preplace netloc phy_disperr_1 1 0 1 NJ 270
preplace netloc phy_header_1 1 0 1 NJ 290
preplace netloc phy_notintable_1 1 0 1 NJ 310
preplace netloc peripheral_aresetn_100M_1 1 0 5 20 450 440 590 NJ 590 1160 800 NJ
preplace netloc rx_sysref_1 1 0 1 NJ 370
preplace netloc xlconcat_irq_dout 1 5 1 NJ 310
preplace netloc axi_ad9680_jesd_0_irq 1 1 4 NJ 330 NJ 330 NJ 330 N
preplace netloc axi_ad9680_dma_irq 1 4 2 1440 250 1760
preplace netloc axi_ad9680_jesd_0_phy_en_char_align 1 1 5 400J 720 NJ 720 NJ 720 1440J 590 NJ
preplace netloc axi_ad9680_jesd_0_rx_data_tdata 1 1 1 N 170
preplace netloc axi_ad9680_jesd_0_rx_data_tvalid 1 1 1 N 210
preplace netloc axi_ad9680_jesd_0_rx_sof 1 1 1 N 190
preplace netloc axi_ad9680_jesd_0_rx_sync 1 1 5 360J 850 NJ 850 NJ 850 NJ 850 NJ
preplace netloc axi_ad9680_cpack_fifo_wr_overflow 1 1 3 440 10 NJ 10 1200
preplace netloc axi_ad9680_tpl_adc_data_0 1 2 1 N 210
preplace netloc axi_ad9680_tpl_adc_data_1 1 2 1 N 230
preplace netloc axi_ad9680_tpl_adc_enable_0 1 2 1 N 150
preplace netloc axi_ad9680_tpl_adc_enable_1 1 2 1 N 170
preplace netloc axi_ad9680_tpl_adc_valid_0 1 2 1 N 190
preplace netloc axi_ad9680_cpack_packed_fifo_wr_data 1 3 1 1200 260n
preplace netloc axi_ad9680_cpack_packed_fifo_wr_en 1 3 1 1180 280n
preplace netloc reset_1 1 2 1 780 280n
preplace netloc ext_reset_in_1 1 0 2 NJ 930 NJ
preplace netloc s_axis_aresetn_1 1 2 2 800 650 NJ
preplace netloc axi_ad9680_dma_s_axis_xfer_req 1 3 3 1200 740 1460J 610 1740
preplace netloc s_axi_ad9680_jesd_1 1 0 1 NJ 150
preplace netloc s_axi_ad9680_tpl_1 1 0 2 NJ 70 NJ
preplace netloc s_axi_ad9680_offload_1 1 0 4 NJ 470 NJ 470 NJ 470 NJ
preplace netloc s_axi_ad9680_dma_1 1 0 5 NJ 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_ad9680_dma_m_dest_axi 1 5 1 NJ 670
preplace netloc s_axis_1 1 4 1 N 670
levelinfo -pg 1 0 200 610 980 1320 1600 1780
pagesize -pg 1 -db -bbox -sgen -220 0 1960 1050
",
   "Reduced Jogs_ScaleFactor":"0.453333",
   "Reduced Jogs_TopLeft":"-479,0",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port s_axi_ad9680_jesd -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port s_axi_ad9680_tpl -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port s_axi_ad9680_offload -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port s_axi_ad9680_dma -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port m_axi_ad9680_dma -pg 1 -lvl 6 -x 1840 -y 690 -defaultsOSRD
preplace port port-id_pl_clk_100M -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_rx_out_clk_0 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_peripheral_aresetn_100M -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_rx_sysref -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port port-id_phy_en_char_align -pg 1 -lvl 6 -x 1840 -y 610 -defaultsOSRD
preplace port port-id_ext_reset_in -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace portBus phy_block_sync -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace portBus phy_charisk -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace portBus phy_data -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace portBus phy_disperr -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus phy_header -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus phy_notintable -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace portBus adc_irq -pg 1 -lvl 6 -x 1840 -y 280 -defaultsOSRD
preplace portBus rx_sync -pg 1 -lvl 6 -x 1840 -y 790 -defaultsOSRD
preplace inst axi_ad9680_rstgen -pg 1 -lvl 2 -x 610 -y 890 -swap {0 3 1 2 4 6 7 5 8 9} -defaultsOSRD
preplace inst xlconcat_irq -pg 1 -lvl 5 -x 1650 -y 280 -swap {1 0 2} -defaultsOSRD
preplace inst axi_ad9680_offload -pg 1 -lvl 4 -x 1350 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 37 33 35 34 36 38} -defaultsOSRD
preplace inst axi_ad9680_dma -pg 1 -lvl 5 -x 1650 -y 710 -defaultsOSRD
preplace inst axi_ad9680_cpack -pg 1 -lvl 3 -x 980 -y 150 -swap {5 6 0 1 2 3 4 7 9 8} -defaultsOSRD
preplace inst axi_ad9680_tpl -pg 1 -lvl 2 -x 610 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 22 20 21 23 26 27 28 29 30 31 32} -defaultsOSRD
preplace inst axi_ad9680_jesd -pg 1 -lvl 1 -x 200 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 33 22 23 24 25 26 21 28 29 27 31 30 32 34 35 36} -defaultsOSRD
preplace netloc axi_ad9680_cpack_fifo_wr_overflow 1 1 3 430 270 NJ 270 1160
preplace netloc axi_ad9680_cpack_packed_fifo_wr_data 1 3 1 1200 150n
preplace netloc axi_ad9680_cpack_packed_fifo_wr_en 1 3 1 1190 170n
preplace netloc axi_ad9680_dma_irq 1 4 2 1510 350 1800
preplace netloc axi_ad9680_dma_s_axis_xfer_req 1 3 3 1190 680 1490J 620 1790
preplace netloc axi_ad9680_jesd_0_irq 1 1 4 NJ 290 NJ 290 NJ 290 N
preplace netloc axi_ad9680_jesd_0_phy_en_char_align 1 1 5 360J 10 NJ 10 NJ 10 NJ 10 1820J
preplace netloc axi_ad9680_jesd_0_rx_data_tdata 1 1 1 370 130n
preplace netloc axi_ad9680_jesd_0_rx_data_tvalid 1 1 1 400 170n
preplace netloc axi_ad9680_jesd_0_rx_sof 1 1 1 380 150n
preplace netloc axi_ad9680_jesd_0_rx_sync 1 1 5 370J 370 NJ 370 NJ 370 NJ 370 1810J
preplace netloc axi_ad9680_tpl_adc_data_0 1 2 1 N 150
preplace netloc axi_ad9680_tpl_adc_data_1 1 2 1 N 170
preplace netloc axi_ad9680_tpl_adc_enable_0 1 2 1 N 90
preplace netloc axi_ad9680_tpl_adc_enable_1 1 2 1 N 110
preplace netloc axi_ad9680_tpl_adc_valid_0 1 2 1 N 130
preplace netloc device_clk_1 1 0 4 30 60 390 280 790 280 1180J
preplace netloc ext_reset_in_1 1 0 2 NJ 910 NJ
preplace netloc peripheral_aresetn_100M_1 1 0 5 20 410 420 410 NJ 410 1170 690 1490J
preplace netloc phy_block_sync_1 1 0 1 NJ 190
preplace netloc phy_charisk_1 1 0 1 NJ 210
preplace netloc phy_data_1 1 0 1 NJ 230
preplace netloc phy_disperr_1 1 0 1 NJ 250
preplace netloc phy_header_1 1 0 1 NJ 270
preplace netloc phy_notintable_1 1 0 1 NJ 290
preplace netloc pl_clk_100M_1 1 0 5 30 420 410 420 NJ 420 1160 720 NJ
preplace netloc reset_1 1 2 1 780 210n
preplace netloc rx_sysref_1 1 0 1 NJ 350
preplace netloc s_axis_aresetn_1 1 2 2 790 610 NJ
preplace netloc xlconcat_irq_dout 1 5 1 NJ 280
preplace netloc axi_ad9680_dma_m_dest_axi 1 5 1 NJ 690
preplace netloc s_axi_ad9680_dma_1 1 0 5 NJ 700 NJ 700 NJ 700 NJ 700 1500J
preplace netloc s_axi_ad9680_jesd_1 1 0 1 NJ 130
preplace netloc s_axi_ad9680_offload_1 1 0 4 NJ 430 NJ 430 NJ 430 NJ
preplace netloc s_axi_ad9680_tpl_1 1 0 2 NJ 70 NJ
preplace netloc s_axis_1 1 4 1 1510 530n
levelinfo -pg 1 0 200 610 980 1350 1650 1840
pagesize -pg 1 -db -bbox -sgen -220 0 2020 990
"
}
0
