
RF_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c28  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  08004ce8  08004ce8  00014ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eac  08004eac  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08004eac  08004eac  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004eac  08004eac  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004eac  08004eac  00014eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004eb0  08004eb0  00014eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08004eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  2000001c  08004ed0  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08004ed0  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ab7  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4b  00000000  00000000  00030afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00033548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee8  00000000  00000000  00034568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012910  00000000  00000000  00035450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014454  00000000  00000000  00047d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069a53  00000000  00000000  0005c1b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c5c07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003900  00000000  00000000  000c5c58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004cd0 	.word	0x08004cd0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	08004cd0 	.word	0x08004cd0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <Cmt2300_SoftReset>:
/*! ********************************************************
* @name    Cmt2300_SoftReset
* @desc    Soft reset.
* *********************************************************/
void Cmt2300_SoftReset(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(0x7F, 0xFF);
 8000224:	21ff      	movs	r1, #255	; 0xff
 8000226:	207f      	movs	r0, #127	; 0x7f
 8000228:	f000 fc69 	bl	8000afe <Cmt2300_WriteReg>
}
 800022c:	46c0      	nop			; (mov r8, r8)
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <Cmt2300_GetChipStatus>:
*          CMT2300_STA_TX
*          CMT2300_STA_EEPROM
*          CMT2300_STA_CAL
* *********************************************************/
uint8_t Cmt2300_GetChipStatus(void)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	af00      	add	r7, sp, #0
    return Cmt2300_ReadReg(CMT2300_CUS_MODE_STA) & CMT2300_MASK_CHIP_MODE_STA;
 8000236:	2061      	movs	r0, #97	; 0x61
 8000238:	f000 fc4a 	bl	8000ad0 <Cmt2300_ReadReg>
 800023c:	0003      	movs	r3, r0
 800023e:	001a      	movs	r2, r3
 8000240:	230f      	movs	r3, #15
 8000242:	4013      	ands	r3, r2
 8000244:	b2db      	uxtb	r3, r3
}
 8000246:	0018      	movs	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <Cmt2300_WaitChipStatus>:
* @desc    Wait the chip status, and 50*200 us as timeout.
* @param   nStatus: the chip status
* @return  true or false
* *********************************************************/
bool Cmt2300_WaitChipStatus(uint8_t nStatus)
{
 800024c:	b5b0      	push	{r4, r5, r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	0002      	movs	r2, r0
 8000254:	1dfb      	adds	r3, r7, #7
 8000256:	701a      	strb	r2, [r3, #0]
#ifdef ENABLE_WAIT_CHIP_STATUS
    uint8_t i;
    uint8_t temp;

    for (i = 0; i < 50; i++)
 8000258:	230f      	movs	r3, #15
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	2200      	movs	r2, #0
 800025e:	701a      	strb	r2, [r3, #0]
 8000260:	e013      	b.n	800028a <Cmt2300_WaitChipStatus+0x3e>
    {
        //			Cmt2300_DelayUs(200);
        temp = Cmt2300_GetChipStatus();
 8000262:	250e      	movs	r5, #14
 8000264:	197c      	adds	r4, r7, r5
 8000266:	f7ff ffe4 	bl	8000232 <Cmt2300_GetChipStatus>
 800026a:	0003      	movs	r3, r0
 800026c:	7023      	strb	r3, [r4, #0]
        if (nStatus == temp)
 800026e:	1dfa      	adds	r2, r7, #7
 8000270:	197b      	adds	r3, r7, r5
 8000272:	7812      	ldrb	r2, [r2, #0]
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	429a      	cmp	r2, r3
 8000278:	d101      	bne.n	800027e <Cmt2300_WaitChipStatus+0x32>
            return true;
 800027a:	2301      	movs	r3, #1
 800027c:	e00b      	b.n	8000296 <Cmt2300_WaitChipStatus+0x4a>
    for (i = 0; i < 50; i++)
 800027e:	210f      	movs	r1, #15
 8000280:	187b      	adds	r3, r7, r1
 8000282:	781a      	ldrb	r2, [r3, #0]
 8000284:	187b      	adds	r3, r7, r1
 8000286:	3201      	adds	r2, #1
 8000288:	701a      	strb	r2, [r3, #0]
 800028a:	230f      	movs	r3, #15
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	2b31      	cmp	r3, #49	; 0x31
 8000292:	d9e6      	bls.n	8000262 <Cmt2300_WaitChipStatus+0x16>
    }

    return false;
 8000294:	2300      	movs	r3, #0
#else
    return true;
#endif
}
 8000296:	0018      	movs	r0, r3
 8000298:	46bd      	mov	sp, r7
 800029a:	b004      	add	sp, #16
 800029c:	bdb0      	pop	{r4, r5, r7, pc}

0800029e <Cmt2300_ConfigPktLenthType>:
//							CMT2300_PKT_TYPE_FIXED
//							CMT2300_PKT_TYPE_VARIABLE

//-----------------------------------------------------------------------------------------------
void Cmt2300_ConfigPktLenthType(uint8_t PktLenthType)
{
 800029e:	b580      	push	{r7, lr}
 80002a0:	b084      	sub	sp, #16
 80002a2:	af00      	add	r7, sp, #0
 80002a4:	0002      	movs	r2, r0
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT14) & (~CMT2300_MASK_PKT_TYPE);
 80002aa:	2045      	movs	r0, #69	; 0x45
 80002ac:	f000 fc10 	bl	8000ad0 <Cmt2300_ReadReg>
 80002b0:	0003      	movs	r3, r0
 80002b2:	0019      	movs	r1, r3
 80002b4:	200f      	movs	r0, #15
 80002b6:	183b      	adds	r3, r7, r0
 80002b8:	2201      	movs	r2, #1
 80002ba:	4391      	bics	r1, r2
 80002bc:	000a      	movs	r2, r1
 80002be:	701a      	strb	r2, [r3, #0]
    ;
    Cmt2300_WriteReg(CMT2300_CUS_PKT14, tmp | PktLenthType);
 80002c0:	183a      	adds	r2, r7, r0
 80002c2:	1dfb      	adds	r3, r7, #7
 80002c4:	7812      	ldrb	r2, [r2, #0]
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	4313      	orrs	r3, r2
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	0019      	movs	r1, r3
 80002ce:	2045      	movs	r0, #69	; 0x45
 80002d0:	f000 fc15 	bl	8000afe <Cmt2300_WriteReg>
}
 80002d4:	46c0      	nop			; (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	b004      	add	sp, #16
 80002da:	bd80      	pop	{r7, pc}

080002dc <Cmt2300_GoSleep>:
* @name    Cmt2300_GoSleep
* @desc    Entry SLEEP mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoSleep(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_SLEEP);
 80002e0:	2110      	movs	r1, #16
 80002e2:	2060      	movs	r0, #96	; 0x60
 80002e4:	f000 fc0b 	bl	8000afe <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_SLEEP);
 80002e8:	2001      	movs	r0, #1
 80002ea:	f7ff ffaf 	bl	800024c <Cmt2300_WaitChipStatus>
 80002ee:	0003      	movs	r3, r0
}
 80002f0:	0018      	movs	r0, r3
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}

080002f6 <Cmt2300_GoStby>:
* @name    Cmt2300_GoStby
* @desc    Entry Sleep mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoStby(void)
{
 80002f6:	b580      	push	{r7, lr}
 80002f8:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_STBY);
 80002fa:	2102      	movs	r1, #2
 80002fc:	2060      	movs	r0, #96	; 0x60
 80002fe:	f000 fbfe 	bl	8000afe <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_STBY);
 8000302:	2002      	movs	r0, #2
 8000304:	f7ff ffa2 	bl	800024c <Cmt2300_WaitChipStatus>
 8000308:	0003      	movs	r3, r0
}
 800030a:	0018      	movs	r0, r3
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <Cmt2300_ConfigGpio>:
*            CMT2300_GPIO4_SEL_INT1
*            CMT2300_GPIO4_SEL_DOUT 
*            CMT2300_GPIO4_SEL_DCLK
* *********************************************************/
void Cmt2300_ConfigGpio(uint8_t nGpioSel)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	0002      	movs	r2, r0
 8000318:	1dfb      	adds	r3, r7, #7
 800031a:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_IO_SEL, nGpioSel);
 800031c:	1dfb      	adds	r3, r7, #7
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	0019      	movs	r1, r3
 8000322:	2065      	movs	r0, #101	; 0x65
 8000324:	f000 fbeb 	bl	8000afe <Cmt2300_WriteReg>
}
 8000328:	46c0      	nop			; (mov r8, r8)
 800032a:	46bd      	mov	sp, r7
 800032c:	b002      	add	sp, #8
 800032e:	bd80      	pop	{r7, pc}

08000330 <Cmt2300_ConfigInterrupt>:
*            CMT2300_INT_SEL_LED
*            CMT2300_INT_SEL_TRX_ACTIVE
*            CMT2300_INT_SEL_PKT_DONE
* *********************************************************/
void Cmt2300_ConfigInterrupt(uint8_t nInt1Sel, uint8_t nInt2Sel)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	0002      	movs	r2, r0
 8000338:	1dfb      	adds	r3, r7, #7
 800033a:	701a      	strb	r2, [r3, #0]
 800033c:	1dbb      	adds	r3, r7, #6
 800033e:	1c0a      	adds	r2, r1, #0
 8000340:	701a      	strb	r2, [r3, #0]
    nInt1Sel &= CMT2300_MASK_INT1_SEL;
 8000342:	1dfb      	adds	r3, r7, #7
 8000344:	1dfa      	adds	r2, r7, #7
 8000346:	7812      	ldrb	r2, [r2, #0]
 8000348:	211f      	movs	r1, #31
 800034a:	400a      	ands	r2, r1
 800034c:	701a      	strb	r2, [r3, #0]
    nInt1Sel |= (~CMT2300_MASK_INT1_SEL) & Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 800034e:	2066      	movs	r0, #102	; 0x66
 8000350:	f000 fbbe 	bl	8000ad0 <Cmt2300_ReadReg>
 8000354:	0003      	movs	r3, r0
 8000356:	001a      	movs	r2, r3
 8000358:	231f      	movs	r3, #31
 800035a:	439a      	bics	r2, r3
 800035c:	0013      	movs	r3, r2
 800035e:	b25a      	sxtb	r2, r3
 8000360:	1dfb      	adds	r3, r7, #7
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	b25b      	sxtb	r3, r3
 8000366:	4313      	orrs	r3, r2
 8000368:	b25a      	sxtb	r2, r3
 800036a:	1dfb      	adds	r3, r7, #7
 800036c:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT1_CTL, nInt1Sel);
 800036e:	1dfb      	adds	r3, r7, #7
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	0019      	movs	r1, r3
 8000374:	2066      	movs	r0, #102	; 0x66
 8000376:	f000 fbc2 	bl	8000afe <Cmt2300_WriteReg>

    nInt2Sel &= CMT2300_MASK_INT2_SEL;
 800037a:	1dbb      	adds	r3, r7, #6
 800037c:	1dba      	adds	r2, r7, #6
 800037e:	7812      	ldrb	r2, [r2, #0]
 8000380:	211f      	movs	r1, #31
 8000382:	400a      	ands	r2, r1
 8000384:	701a      	strb	r2, [r3, #0]
    nInt2Sel |= (~CMT2300_MASK_INT2_SEL) & Cmt2300_ReadReg(CMT2300_CUS_INT2_CTL);
 8000386:	2067      	movs	r0, #103	; 0x67
 8000388:	f000 fba2 	bl	8000ad0 <Cmt2300_ReadReg>
 800038c:	0003      	movs	r3, r0
 800038e:	001a      	movs	r2, r3
 8000390:	231f      	movs	r3, #31
 8000392:	439a      	bics	r2, r3
 8000394:	0013      	movs	r3, r2
 8000396:	b25a      	sxtb	r2, r3
 8000398:	1dbb      	adds	r3, r7, #6
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	b25b      	sxtb	r3, r3
 800039e:	4313      	orrs	r3, r2
 80003a0:	b25a      	sxtb	r2, r3
 80003a2:	1dbb      	adds	r3, r7, #6
 80003a4:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT2_CTL, nInt2Sel);
 80003a6:	1dbb      	adds	r3, r7, #6
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	0019      	movs	r1, r3
 80003ac:	2067      	movs	r0, #103	; 0x67
 80003ae:	f000 fba6 	bl	8000afe <Cmt2300_WriteReg>
}
 80003b2:	46c0      	nop			; (mov r8, r8)
 80003b4:	46bd      	mov	sp, r7
 80003b6:	b002      	add	sp, #8
 80003b8:	bd80      	pop	{r7, pc}

080003ba <Cmt2300_EnableAntennaSwitch>:
*               GPIO1: RX_ACTIVE, GPIO2: TX_ACTIVE
*            1: RF_SWT1_EN=0, RF_SWT2_EN=1
*               GPIO1: RX_ACTIVE, GPIO2: ~RX_ACTIVE
* *********************************************************/
void Cmt2300_EnableAntennaSwitch(uint8_t nMode)
{
 80003ba:	b5b0      	push	{r4, r5, r7, lr}
 80003bc:	b084      	sub	sp, #16
 80003be:	af00      	add	r7, sp, #0
 80003c0:	0002      	movs	r2, r0
 80003c2:	1dfb      	adds	r3, r7, #7
 80003c4:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 80003c6:	250f      	movs	r5, #15
 80003c8:	197c      	adds	r4, r7, r5
 80003ca:	2066      	movs	r0, #102	; 0x66
 80003cc:	f000 fb80 	bl	8000ad0 <Cmt2300_ReadReg>
 80003d0:	0003      	movs	r3, r0
 80003d2:	7023      	strb	r3, [r4, #0]

    if (0 == nMode)
 80003d4:	1dfb      	adds	r3, r7, #7
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d10d      	bne.n	80003f8 <Cmt2300_EnableAntennaSwitch+0x3e>
    {
        tmp |= CMT2300_MASK_RF_SWT1_EN;
 80003dc:	197b      	adds	r3, r7, r5
 80003de:	197a      	adds	r2, r7, r5
 80003e0:	7812      	ldrb	r2, [r2, #0]
 80003e2:	2180      	movs	r1, #128	; 0x80
 80003e4:	4249      	negs	r1, r1
 80003e6:	430a      	orrs	r2, r1
 80003e8:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_RF_SWT2_EN;
 80003ea:	197b      	adds	r3, r7, r5
 80003ec:	197a      	adds	r2, r7, r5
 80003ee:	7812      	ldrb	r2, [r2, #0]
 80003f0:	2140      	movs	r1, #64	; 0x40
 80003f2:	438a      	bics	r2, r1
 80003f4:	701a      	strb	r2, [r3, #0]
 80003f6:	e010      	b.n	800041a <Cmt2300_EnableAntennaSwitch+0x60>
    }
    else if (1 == nMode)
 80003f8:	1dfb      	adds	r3, r7, #7
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	d10c      	bne.n	800041a <Cmt2300_EnableAntennaSwitch+0x60>
    {
        tmp &= ~CMT2300_MASK_RF_SWT1_EN;
 8000400:	200f      	movs	r0, #15
 8000402:	183b      	adds	r3, r7, r0
 8000404:	183a      	adds	r2, r7, r0
 8000406:	7812      	ldrb	r2, [r2, #0]
 8000408:	217f      	movs	r1, #127	; 0x7f
 800040a:	400a      	ands	r2, r1
 800040c:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_RF_SWT2_EN;
 800040e:	183b      	adds	r3, r7, r0
 8000410:	183a      	adds	r2, r7, r0
 8000412:	7812      	ldrb	r2, [r2, #0]
 8000414:	2140      	movs	r1, #64	; 0x40
 8000416:	430a      	orrs	r2, r1
 8000418:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_INT1_CTL, tmp);
 800041a:	230f      	movs	r3, #15
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	0019      	movs	r1, r3
 8000422:	2066      	movs	r0, #102	; 0x66
 8000424:	f000 fb6b 	bl	8000afe <Cmt2300_WriteReg>
}
 8000428:	46c0      	nop			; (mov r8, r8)
 800042a:	46bd      	mov	sp, r7
 800042c:	b004      	add	sp, #16
 800042e:	bdb0      	pop	{r4, r5, r7, pc}

08000430 <Cmt2300_EnableInterrupt>:
*            CMT2300_MASK_NODE_OK_EN  |
*            CMT2300_MASK_CRC_OK_EN   |
*            CMT2300_MASK_PKT_DONE_EN
* *********************************************************/
void Cmt2300_EnableInterrupt(uint8_t nEnable)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	0002      	movs	r2, r0
 8000438:	1dfb      	adds	r3, r7, #7
 800043a:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT_EN, nEnable);
 800043c:	1dfb      	adds	r3, r7, #7
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	0019      	movs	r1, r3
 8000442:	2068      	movs	r0, #104	; 0x68
 8000444:	f000 fb5b 	bl	8000afe <Cmt2300_WriteReg>
}
 8000448:	46c0      	nop			; (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	b002      	add	sp, #8
 800044e:	bd80      	pop	{r7, pc}

08000450 <Cmt2300_EnableFifoMerge>:
* @desc    Enable FIFO merge.
* @param   bEnable(true): use a single 64-byte FIFO for either Tx or Rx
*          bEnable(false): use a 32-byte FIFO for Tx and another 32-byte FIFO for Rx(default)
* *********************************************************/
void Cmt2300_EnableFifoMerge(bool bEnable)
{
 8000450:	b5b0      	push	{r4, r5, r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	0002      	movs	r2, r0
 8000458:	1dfb      	adds	r3, r7, #7
 800045a:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 800045c:	250f      	movs	r5, #15
 800045e:	197c      	adds	r4, r7, r5
 8000460:	2069      	movs	r0, #105	; 0x69
 8000462:	f000 fb35 	bl	8000ad0 <Cmt2300_ReadReg>
 8000466:	0003      	movs	r3, r0
 8000468:	7023      	strb	r3, [r4, #0]

    if (bEnable)
 800046a:	1dfb      	adds	r3, r7, #7
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d006      	beq.n	8000480 <Cmt2300_EnableFifoMerge+0x30>
        tmp |= CMT2300_MASK_FIFO_MERGE_EN;
 8000472:	197b      	adds	r3, r7, r5
 8000474:	197a      	adds	r2, r7, r5
 8000476:	7812      	ldrb	r2, [r2, #0]
 8000478:	2102      	movs	r1, #2
 800047a:	430a      	orrs	r2, r1
 800047c:	701a      	strb	r2, [r3, #0]
 800047e:	e006      	b.n	800048e <Cmt2300_EnableFifoMerge+0x3e>
    else
        tmp &= ~CMT2300_MASK_FIFO_MERGE_EN;
 8000480:	220f      	movs	r2, #15
 8000482:	18bb      	adds	r3, r7, r2
 8000484:	18ba      	adds	r2, r7, r2
 8000486:	7812      	ldrb	r2, [r2, #0]
 8000488:	2102      	movs	r1, #2
 800048a:	438a      	bics	r2, r1
 800048c:	701a      	strb	r2, [r3, #0]

    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 800048e:	230f      	movs	r3, #15
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	0019      	movs	r1, r3
 8000496:	2069      	movs	r0, #105	; 0x69
 8000498:	f000 fb31 	bl	8000afe <Cmt2300_WriteReg>
}
 800049c:	46c0      	nop			; (mov r8, r8)
 800049e:	46bd      	mov	sp, r7
 80004a0:	b004      	add	sp, #16
 80004a2:	bdb0      	pop	{r4, r5, r7, pc}

080004a4 <Cmt2300_ClearInterruptFlags>:
*            CMT2300_MASK_NODE_OK_FLG  |
*            CMT2300_MASK_CRC_OK_FLG   |
*            CMT2300_MASK_PKT_OK_FLG
* *********************************************************/
uint8_t Cmt2300_ClearInterruptFlags(void)
{
 80004a4:	b590      	push	{r4, r7, lr}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
    uint8_t nFlag1, nFlag2;
    uint8_t nClr1 = 0;
 80004aa:	1d7b      	adds	r3, r7, #5
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
    uint8_t nClr2 = 0;
 80004b0:	1d3b      	adds	r3, r7, #4
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
    uint8_t nRet = 0;
 80004b6:	1cfb      	adds	r3, r7, #3
 80004b8:	2200      	movs	r2, #0
 80004ba:	701a      	strb	r2, [r3, #0]
    uint8_t nIntPolar;

    nIntPolar = Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 80004bc:	1cbc      	adds	r4, r7, #2
 80004be:	2066      	movs	r0, #102	; 0x66
 80004c0:	f000 fb06 	bl	8000ad0 <Cmt2300_ReadReg>
 80004c4:	0003      	movs	r3, r0
 80004c6:	7023      	strb	r3, [r4, #0]
    nIntPolar = (nIntPolar & CMT2300_MASK_INT_POLAR) ? 1 : 0;
 80004c8:	1cbb      	adds	r3, r7, #2
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	115b      	asrs	r3, r3, #5
 80004ce:	b2da      	uxtb	r2, r3
 80004d0:	1cbb      	adds	r3, r7, #2
 80004d2:	2101      	movs	r1, #1
 80004d4:	400a      	ands	r2, r1
 80004d6:	701a      	strb	r2, [r3, #0]

    nFlag1 = Cmt2300_ReadReg(CMT2300_CUS_INT_FLAG);
 80004d8:	1dfc      	adds	r4, r7, #7
 80004da:	206d      	movs	r0, #109	; 0x6d
 80004dc:	f000 faf8 	bl	8000ad0 <Cmt2300_ReadReg>
 80004e0:	0003      	movs	r3, r0
 80004e2:	7023      	strb	r3, [r4, #0]
    nFlag2 = Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1);
 80004e4:	1dbc      	adds	r4, r7, #6
 80004e6:	206a      	movs	r0, #106	; 0x6a
 80004e8:	f000 faf2 	bl	8000ad0 <Cmt2300_ReadReg>
 80004ec:	0003      	movs	r3, r0
 80004ee:	7023      	strb	r3, [r4, #0]

    if (nIntPolar)
 80004f0:	1cbb      	adds	r3, r7, #2
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d009      	beq.n	800050c <Cmt2300_ClearInterruptFlags+0x68>
    {
        /* Interrupt flag active-low */
        nFlag1 = ~nFlag1;
 80004f8:	1dfb      	adds	r3, r7, #7
 80004fa:	1dfa      	adds	r2, r7, #7
 80004fc:	7812      	ldrb	r2, [r2, #0]
 80004fe:	43d2      	mvns	r2, r2
 8000500:	701a      	strb	r2, [r3, #0]
        nFlag2 = ~nFlag2;
 8000502:	1dbb      	adds	r3, r7, #6
 8000504:	1dba      	adds	r2, r7, #6
 8000506:	7812      	ldrb	r2, [r2, #0]
 8000508:	43d2      	mvns	r2, r2
 800050a:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_LBD_FLG & nFlag1)
 800050c:	1dfb      	adds	r3, r7, #7
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	b25b      	sxtb	r3, r3
 8000512:	2b00      	cmp	r3, #0
 8000514:	da05      	bge.n	8000522 <Cmt2300_ClearInterruptFlags+0x7e>
    {
        nClr2 |= CMT2300_MASK_LBD_CLR; /* Clear LBD_FLG */
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	1d3a      	adds	r2, r7, #4
 800051a:	7812      	ldrb	r2, [r2, #0]
 800051c:	2120      	movs	r1, #32
 800051e:	430a      	orrs	r2, r1
 8000520:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_COL_ERR_FLG & nFlag1)
 8000522:	1dfb      	adds	r3, r7, #7
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	2240      	movs	r2, #64	; 0x40
 8000528:	4013      	ands	r3, r2
 800052a:	b2db      	uxtb	r3, r3
 800052c:	2b00      	cmp	r3, #0
 800052e:	d005      	beq.n	800053c <Cmt2300_ClearInterruptFlags+0x98>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear COL_ERR_FLG by PKT_DONE_CLR */
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	1d3a      	adds	r2, r7, #4
 8000534:	7812      	ldrb	r2, [r2, #0]
 8000536:	2101      	movs	r1, #1
 8000538:	430a      	orrs	r2, r1
 800053a:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PKT_ERR_FLG & nFlag1)
 800053c:	1dfb      	adds	r3, r7, #7
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2220      	movs	r2, #32
 8000542:	4013      	ands	r3, r2
 8000544:	b2db      	uxtb	r3, r3
 8000546:	2b00      	cmp	r3, #0
 8000548:	d005      	beq.n	8000556 <Cmt2300_ClearInterruptFlags+0xb2>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear PKT_ERR_FLG by PKT_DONE_CLR */
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	1d3a      	adds	r2, r7, #4
 800054e:	7812      	ldrb	r2, [r2, #0]
 8000550:	2101      	movs	r1, #1
 8000552:	430a      	orrs	r2, r1
 8000554:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PREAM_OK_FLG & nFlag1)
 8000556:	1dfb      	adds	r3, r7, #7
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2210      	movs	r2, #16
 800055c:	4013      	ands	r3, r2
 800055e:	b2db      	uxtb	r3, r3
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <Cmt2300_ClearInterruptFlags+0xd8>
    {
        nClr2 |= CMT2300_MASK_PREAM_OK_CLR; /* Clear PREAM_OK_FLG */
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	1d3a      	adds	r2, r7, #4
 8000568:	7812      	ldrb	r2, [r2, #0]
 800056a:	2110      	movs	r1, #16
 800056c:	430a      	orrs	r2, r1
 800056e:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_PREAM_OK_FLG;  /* Return PREAM_OK_FLG */
 8000570:	1cfb      	adds	r3, r7, #3
 8000572:	1cfa      	adds	r2, r7, #3
 8000574:	7812      	ldrb	r2, [r2, #0]
 8000576:	2110      	movs	r1, #16
 8000578:	430a      	orrs	r2, r1
 800057a:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_SYNC_OK_FLG & nFlag1)
 800057c:	1dfb      	adds	r3, r7, #7
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	2208      	movs	r2, #8
 8000582:	4013      	ands	r3, r2
 8000584:	b2db      	uxtb	r3, r3
 8000586:	2b00      	cmp	r3, #0
 8000588:	d00b      	beq.n	80005a2 <Cmt2300_ClearInterruptFlags+0xfe>
    {
        nClr2 |= CMT2300_MASK_SYNC_OK_CLR; /* Clear SYNC_OK_FLG */
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	1d3a      	adds	r2, r7, #4
 800058e:	7812      	ldrb	r2, [r2, #0]
 8000590:	2108      	movs	r1, #8
 8000592:	430a      	orrs	r2, r1
 8000594:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_SYNC_OK_FLG;  /* Return SYNC_OK_FLG */
 8000596:	1cfb      	adds	r3, r7, #3
 8000598:	1cfa      	adds	r2, r7, #3
 800059a:	7812      	ldrb	r2, [r2, #0]
 800059c:	2108      	movs	r1, #8
 800059e:	430a      	orrs	r2, r1
 80005a0:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_NODE_OK_FLG & nFlag1)
 80005a2:	1dfb      	adds	r3, r7, #7
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2204      	movs	r2, #4
 80005a8:	4013      	ands	r3, r2
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d00b      	beq.n	80005c8 <Cmt2300_ClearInterruptFlags+0x124>
    {
        nClr2 |= CMT2300_MASK_NODE_OK_CLR; /* Clear NODE_OK_FLG */
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	7812      	ldrb	r2, [r2, #0]
 80005b6:	2104      	movs	r1, #4
 80005b8:	430a      	orrs	r2, r1
 80005ba:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_NODE_OK_FLG;  /* Return NODE_OK_FLG */
 80005bc:	1cfb      	adds	r3, r7, #3
 80005be:	1cfa      	adds	r2, r7, #3
 80005c0:	7812      	ldrb	r2, [r2, #0]
 80005c2:	2104      	movs	r1, #4
 80005c4:	430a      	orrs	r2, r1
 80005c6:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_CRC_OK_FLG & nFlag1)
 80005c8:	1dfb      	adds	r3, r7, #7
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2202      	movs	r2, #2
 80005ce:	4013      	ands	r3, r2
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d00b      	beq.n	80005ee <Cmt2300_ClearInterruptFlags+0x14a>
    {
        nClr2 |= CMT2300_MASK_CRC_OK_CLR; /* Clear CRC_OK_FLG */
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	1d3a      	adds	r2, r7, #4
 80005da:	7812      	ldrb	r2, [r2, #0]
 80005dc:	2102      	movs	r1, #2
 80005de:	430a      	orrs	r2, r1
 80005e0:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_CRC_OK_FLG;  /* Return CRC_OK_FLG */
 80005e2:	1cfb      	adds	r3, r7, #3
 80005e4:	1cfa      	adds	r2, r7, #3
 80005e6:	7812      	ldrb	r2, [r2, #0]
 80005e8:	2102      	movs	r1, #2
 80005ea:	430a      	orrs	r2, r1
 80005ec:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PKT_OK_FLG & nFlag1)
 80005ee:	1dfb      	adds	r3, r7, #7
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2201      	movs	r2, #1
 80005f4:	4013      	ands	r3, r2
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d00b      	beq.n	8000614 <Cmt2300_ClearInterruptFlags+0x170>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear PKT_OK_FLG */
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	1d3a      	adds	r2, r7, #4
 8000600:	7812      	ldrb	r2, [r2, #0]
 8000602:	2101      	movs	r1, #1
 8000604:	430a      	orrs	r2, r1
 8000606:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_PKT_OK_FLG;    /* Return PKT_OK_FLG */
 8000608:	1cfb      	adds	r3, r7, #3
 800060a:	1cfa      	adds	r2, r7, #3
 800060c:	7812      	ldrb	r2, [r2, #0]
 800060e:	2101      	movs	r1, #1
 8000610:	430a      	orrs	r2, r1
 8000612:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_SL_TMO_FLG & nFlag2)
 8000614:	1dbb      	adds	r3, r7, #6
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2220      	movs	r2, #32
 800061a:	4013      	ands	r3, r2
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d00c      	beq.n	800063c <Cmt2300_ClearInterruptFlags+0x198>
    {
        nClr1 |= CMT2300_MASK_SL_TMO_CLR; /* Clear SL_TMO_FLG */
 8000622:	1d7b      	adds	r3, r7, #5
 8000624:	1d7a      	adds	r2, r7, #5
 8000626:	7812      	ldrb	r2, [r2, #0]
 8000628:	2102      	movs	r1, #2
 800062a:	430a      	orrs	r2, r1
 800062c:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_SL_TMO_EN;   /* Return SL_TMO_FLG by SL_TMO_EN */
 800062e:	1cfb      	adds	r3, r7, #3
 8000630:	1cfa      	adds	r2, r7, #3
 8000632:	7812      	ldrb	r2, [r2, #0]
 8000634:	2180      	movs	r1, #128	; 0x80
 8000636:	4249      	negs	r1, r1
 8000638:	430a      	orrs	r2, r1
 800063a:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_RX_TMO_FLG & nFlag2)
 800063c:	1dbb      	adds	r3, r7, #6
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2210      	movs	r2, #16
 8000642:	4013      	ands	r3, r2
 8000644:	b2db      	uxtb	r3, r3
 8000646:	2b00      	cmp	r3, #0
 8000648:	d00b      	beq.n	8000662 <Cmt2300_ClearInterruptFlags+0x1be>
    {
        nClr1 |= CMT2300_MASK_RX_TMO_CLR; /* Clear RX_TMO_FLG */
 800064a:	1d7b      	adds	r3, r7, #5
 800064c:	1d7a      	adds	r2, r7, #5
 800064e:	7812      	ldrb	r2, [r2, #0]
 8000650:	2101      	movs	r1, #1
 8000652:	430a      	orrs	r2, r1
 8000654:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_RX_TMO_EN;   /* Return RX_TMO_FLG by RX_TMO_EN */
 8000656:	1cfb      	adds	r3, r7, #3
 8000658:	1cfa      	adds	r2, r7, #3
 800065a:	7812      	ldrb	r2, [r2, #0]
 800065c:	2140      	movs	r1, #64	; 0x40
 800065e:	430a      	orrs	r2, r1
 8000660:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_TX_DONE_FLG & nFlag2)
 8000662:	1dbb      	adds	r3, r7, #6
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2208      	movs	r2, #8
 8000668:	4013      	ands	r3, r2
 800066a:	b2db      	uxtb	r3, r3
 800066c:	2b00      	cmp	r3, #0
 800066e:	d00b      	beq.n	8000688 <Cmt2300_ClearInterruptFlags+0x1e4>
    {
        nClr1 |= CMT2300_MASK_TX_DONE_CLR; /* Clear TX_DONE_FLG */
 8000670:	1d7b      	adds	r3, r7, #5
 8000672:	1d7a      	adds	r2, r7, #5
 8000674:	7812      	ldrb	r2, [r2, #0]
 8000676:	2104      	movs	r1, #4
 8000678:	430a      	orrs	r2, r1
 800067a:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_TX_DONE_EN;   /* Return TX_DONE_FLG by TX_DONE_EN */
 800067c:	1cfb      	adds	r3, r7, #3
 800067e:	1cfa      	adds	r2, r7, #3
 8000680:	7812      	ldrb	r2, [r2, #0]
 8000682:	2120      	movs	r1, #32
 8000684:	430a      	orrs	r2, r1
 8000686:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_INT_CLR1, nClr1);
 8000688:	1d7b      	adds	r3, r7, #5
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	0019      	movs	r1, r3
 800068e:	206a      	movs	r0, #106	; 0x6a
 8000690:	f000 fa35 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(CMT2300_CUS_INT_CLR2, nClr2);
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	0019      	movs	r1, r3
 800069a:	206b      	movs	r0, #107	; 0x6b
 800069c:	f000 fa2f 	bl	8000afe <Cmt2300_WriteReg>

    if (nIntPolar)
 80006a0:	1cbb      	adds	r3, r7, #2
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d004      	beq.n	80006b2 <Cmt2300_ClearInterruptFlags+0x20e>
    {
        /* Interrupt flag active-low */
        nRet = ~nRet;
 80006a8:	1cfb      	adds	r3, r7, #3
 80006aa:	1cfa      	adds	r2, r7, #3
 80006ac:	7812      	ldrb	r2, [r2, #0]
 80006ae:	43d2      	mvns	r2, r2
 80006b0:	701a      	strb	r2, [r3, #0]
    }

    return nRet;
 80006b2:	1cfb      	adds	r3, r7, #3
 80006b4:	781b      	ldrb	r3, [r3, #0]
}
 80006b6:	0018      	movs	r0, r3
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b003      	add	sp, #12
 80006bc:	bd90      	pop	{r4, r7, pc}
	...

080006c0 <Cmt2300_ConfigDataRate>:
            =6 100k
            =7 200k

* *********************************************************/
void Cmt2300_ConfigDataRate(uint8_t DataRate)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	0002      	movs	r2, r0
 80006c8:	1dfb      	adds	r3, r7, #7
 80006ca:	701a      	strb	r2, [r3, #0]
 
    uint8_t tmp = Cmt2300_ReadReg(0x04) & 0x0f;
 80006cc:	2004      	movs	r0, #4
 80006ce:	f000 f9ff 	bl	8000ad0 <Cmt2300_ReadReg>
 80006d2:	0003      	movs	r3, r0
 80006d4:	0019      	movs	r1, r3
 80006d6:	240f      	movs	r4, #15
 80006d8:	193b      	adds	r3, r7, r4
 80006da:	220f      	movs	r2, #15
 80006dc:	400a      	ands	r2, r1
 80006de:	701a      	strb	r2, [r3, #0]

    Cmt2300_ConfigRegBank(CMT2300_DATA_RATE_BANK_ADDR, g_cmt2300DataRate_SetTab[DataRate], CMT2300_DATA_RATE_BANK_SIZE);
 80006e0:	1dfb      	adds	r3, r7, #7
 80006e2:	781a      	ldrb	r2, [r3, #0]
 80006e4:	0013      	movs	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	189b      	adds	r3, r3, r2
 80006ea:	00db      	lsls	r3, r3, #3
 80006ec:	4a4d      	ldr	r2, [pc, #308]	; (8000824 <Cmt2300_ConfigDataRate+0x164>)
 80006ee:	189b      	adds	r3, r3, r2
 80006f0:	2218      	movs	r2, #24
 80006f2:	0019      	movs	r1, r3
 80006f4:	2020      	movs	r0, #32
 80006f6:	f000 f9b3 	bl	8000a60 <Cmt2300_ConfigRegBank>
    Cmt2300_WriteReg(0x04, (g_cmt2300DataRate_SetTab2[DataRate][0] & (~0x0f)) | tmp);
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	781a      	ldrb	r2, [r3, #0]
 80006fe:	494a      	ldr	r1, [pc, #296]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 8000700:	0013      	movs	r3, r2
 8000702:	00db      	lsls	r3, r3, #3
 8000704:	189b      	adds	r3, r3, r2
 8000706:	5c5b      	ldrb	r3, [r3, r1]
 8000708:	b25b      	sxtb	r3, r3
 800070a:	220f      	movs	r2, #15
 800070c:	4393      	bics	r3, r2
 800070e:	b25a      	sxtb	r2, r3
 8000710:	193b      	adds	r3, r7, r4
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b25b      	sxtb	r3, r3
 8000716:	4313      	orrs	r3, r2
 8000718:	b25b      	sxtb	r3, r3
 800071a:	b2db      	uxtb	r3, r3
 800071c:	0019      	movs	r1, r3
 800071e:	2004      	movs	r0, #4
 8000720:	f000 f9ed 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x55, g_cmt2300DataRate_SetTab2[DataRate][1]);
 8000724:	1dfb      	adds	r3, r7, #7
 8000726:	781a      	ldrb	r2, [r3, #0]
 8000728:	493f      	ldr	r1, [pc, #252]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 800072a:	0013      	movs	r3, r2
 800072c:	00db      	lsls	r3, r3, #3
 800072e:	189b      	adds	r3, r3, r2
 8000730:	18cb      	adds	r3, r1, r3
 8000732:	3301      	adds	r3, #1
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	0019      	movs	r1, r3
 8000738:	2055      	movs	r0, #85	; 0x55
 800073a:	f000 f9e0 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x56, g_cmt2300DataRate_SetTab2[DataRate][2]);
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781a      	ldrb	r2, [r3, #0]
 8000742:	4939      	ldr	r1, [pc, #228]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 8000744:	0013      	movs	r3, r2
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	189b      	adds	r3, r3, r2
 800074a:	18cb      	adds	r3, r1, r3
 800074c:	3302      	adds	r3, #2
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	0019      	movs	r1, r3
 8000752:	2056      	movs	r0, #86	; 0x56
 8000754:	f000 f9d3 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x57, g_cmt2300DataRate_SetTab2[DataRate][3]);
 8000758:	1dfb      	adds	r3, r7, #7
 800075a:	781a      	ldrb	r2, [r3, #0]
 800075c:	4932      	ldr	r1, [pc, #200]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 800075e:	0013      	movs	r3, r2
 8000760:	00db      	lsls	r3, r3, #3
 8000762:	189b      	adds	r3, r3, r2
 8000764:	18cb      	adds	r3, r1, r3
 8000766:	3303      	adds	r3, #3
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	0019      	movs	r1, r3
 800076c:	2057      	movs	r0, #87	; 0x57
 800076e:	f000 f9c6 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x58, g_cmt2300DataRate_SetTab2[DataRate][4]);
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	781a      	ldrb	r2, [r3, #0]
 8000776:	492c      	ldr	r1, [pc, #176]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 8000778:	0013      	movs	r3, r2
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	189b      	adds	r3, r3, r2
 800077e:	18cb      	adds	r3, r1, r3
 8000780:	3304      	adds	r3, #4
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	0019      	movs	r1, r3
 8000786:	2058      	movs	r0, #88	; 0x58
 8000788:	f000 f9b9 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x59, g_cmt2300DataRate_SetTab2[DataRate][5]);
 800078c:	1dfb      	adds	r3, r7, #7
 800078e:	781a      	ldrb	r2, [r3, #0]
 8000790:	4925      	ldr	r1, [pc, #148]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 8000792:	0013      	movs	r3, r2
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	189b      	adds	r3, r3, r2
 8000798:	18cb      	adds	r3, r1, r3
 800079a:	3305      	adds	r3, #5
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	0019      	movs	r1, r3
 80007a0:	2059      	movs	r0, #89	; 0x59
 80007a2:	f000 f9ac 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5a, g_cmt2300DataRate_SetTab2[DataRate][6]);
 80007a6:	1dfb      	adds	r3, r7, #7
 80007a8:	781a      	ldrb	r2, [r3, #0]
 80007aa:	491f      	ldr	r1, [pc, #124]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 80007ac:	0013      	movs	r3, r2
 80007ae:	00db      	lsls	r3, r3, #3
 80007b0:	189b      	adds	r3, r3, r2
 80007b2:	18cb      	adds	r3, r1, r3
 80007b4:	3306      	adds	r3, #6
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	0019      	movs	r1, r3
 80007ba:	205a      	movs	r0, #90	; 0x5a
 80007bc:	f000 f99f 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5b, g_cmt2300DataRate_SetTab2[DataRate][7]);
 80007c0:	1dfb      	adds	r3, r7, #7
 80007c2:	781a      	ldrb	r2, [r3, #0]
 80007c4:	4918      	ldr	r1, [pc, #96]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 80007c6:	0013      	movs	r3, r2
 80007c8:	00db      	lsls	r3, r3, #3
 80007ca:	189b      	adds	r3, r3, r2
 80007cc:	18cb      	adds	r3, r1, r3
 80007ce:	3307      	adds	r3, #7
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	0019      	movs	r1, r3
 80007d4:	205b      	movs	r0, #91	; 0x5b
 80007d6:	f000 f992 	bl	8000afe <Cmt2300_WriteReg>
    tmp = Cmt2300_ReadReg(0x5e) & 0x3f;
 80007da:	205e      	movs	r0, #94	; 0x5e
 80007dc:	f000 f978 	bl	8000ad0 <Cmt2300_ReadReg>
 80007e0:	0003      	movs	r3, r0
 80007e2:	0019      	movs	r1, r3
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	223f      	movs	r2, #63	; 0x3f
 80007e8:	400a      	ands	r2, r1
 80007ea:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(0x5e, (g_cmt2300DataRate_SetTab2[DataRate][8] & (~0x3f)) | tmp);
 80007ec:	1dfb      	adds	r3, r7, #7
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	490d      	ldr	r1, [pc, #52]	; (8000828 <Cmt2300_ConfigDataRate+0x168>)
 80007f2:	0013      	movs	r3, r2
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	189b      	adds	r3, r3, r2
 80007f8:	18cb      	adds	r3, r1, r3
 80007fa:	3308      	adds	r3, #8
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	b25b      	sxtb	r3, r3
 8000800:	223f      	movs	r2, #63	; 0x3f
 8000802:	4393      	bics	r3, r2
 8000804:	b25a      	sxtb	r2, r3
 8000806:	193b      	adds	r3, r7, r4
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	b25b      	sxtb	r3, r3
 800080c:	4313      	orrs	r3, r2
 800080e:	b25b      	sxtb	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	0019      	movs	r1, r3
 8000814:	205e      	movs	r0, #94	; 0x5e
 8000816:	f000 f972 	bl	8000afe <Cmt2300_WriteReg>
}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b005      	add	sp, #20
 8000820:	bd90      	pop	{r4, r7, pc}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	08004ce8 	.word	0x08004ce8
 8000828:	08004da8 	.word	0x08004da8

0800082c <Cmt2300_ConfigDataMode>:
//							CMT2300_DATA_MODE_DIRECT
//							CMT2300_DATA_MODE_PACKET

//-----------------------------------------------------------------------------------------------
void Cmt2300_ConfigDataMode(uint8_t DataMode)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	0002      	movs	r2, r0
 8000834:	1dfb      	adds	r3, r7, #7
 8000836:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT1) & (~0x03);
 8000838:	2038      	movs	r0, #56	; 0x38
 800083a:	f000 f949 	bl	8000ad0 <Cmt2300_ReadReg>
 800083e:	0003      	movs	r3, r0
 8000840:	0019      	movs	r1, r3
 8000842:	200f      	movs	r0, #15
 8000844:	183b      	adds	r3, r7, r0
 8000846:	2203      	movs	r2, #3
 8000848:	4391      	bics	r1, r2
 800084a:	000a      	movs	r2, r1
 800084c:	701a      	strb	r2, [r3, #0]
    ;
    Cmt2300_WriteReg(CMT2300_CUS_PKT1, tmp | DataMode);
 800084e:	183a      	adds	r2, r7, r0
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	7812      	ldrb	r2, [r2, #0]
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	4313      	orrs	r3, r2
 8000858:	b2db      	uxtb	r3, r3
 800085a:	0019      	movs	r1, r3
 800085c:	2038      	movs	r0, #56	; 0x38
 800085e:	f000 f94e 	bl	8000afe <Cmt2300_WriteReg>
}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b004      	add	sp, #16
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <Cmt2300_ConfigTxPower>:
* @name    Cmt2300_ConfigTxPower
* @desc    
* @param   TxPower = 0,1,2,3，4,5,6,7
* *********************************************************/
void Cmt2300_ConfigTxPower(uint8_t TxPower)
{
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	0002      	movs	r2, r0
 8000874:	1dfb      	adds	r3, r7, #7
 8000876:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(0x03) & (~0x01);
 8000878:	2003      	movs	r0, #3
 800087a:	f000 f929 	bl	8000ad0 <Cmt2300_ReadReg>
 800087e:	0003      	movs	r3, r0
 8000880:	0019      	movs	r1, r3
 8000882:	230f      	movs	r3, #15
 8000884:	18fb      	adds	r3, r7, r3
 8000886:	2201      	movs	r2, #1
 8000888:	4391      	bics	r1, r2
 800088a:	000a      	movs	r2, r1
 800088c:	701a      	strb	r2, [r3, #0]

    if(TxPower>7)
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b07      	cmp	r3, #7
 8000894:	d902      	bls.n	800089c <Cmt2300_ConfigTxPower+0x30>
    {
       TxPower=7;
 8000896:	1dfb      	adds	r3, r7, #7
 8000898:	2207      	movs	r2, #7
 800089a:	701a      	strb	r2, [r3, #0]
    }
    
    Cmt2300_WriteReg(0x03, (g_cmt2300TxPower_Tab[TxPower][0] & 0x01) | tmp);
 800089c:	1dfb      	adds	r3, r7, #7
 800089e:	781a      	ldrb	r2, [r3, #0]
 80008a0:	4b25      	ldr	r3, [pc, #148]	; (8000938 <Cmt2300_ConfigTxPower+0xcc>)
 80008a2:	0092      	lsls	r2, r2, #2
 80008a4:	5cd3      	ldrb	r3, [r2, r3]
 80008a6:	b25b      	sxtb	r3, r3
 80008a8:	2201      	movs	r2, #1
 80008aa:	4013      	ands	r3, r2
 80008ac:	b25a      	sxtb	r2, r3
 80008ae:	240f      	movs	r4, #15
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	b25b      	sxtb	r3, r3
 80008b6:	4313      	orrs	r3, r2
 80008b8:	b25b      	sxtb	r3, r3
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	0019      	movs	r1, r3
 80008be:	2003      	movs	r0, #3
 80008c0:	f000 f91d 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5c, g_cmt2300TxPower_Tab[TxPower][1]);
 80008c4:	1dfb      	adds	r3, r7, #7
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	4a1b      	ldr	r2, [pc, #108]	; (8000938 <Cmt2300_ConfigTxPower+0xcc>)
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	18d3      	adds	r3, r2, r3
 80008ce:	3301      	adds	r3, #1
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	0019      	movs	r1, r3
 80008d4:	205c      	movs	r0, #92	; 0x5c
 80008d6:	f000 f912 	bl	8000afe <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5d, g_cmt2300TxPower_Tab[TxPower][2]);
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	4a16      	ldr	r2, [pc, #88]	; (8000938 <Cmt2300_ConfigTxPower+0xcc>)
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	18d3      	adds	r3, r2, r3
 80008e4:	3302      	adds	r3, #2
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	0019      	movs	r1, r3
 80008ea:	205d      	movs	r0, #93	; 0x5d
 80008ec:	f000 f907 	bl	8000afe <Cmt2300_WriteReg>
    tmp = Cmt2300_ReadReg(0x5e) & (~0x3f);
 80008f0:	205e      	movs	r0, #94	; 0x5e
 80008f2:	f000 f8ed 	bl	8000ad0 <Cmt2300_ReadReg>
 80008f6:	0003      	movs	r3, r0
 80008f8:	0019      	movs	r1, r3
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	223f      	movs	r2, #63	; 0x3f
 80008fe:	4391      	bics	r1, r2
 8000900:	000a      	movs	r2, r1
 8000902:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(0x5e, (g_cmt2300TxPower_Tab[TxPower][3] & 0x3f) | tmp);
 8000904:	1dfb      	adds	r3, r7, #7
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4a0b      	ldr	r2, [pc, #44]	; (8000938 <Cmt2300_ConfigTxPower+0xcc>)
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	18d3      	adds	r3, r2, r3
 800090e:	3303      	adds	r3, #3
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	b25b      	sxtb	r3, r3
 8000914:	223f      	movs	r2, #63	; 0x3f
 8000916:	4013      	ands	r3, r2
 8000918:	b25a      	sxtb	r2, r3
 800091a:	193b      	adds	r3, r7, r4
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	b25b      	sxtb	r3, r3
 8000920:	4313      	orrs	r3, r2
 8000922:	b25b      	sxtb	r3, r3
 8000924:	b2db      	uxtb	r3, r3
 8000926:	0019      	movs	r1, r3
 8000928:	205e      	movs	r0, #94	; 0x5e
 800092a:	f000 f8e8 	bl	8000afe <Cmt2300_WriteReg>
}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b005      	add	sp, #20
 8000934:	bd90      	pop	{r4, r7, pc}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	08004df0 	.word	0x08004df0

0800093c <Cmt2300_IsExist>:
* @name    Cmt2300_IsExist
* @desc    Chip indentify.
* @return  true: chip is exist, false: chip not found
* *********************************************************/
bool Cmt2300_IsExist(void)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
    uint8_t back, dat;

    back = Cmt2300_ReadReg(CMT2300_CUS_PKT17);
 8000942:	1dfc      	adds	r4, r7, #7
 8000944:	2048      	movs	r0, #72	; 0x48
 8000946:	f000 f8c3 	bl	8000ad0 <Cmt2300_ReadReg>
 800094a:	0003      	movs	r3, r0
 800094c:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT17, 0xAA);
 800094e:	21aa      	movs	r1, #170	; 0xaa
 8000950:	2048      	movs	r0, #72	; 0x48
 8000952:	f000 f8d4 	bl	8000afe <Cmt2300_WriteReg>

    // system_delay_us(5*20);

    dat = Cmt2300_ReadReg(CMT2300_CUS_PKT17);
 8000956:	1dbc      	adds	r4, r7, #6
 8000958:	2048      	movs	r0, #72	; 0x48
 800095a:	f000 f8b9 	bl	8000ad0 <Cmt2300_ReadReg>
 800095e:	0003      	movs	r3, r0
 8000960:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT17, back);
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	0019      	movs	r1, r3
 8000968:	2048      	movs	r0, #72	; 0x48
 800096a:	f000 f8c8 	bl	8000afe <Cmt2300_WriteReg>

    if (0xAA == dat)
 800096e:	1dbb      	adds	r3, r7, #6
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2baa      	cmp	r3, #170	; 0xaa
 8000974:	d101      	bne.n	800097a <Cmt2300_IsExist+0x3e>
        return true;
 8000976:	2301      	movs	r3, #1
 8000978:	e000      	b.n	800097c <Cmt2300_IsExist+0x40>

    return false;
 800097a:	2300      	movs	r3, #0
}
 800097c:	0018      	movs	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	b003      	add	sp, #12
 8000982:	bd90      	pop	{r4, r7, pc}

08000984 <Cmt2300_EnableLfosc>:
* @desc    If you need use sleep timer, you should enable LFOSC.
* @param   bEnable(true): Enable it(default)
*          bEnable(false): Disable it
* *********************************************************/
void Cmt2300_EnableLfosc(bool bEnable)
{
 8000984:	b5b0      	push	{r4, r5, r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	0002      	movs	r2, r0
 800098c:	1dfb      	adds	r3, r7, #7
 800098e:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_SYS2);
 8000990:	250f      	movs	r5, #15
 8000992:	197c      	adds	r4, r7, r5
 8000994:	200d      	movs	r0, #13
 8000996:	f000 f89b 	bl	8000ad0 <Cmt2300_ReadReg>
 800099a:	0003      	movs	r3, r0
 800099c:	7023      	strb	r3, [r4, #0]

    if (bEnable)
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d013      	beq.n	80009ce <Cmt2300_EnableLfosc+0x4a>
    {
        tmp |= CMT2300_MASK_LFOSC_RECAL_EN;
 80009a6:	197b      	adds	r3, r7, r5
 80009a8:	197a      	adds	r2, r7, r5
 80009aa:	7812      	ldrb	r2, [r2, #0]
 80009ac:	2180      	movs	r1, #128	; 0x80
 80009ae:	4249      	negs	r1, r1
 80009b0:	430a      	orrs	r2, r1
 80009b2:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_LFOSC_CAL1_EN;
 80009b4:	197b      	adds	r3, r7, r5
 80009b6:	197a      	adds	r2, r7, r5
 80009b8:	7812      	ldrb	r2, [r2, #0]
 80009ba:	2140      	movs	r1, #64	; 0x40
 80009bc:	430a      	orrs	r2, r1
 80009be:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_LFOSC_CAL2_EN;
 80009c0:	197b      	adds	r3, r7, r5
 80009c2:	197a      	adds	r2, r7, r5
 80009c4:	7812      	ldrb	r2, [r2, #0]
 80009c6:	2120      	movs	r1, #32
 80009c8:	430a      	orrs	r2, r1
 80009ca:	701a      	strb	r2, [r3, #0]
 80009cc:	e012      	b.n	80009f4 <Cmt2300_EnableLfosc+0x70>
    }
    else
    {
        tmp &= ~CMT2300_MASK_LFOSC_RECAL_EN;
 80009ce:	200f      	movs	r0, #15
 80009d0:	183b      	adds	r3, r7, r0
 80009d2:	183a      	adds	r2, r7, r0
 80009d4:	7812      	ldrb	r2, [r2, #0]
 80009d6:	217f      	movs	r1, #127	; 0x7f
 80009d8:	400a      	ands	r2, r1
 80009da:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_LFOSC_CAL1_EN;
 80009dc:	183b      	adds	r3, r7, r0
 80009de:	183a      	adds	r2, r7, r0
 80009e0:	7812      	ldrb	r2, [r2, #0]
 80009e2:	2140      	movs	r1, #64	; 0x40
 80009e4:	438a      	bics	r2, r1
 80009e6:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_LFOSC_CAL2_EN;
 80009e8:	183b      	adds	r3, r7, r0
 80009ea:	183a      	adds	r2, r7, r0
 80009ec:	7812      	ldrb	r2, [r2, #0]
 80009ee:	2120      	movs	r1, #32
 80009f0:	438a      	bics	r2, r1
 80009f2:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_SYS2, tmp);
 80009f4:	230f      	movs	r3, #15
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	0019      	movs	r1, r3
 80009fc:	200d      	movs	r0, #13
 80009fe:	f000 f87e 	bl	8000afe <Cmt2300_WriteReg>
}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b004      	add	sp, #16
 8000a08:	bdb0      	pop	{r4, r5, r7, pc}

08000a0a <Cmt2300_Init>:
/*! ********************************************************
* @name    Cmt2300_Init
* @desc    Initialize chip status.
* *********************************************************/
void Cmt2300_Init(void)
{
 8000a0a:	b590      	push	{r4, r7, lr}
 8000a0c:	b083      	sub	sp, #12
 8000a0e:	af00      	add	r7, sp, #0
    uint8_t tmp;

    Cmt2300_SoftReset();
 8000a10:	f7ff fc06 	bl	8000220 <Cmt2300_SoftReset>
   
    Delay_Ms(10);
 8000a14:	200a      	movs	r0, #10
 8000a16:	f000 fa73 	bl	8000f00 <Delay_Ms>
   
    Cmt2300_GoStby();
 8000a1a:	f7ff fc6c 	bl	80002f6 <Cmt2300_GoStby>

    tmp = Cmt2300_ReadReg(CMT2300_CUS_MODE_STA);
 8000a1e:	1dfc      	adds	r4, r7, #7
 8000a20:	2061      	movs	r0, #97	; 0x61
 8000a22:	f000 f855 	bl	8000ad0 <Cmt2300_ReadReg>
 8000a26:	0003      	movs	r3, r0
 8000a28:	7023      	strb	r3, [r4, #0]
    tmp |= CMT2300_MASK_CFG_RETAIN;  /* Enable CFG_RETAIN */
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	1dfa      	adds	r2, r7, #7
 8000a2e:	7812      	ldrb	r2, [r2, #0]
 8000a30:	2110      	movs	r1, #16
 8000a32:	430a      	orrs	r2, r1
 8000a34:	701a      	strb	r2, [r3, #0]
    tmp &= ~CMT2300_MASK_RSTN_IN_EN; /* Disable RSTN_IN */
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	1dfa      	adds	r2, r7, #7
 8000a3a:	7812      	ldrb	r2, [r2, #0]
 8000a3c:	2120      	movs	r1, #32
 8000a3e:	438a      	bics	r2, r1
 8000a40:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_MODE_STA, tmp);
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	0019      	movs	r1, r3
 8000a48:	2061      	movs	r0, #97	; 0x61
 8000a4a:	f000 f858 	bl	8000afe <Cmt2300_WriteReg>

    Cmt2300_EnableLfosc(false); /* Diable LFOSC */
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f7ff ff98 	bl	8000984 <Cmt2300_EnableLfosc>

    Cmt2300_ClearInterruptFlags();
 8000a54:	f7ff fd26 	bl	80004a4 <Cmt2300_ClearInterruptFlags>
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b003      	add	sp, #12
 8000a5e:	bd90      	pop	{r4, r7, pc}

08000a60 <Cmt2300_ConfigRegBank>:
/*! ********************************************************
* @name    Cmt2300_ConfigRegBank
* @desc    Config one register bank.
* *********************************************************/
bool Cmt2300_ConfigRegBank(uint8_t base_addr, const uint8_t bank[], uint8_t len)
{
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6039      	str	r1, [r7, #0]
 8000a68:	0011      	movs	r1, r2
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	1c02      	adds	r2, r0, #0
 8000a6e:	701a      	strb	r2, [r3, #0]
 8000a70:	1dbb      	adds	r3, r7, #6
 8000a72:	1c0a      	adds	r2, r1, #0
 8000a74:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    for (i = 0; i < len; i++)
 8000a76:	230f      	movs	r3, #15
 8000a78:	18fb      	adds	r3, r7, r3
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	e014      	b.n	8000aaa <Cmt2300_ConfigRegBank+0x4a>
        Cmt2300_WriteReg(i + base_addr, bank[i]);
 8000a80:	210f      	movs	r1, #15
 8000a82:	187a      	adds	r2, r7, r1
 8000a84:	1dfb      	adds	r3, r7, #7
 8000a86:	7812      	ldrb	r2, [r2, #0]
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	18d3      	adds	r3, r2, r3
 8000a8c:	b2d8      	uxtb	r0, r3
 8000a8e:	000c      	movs	r4, r1
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	683a      	ldr	r2, [r7, #0]
 8000a96:	18d3      	adds	r3, r2, r3
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	0019      	movs	r1, r3
 8000a9c:	f000 f82f 	bl	8000afe <Cmt2300_WriteReg>
    for (i = 0; i < len; i++)
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	193b      	adds	r3, r7, r4
 8000aa6:	3201      	adds	r2, #1
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	230f      	movs	r3, #15
 8000aac:	18fa      	adds	r2, r7, r3
 8000aae:	1dbb      	adds	r3, r7, #6
 8000ab0:	7812      	ldrb	r2, [r2, #0]
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d3e3      	bcc.n	8000a80 <Cmt2300_ConfigRegBank+0x20>

    return true;
 8000ab8:	2301      	movs	r3, #1
}
 8000aba:	0018      	movs	r0, r3
 8000abc:	46bd      	mov	sp, r7
 8000abe:	b005      	add	sp, #20
 8000ac0:	bd90      	pop	{r4, r7, pc}

08000ac2 <Cmt2300_InitGpio>:
/*! ********************************************************
* @name    Cmt2300_InitGpio
* @desc    Initializes the CMT2300 interface GPIOs.
* *********************************************************/
void Cmt2300_InitGpio(void)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	af00      	add	r7, sp, #0
    cmt_spi3_init();
 8000ac6:	f000 f83f 	bl	8000b48 <cmt_spi3_init>
}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <Cmt2300_ReadReg>:
* @desc    Read the CMT2300 register at the specified address.
* @param   addr: register address
* @return  Register value
* *********************************************************/
uint8_t Cmt2300_ReadReg(uint8_t addr)
{
 8000ad0:	b590      	push	{r4, r7, lr}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	0002      	movs	r2, r0
 8000ad8:	1dfb      	adds	r3, r7, #7
 8000ada:	701a      	strb	r2, [r3, #0]
    uint8_t dat = 0xFF;
 8000adc:	240f      	movs	r4, #15
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	22ff      	movs	r2, #255	; 0xff
 8000ae2:	701a      	strb	r2, [r3, #0]
    cmt_spi3_read(addr, &dat);
 8000ae4:	193a      	adds	r2, r7, r4
 8000ae6:	1dfb      	adds	r3, r7, #7
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	0011      	movs	r1, r2
 8000aec:	0018      	movs	r0, r3
 8000aee:	f000 f93d 	bl	8000d6c <cmt_spi3_read>

    return dat;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	781b      	ldrb	r3, [r3, #0]
}
 8000af6:	0018      	movs	r0, r3
 8000af8:	46bd      	mov	sp, r7
 8000afa:	b005      	add	sp, #20
 8000afc:	bd90      	pop	{r4, r7, pc}

08000afe <Cmt2300_WriteReg>:
* @desc    Write the CMT2300 register at the specified address.
* @param   addr: register address
*          dat: register value
* *********************************************************/
void Cmt2300_WriteReg(uint8_t addr, uint8_t dat)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b082      	sub	sp, #8
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	0002      	movs	r2, r0
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	701a      	strb	r2, [r3, #0]
 8000b0a:	1dbb      	adds	r3, r7, #6
 8000b0c:	1c0a      	adds	r2, r1, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
    cmt_spi3_write(addr, dat);
 8000b10:	1dbb      	adds	r3, r7, #6
 8000b12:	781a      	ldrb	r2, [r3, #0]
 8000b14:	1dfb      	adds	r3, r7, #7
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	0011      	movs	r1, r2
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f000 f8b2 	bl	8000c84 <cmt_spi3_write>
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b002      	add	sp, #8
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <cmt_spi3_delay>:
#include "cmt_spi3.h"
#include "./../../gpio.h"

void cmt_spi3_delay(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
    uint32_t n = 8;
 8000b2e:	2308      	movs	r3, #8
 8000b30:	607b      	str	r3, [r7, #4]
    while (n--)
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	1e5a      	subs	r2, r3, #1
 8000b38:	607a      	str	r2, [r7, #4]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1fa      	bne.n	8000b34 <cmt_spi3_delay+0xc>
        ;
}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	46c0      	nop			; (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	b002      	add	sp, #8
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <cmt_spi3_init>:
    while (n--)
        ;
}

void cmt_spi3_init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
    spi_gpio_init();
 8000b4c:	f000 fa14 	bl	8000f78 <spi_gpio_init>
    cmt_spi3_sda_in();
 8000b50:	f000 fa4a 	bl	8000fe8 <cmt_spi3_sda_in>
    cmt_spi3_delay();
 8000b54:	f7ff ffe8 	bl	8000b28 <cmt_spi3_delay>
}
 8000b58:	46c0      	nop			; (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <cmt_spi3_send>:

void cmt_spi3_send(uint8_t data8)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b084      	sub	sp, #16
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	0002      	movs	r2, r0
 8000b66:	1dfb      	adds	r3, r7, #7
 8000b68:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    for (i = 0; i < 8; i++)
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	e034      	b.n	8000bde <cmt_spi3_send+0x80>
    {
        cmt_spi3_scl_0();
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	0119      	lsls	r1, r3, #4
 8000b78:	2390      	movs	r3, #144	; 0x90
 8000b7a:	05db      	lsls	r3, r3, #23
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f001 fcf9 	bl	8002576 <HAL_GPIO_WritePin>

        /* Send byte on the rising edge of SCL */
        if (data8 & 0x80)
 8000b84:	1dfb      	adds	r3, r7, #7
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	da08      	bge.n	8000ba0 <cmt_spi3_send+0x42>
            cmt_spi3_sda_1();
 8000b8e:	2380      	movs	r3, #128	; 0x80
 8000b90:	0059      	lsls	r1, r3, #1
 8000b92:	2390      	movs	r3, #144	; 0x90
 8000b94:	05db      	lsls	r3, r3, #23
 8000b96:	2201      	movs	r2, #1
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f001 fcec 	bl	8002576 <HAL_GPIO_WritePin>
 8000b9e:	e007      	b.n	8000bb0 <cmt_spi3_send+0x52>
        else
            cmt_spi3_sda_0();
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	0059      	lsls	r1, r3, #1
 8000ba4:	2390      	movs	r3, #144	; 0x90
 8000ba6:	05db      	lsls	r3, r3, #23
 8000ba8:	2200      	movs	r2, #0
 8000baa:	0018      	movs	r0, r3
 8000bac:	f001 fce3 	bl	8002576 <HAL_GPIO_WritePin>

        cmt_spi3_delay();
 8000bb0:	f7ff ffba 	bl	8000b28 <cmt_spi3_delay>

        data8 <<= 1;
 8000bb4:	1dfa      	adds	r2, r7, #7
 8000bb6:	1dfb      	adds	r3, r7, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	18db      	adds	r3, r3, r3
 8000bbc:	7013      	strb	r3, [r2, #0]
        cmt_spi3_scl_1();
 8000bbe:	2380      	movs	r3, #128	; 0x80
 8000bc0:	0119      	lsls	r1, r3, #4
 8000bc2:	2390      	movs	r3, #144	; 0x90
 8000bc4:	05db      	lsls	r3, r3, #23
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f001 fcd4 	bl	8002576 <HAL_GPIO_WritePin>
        cmt_spi3_delay();
 8000bce:	f7ff ffab 	bl	8000b28 <cmt_spi3_delay>
    for (i = 0; i < 8; i++)
 8000bd2:	210f      	movs	r1, #15
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	781a      	ldrb	r2, [r3, #0]
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	3201      	adds	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	230f      	movs	r3, #15
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b07      	cmp	r3, #7
 8000be6:	d9c5      	bls.n	8000b74 <cmt_spi3_send+0x16>
    }
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b004      	add	sp, #16
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <cmt_spi3_recv>:

uint8_t cmt_spi3_recv(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t data8 = 0xFF;
 8000bf8:	1dbb      	adds	r3, r7, #6
 8000bfa:	22ff      	movs	r2, #255	; 0xff
 8000bfc:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < 8; i++)
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
 8000c04:	e034      	b.n	8000c70 <cmt_spi3_recv+0x7e>
    {
        cmt_spi3_scl_0();
 8000c06:	2380      	movs	r3, #128	; 0x80
 8000c08:	0119      	lsls	r1, r3, #4
 8000c0a:	2390      	movs	r3, #144	; 0x90
 8000c0c:	05db      	lsls	r3, r3, #23
 8000c0e:	2200      	movs	r2, #0
 8000c10:	0018      	movs	r0, r3
 8000c12:	f001 fcb0 	bl	8002576 <HAL_GPIO_WritePin>
        cmt_spi3_delay();
 8000c16:	f7ff ff87 	bl	8000b28 <cmt_spi3_delay>
        data8 <<= 1;
 8000c1a:	1dba      	adds	r2, r7, #6
 8000c1c:	1dbb      	adds	r3, r7, #6
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	18db      	adds	r3, r3, r3
 8000c22:	7013      	strb	r3, [r2, #0]

        cmt_spi3_scl_1();
 8000c24:	2380      	movs	r3, #128	; 0x80
 8000c26:	0119      	lsls	r1, r3, #4
 8000c28:	2390      	movs	r3, #144	; 0x90
 8000c2a:	05db      	lsls	r3, r3, #23
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f001 fca1 	bl	8002576 <HAL_GPIO_WritePin>

        /* Read byte on the rising edge of SCL */
        if (cmt_spi3_sda_read())
 8000c34:	2380      	movs	r3, #128	; 0x80
 8000c36:	005a      	lsls	r2, r3, #1
 8000c38:	2390      	movs	r3, #144	; 0x90
 8000c3a:	05db      	lsls	r3, r3, #23
 8000c3c:	0011      	movs	r1, r2
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f001 fc7c 	bl	800253c <HAL_GPIO_ReadPin>
 8000c44:	1e03      	subs	r3, r0, #0
 8000c46:	d006      	beq.n	8000c56 <cmt_spi3_recv+0x64>
            data8 |= 0x01;
 8000c48:	1dbb      	adds	r3, r7, #6
 8000c4a:	1dba      	adds	r2, r7, #6
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	2101      	movs	r1, #1
 8000c50:	430a      	orrs	r2, r1
 8000c52:	701a      	strb	r2, [r3, #0]
 8000c54:	e005      	b.n	8000c62 <cmt_spi3_recv+0x70>
        else
            data8 &= ~0x01;
 8000c56:	1dbb      	adds	r3, r7, #6
 8000c58:	1dba      	adds	r2, r7, #6
 8000c5a:	7812      	ldrb	r2, [r2, #0]
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	438a      	bics	r2, r1
 8000c60:	701a      	strb	r2, [r3, #0]

        cmt_spi3_delay();
 8000c62:	f7ff ff61 	bl	8000b28 <cmt_spi3_delay>
    for (i = 0; i < 8; i++)
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	781a      	ldrb	r2, [r3, #0]
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	3201      	adds	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
 8000c70:	1dfb      	adds	r3, r7, #7
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b07      	cmp	r3, #7
 8000c76:	d9c6      	bls.n	8000c06 <cmt_spi3_recv+0x14>
    }

    return data8;
 8000c78:	1dbb      	adds	r3, r7, #6
 8000c7a:	781b      	ldrb	r3, [r3, #0]
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b002      	add	sp, #8
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <cmt_spi3_write>:

void cmt_spi3_write(uint8_t addr, uint8_t dat)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	0002      	movs	r2, r0
 8000c8c:	1dfb      	adds	r3, r7, #7
 8000c8e:	701a      	strb	r2, [r3, #0]
 8000c90:	1dbb      	adds	r3, r7, #6
 8000c92:	1c0a      	adds	r2, r1, #0
 8000c94:	701a      	strb	r2, [r3, #0]
    cmt_spi3_sda_out();
 8000c96:	f000 f975 	bl	8000f84 <cmt_spi3_sda_out>
    cmt_spi3_sda_1();
 8000c9a:	2380      	movs	r3, #128	; 0x80
 8000c9c:	0059      	lsls	r1, r3, #1
 8000c9e:	2390      	movs	r3, #144	; 0x90
 8000ca0:	05db      	lsls	r3, r3, #23
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f001 fc66 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8000caa:	2380      	movs	r3, #128	; 0x80
 8000cac:	0119      	lsls	r1, r3, #4
 8000cae:	2390      	movs	r3, #144	; 0x90
 8000cb0:	05db      	lsls	r3, r3, #23
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f001 fc5e 	bl	8002576 <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	0119      	lsls	r1, r3, #4
 8000cbe:	2390      	movs	r3, #144	; 0x90
 8000cc0:	05db      	lsls	r3, r3, #23
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f001 fc56 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_fcsb_1();
 8000cca:	2380      	movs	r3, #128	; 0x80
 8000ccc:	01db      	lsls	r3, r3, #7
 8000cce:	4826      	ldr	r0, [pc, #152]	; (8000d68 <cmt_spi3_write+0xe4>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	0019      	movs	r1, r3
 8000cd4:	f001 fc4f 	bl	8002576 <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8000cd8:	2380      	movs	r3, #128	; 0x80
 8000cda:	01db      	lsls	r3, r3, #7
 8000cdc:	4822      	ldr	r0, [pc, #136]	; (8000d68 <cmt_spi3_write+0xe4>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	f001 fc48 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_csb_0();
 8000ce6:	2380      	movs	r3, #128	; 0x80
 8000ce8:	021b      	lsls	r3, r3, #8
 8000cea:	481f      	ldr	r0, [pc, #124]	; (8000d68 <cmt_spi3_write+0xe4>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	0019      	movs	r1, r3
 8000cf0:	f001 fc41 	bl	8002576 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000cf4:	f7ff ff18 	bl	8000b28 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000cf8:	f7ff ff16 	bl	8000b28 <cmt_spi3_delay>

    /* r/w = 0 */
    cmt_spi3_send(addr & 0x7F);
 8000cfc:	1dfb      	adds	r3, r7, #7
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	227f      	movs	r2, #127	; 0x7f
 8000d02:	4013      	ands	r3, r2
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	0018      	movs	r0, r3
 8000d08:	f7ff ff29 	bl	8000b5e <cmt_spi3_send>

    cmt_spi3_send(dat);
 8000d0c:	1dbb      	adds	r3, r7, #6
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	0018      	movs	r0, r3
 8000d12:	f7ff ff24 	bl	8000b5e <cmt_spi3_send>

    cmt_spi3_scl_0();
 8000d16:	2380      	movs	r3, #128	; 0x80
 8000d18:	0119      	lsls	r1, r3, #4
 8000d1a:	2390      	movs	r3, #144	; 0x90
 8000d1c:	05db      	lsls	r3, r3, #23
 8000d1e:	2200      	movs	r2, #0
 8000d20:	0018      	movs	r0, r3
 8000d22:	f001 fc28 	bl	8002576 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000d26:	f7ff feff 	bl	8000b28 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000d2a:	f7ff fefd 	bl	8000b28 <cmt_spi3_delay>

    cmt_spi3_csb_1();
 8000d2e:	2380      	movs	r3, #128	; 0x80
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	480d      	ldr	r0, [pc, #52]	; (8000d68 <cmt_spi3_write+0xe4>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	0019      	movs	r1, r3
 8000d38:	f001 fc1d 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_sda_1();
 8000d3c:	2380      	movs	r3, #128	; 0x80
 8000d3e:	0059      	lsls	r1, r3, #1
 8000d40:	2390      	movs	r3, #144	; 0x90
 8000d42:	05db      	lsls	r3, r3, #23
 8000d44:	2201      	movs	r2, #1
 8000d46:	0018      	movs	r0, r3
 8000d48:	f001 fc15 	bl	8002576 <HAL_GPIO_WritePin>
    cmt_spi3_sda_in();
 8000d4c:	f000 f94c 	bl	8000fe8 <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8000d50:	2380      	movs	r3, #128	; 0x80
 8000d52:	01db      	lsls	r3, r3, #7
 8000d54:	4804      	ldr	r0, [pc, #16]	; (8000d68 <cmt_spi3_write+0xe4>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	0019      	movs	r1, r3
 8000d5a:	f001 fc0c 	bl	8002576 <HAL_GPIO_WritePin>
}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	46bd      	mov	sp, r7
 8000d62:	b002      	add	sp, #8
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	48000400 	.word	0x48000400

08000d6c <cmt_spi3_read>:

void cmt_spi3_read(uint8_t addr, uint8_t *p_dat)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	0002      	movs	r2, r0
 8000d74:	6039      	str	r1, [r7, #0]
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	701a      	strb	r2, [r3, #0]
    cmt_spi3_sda_out();
 8000d7a:	f000 f903 	bl	8000f84 <cmt_spi3_sda_out>
    cmt_spi3_sda_1();
 8000d7e:	2380      	movs	r3, #128	; 0x80
 8000d80:	0059      	lsls	r1, r3, #1
 8000d82:	2390      	movs	r3, #144	; 0x90
 8000d84:	05db      	lsls	r3, r3, #23
 8000d86:	2201      	movs	r2, #1
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f001 fbf4 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8000d8e:	2380      	movs	r3, #128	; 0x80
 8000d90:	0119      	lsls	r1, r3, #4
 8000d92:	2390      	movs	r3, #144	; 0x90
 8000d94:	05db      	lsls	r3, r3, #23
 8000d96:	2200      	movs	r2, #0
 8000d98:	0018      	movs	r0, r3
 8000d9a:	f001 fbec 	bl	8002576 <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8000d9e:	2380      	movs	r3, #128	; 0x80
 8000da0:	0119      	lsls	r1, r3, #4
 8000da2:	2390      	movs	r3, #144	; 0x90
 8000da4:	05db      	lsls	r3, r3, #23
 8000da6:	2200      	movs	r2, #0
 8000da8:	0018      	movs	r0, r3
 8000daa:	f001 fbe4 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_fcsb_1();
 8000dae:	2380      	movs	r3, #128	; 0x80
 8000db0:	01db      	lsls	r3, r3, #7
 8000db2:	4828      	ldr	r0, [pc, #160]	; (8000e54 <cmt_spi3_read+0xe8>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	0019      	movs	r1, r3
 8000db8:	f001 fbdd 	bl	8002576 <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	01db      	lsls	r3, r3, #7
 8000dc0:	4824      	ldr	r0, [pc, #144]	; (8000e54 <cmt_spi3_read+0xe8>)
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	0019      	movs	r1, r3
 8000dc6:	f001 fbd6 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_csb_0();
 8000dca:	2380      	movs	r3, #128	; 0x80
 8000dcc:	021b      	lsls	r3, r3, #8
 8000dce:	4821      	ldr	r0, [pc, #132]	; (8000e54 <cmt_spi3_read+0xe8>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	0019      	movs	r1, r3
 8000dd4:	f001 fbcf 	bl	8002576 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000dd8:	f7ff fea6 	bl	8000b28 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000ddc:	f7ff fea4 	bl	8000b28 <cmt_spi3_delay>

    /* r/w = 1 */
    cmt_spi3_send(addr | 0x80);
 8000de0:	1dfb      	adds	r3, r7, #7
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2280      	movs	r2, #128	; 0x80
 8000de6:	4252      	negs	r2, r2
 8000de8:	4313      	orrs	r3, r2
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff feb6 	bl	8000b5e <cmt_spi3_send>

    /* Must set SDA to input before the falling edge of SCL */
    cmt_spi3_sda_in();
 8000df2:	f000 f8f9 	bl	8000fe8 <cmt_spi3_sda_in>

    *p_dat = cmt_spi3_recv();
 8000df6:	f7ff fefc 	bl	8000bf2 <cmt_spi3_recv>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	001a      	movs	r2, r3
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	701a      	strb	r2, [r3, #0]

    cmt_spi3_scl_0();
 8000e02:	2380      	movs	r3, #128	; 0x80
 8000e04:	0119      	lsls	r1, r3, #4
 8000e06:	2390      	movs	r3, #144	; 0x90
 8000e08:	05db      	lsls	r3, r3, #23
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f001 fbb2 	bl	8002576 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000e12:	f7ff fe89 	bl	8000b28 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000e16:	f7ff fe87 	bl	8000b28 <cmt_spi3_delay>

    cmt_spi3_csb_1();
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	021b      	lsls	r3, r3, #8
 8000e1e:	480d      	ldr	r0, [pc, #52]	; (8000e54 <cmt_spi3_read+0xe8>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	0019      	movs	r1, r3
 8000e24:	f001 fba7 	bl	8002576 <HAL_GPIO_WritePin>

    cmt_spi3_sda_1();
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	0059      	lsls	r1, r3, #1
 8000e2c:	2390      	movs	r3, #144	; 0x90
 8000e2e:	05db      	lsls	r3, r3, #23
 8000e30:	2201      	movs	r2, #1
 8000e32:	0018      	movs	r0, r3
 8000e34:	f001 fb9f 	bl	8002576 <HAL_GPIO_WritePin>
    cmt_spi3_sda_in();
 8000e38:	f000 f8d6 	bl	8000fe8 <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	01db      	lsls	r3, r3, #7
 8000e40:	4804      	ldr	r0, [pc, #16]	; (8000e54 <cmt_spi3_read+0xe8>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	0019      	movs	r1, r3
 8000e46:	f001 fb96 	bl	8002576 <HAL_GPIO_WritePin>
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	48000400 	.word	0x48000400

08000e58 <RF_Init>:
uint8_t PlayLoadlen;
uint8_t g_nInterrutFlags;
extern volatile uint32_t g_nSysTickCount;
extern volatile uint8_t  cmt2300_irq_request;	//request for irq
void RF_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
    Cmt2300_InitGpio();
 8000e5c:	f7ff fe31 	bl	8000ac2 <Cmt2300_InitGpio>
    Cmt2300_Init();
 8000e60:	f7ff fdd3 	bl	8000a0a <Cmt2300_Init>

    /* Config registers */
    Cmt2300_ConfigRegBank(CMT2300_CMT_BANK_ADDR, g_cmt2300CmtBank, CMT2300_CMT_BANK_SIZE);
 8000e64:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <RF_Init+0x60>)
 8000e66:	220c      	movs	r2, #12
 8000e68:	0019      	movs	r1, r3
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f7ff fdf8 	bl	8000a60 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_SYSTEM_BANK_ADDR, g_cmt2300SystemBank, CMT2300_SYSTEM_BANK_SIZE);
 8000e70:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <RF_Init+0x64>)
 8000e72:	220c      	movs	r2, #12
 8000e74:	0019      	movs	r1, r3
 8000e76:	200c      	movs	r0, #12
 8000e78:	f7ff fdf2 	bl	8000a60 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_FREQUENCY_BANK_ADDR, g_cmt2300FrequencyBank, CMT2300_FREQUENCY_BANK_SIZE);
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <RF_Init+0x68>)
 8000e7e:	2208      	movs	r2, #8
 8000e80:	0019      	movs	r1, r3
 8000e82:	2018      	movs	r0, #24
 8000e84:	f7ff fdec 	bl	8000a60 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_DATA_RATE_BANK_ADDR, g_cmt2300DataRateBank, CMT2300_DATA_RATE_BANK_SIZE);
 8000e88:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <RF_Init+0x6c>)
 8000e8a:	2218      	movs	r2, #24
 8000e8c:	0019      	movs	r1, r3
 8000e8e:	2020      	movs	r0, #32
 8000e90:	f7ff fde6 	bl	8000a60 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_BASEBAND_BANK_ADDR, g_cmt2300BasebandBank, CMT2300_BASEBAND_BANK_SIZE);
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <RF_Init+0x70>)
 8000e96:	221d      	movs	r2, #29
 8000e98:	0019      	movs	r1, r3
 8000e9a:	2038      	movs	r0, #56	; 0x38
 8000e9c:	f7ff fde0 	bl	8000a60 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_TX_BANK_ADDR, g_cmt2300TxBank, CMT2300_TX_BANK_SIZE);
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <RF_Init+0x74>)
 8000ea2:	220b      	movs	r2, #11
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	2055      	movs	r0, #85	; 0x55
 8000ea8:	f7ff fdda 	bl	8000a60 <Cmt2300_ConfigRegBank>

    RF_Config();
 8000eac:	f000 f810 	bl	8000ed0 <RF_Config>
}
 8000eb0:	46c0      	nop			; (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	08004e10 	.word	0x08004e10
 8000ebc:	08004e1c 	.word	0x08004e1c
 8000ec0:	08004e28 	.word	0x08004e28
 8000ec4:	08004e30 	.word	0x08004e30
 8000ec8:	08004e48 	.word	0x08004e48
 8000ecc:	08004e68 	.word	0x08004e68

08000ed0 <RF_Config>:
        g_nNextRFState = RF_STATE_RX_WAIT;
        return 0;
    }
}
void RF_Config(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
       and it can't output INT1/INT2 via GPIO1/GPIO2 */
    Cmt2300_EnableAntennaSwitch(0);

#else
    
    Cmt2300_EnableAntennaSwitch(0);
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	f7ff fa70 	bl	80003ba <Cmt2300_EnableAntennaSwitch>
        /* Config GPIOs */
    Cmt2300_ConfigGpio(
 8000eda:	2020      	movs	r0, #32
 8000edc:	f7ff fa18 	bl	8000310 <Cmt2300_ConfigGpio>
       // CMT2300_GPIO1_SEL_INT1 | /* INT1 > GPIO1 */
       // CMT2300_GPIO2_SEL_INT2 | /* INT2 > GPIO2 */
        CMT2300_GPIO3_SEL_INT2);   /* INT2 > GPIO3 */

    /* Config interrupt */
    Cmt2300_ConfigInterrupt(
 8000ee0:	2107      	movs	r1, #7
 8000ee2:	200a      	movs	r0, #10
 8000ee4:	f7ff fa24 	bl	8000330 <Cmt2300_ConfigInterrupt>
        CMT2300_INT_SEL_PKT_OK   /* Config INT2 */
    );
#endif

    /* Enable interrupt */
         Cmt2300_EnableInterrupt(
 8000ee8:	203f      	movs	r0, #63	; 0x3f
 8000eea:	f7ff faa1 	bl	8000430 <Cmt2300_EnableInterrupt>
        CMT2300_MASK_SYNC_OK_EN |
        CMT2300_MASK_NODE_OK_EN |
        CMT2300_MASK_CRC_OK_EN |
        CMT2300_MASK_PKT_DONE_EN);

    Cmt2300_EnableLfosc(false);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff fd48 	bl	8000984 <Cmt2300_EnableLfosc>
    //Cmt2300_EnableFifoMerge(true);

    //Cmt2300_SetFifoThreshold(16);

    /* Go to sleep for configuration to take effect */
    Cmt2300_GoSleep();
 8000ef4:	f7ff f9f2 	bl	80002dc <Cmt2300_GoSleep>
}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <Delay_Ms>:
    for(j=0;j<8;j++);
  }
}

void Delay_Ms(uint32_t delay)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t i=0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]
  uint32_t j=0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60bb      	str	r3, [r7, #8]
  
  for(i=0;i<delay;i++)
 8000f10:	2300      	movs	r3, #0
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	e00c      	b.n	8000f30 <Delay_Ms+0x30>
  {
    for(j=0;j<4540;j++);
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	e002      	b.n	8000f22 <Delay_Ms+0x22>
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	60bb      	str	r3, [r7, #8]
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	4a07      	ldr	r2, [pc, #28]	; (8000f44 <Delay_Ms+0x44>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d9f8      	bls.n	8000f1c <Delay_Ms+0x1c>
  for(i=0;i<delay;i++)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d3ee      	bcc.n	8000f16 <Delay_Ms+0x16>
  }
}
 8000f38:	46c0      	nop			; (mov r8, r8)
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b004      	add	sp, #16
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	000011bb 	.word	0x000011bb

08000f48 <HAL_Delay_nMs>:

void HAL_Delay_nMs(uint32_t Delay)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
    tickstart = HAL_GetTick( );
 8000f54:	f000 ff1a 	bl	8001d8c <HAL_GetTick>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	60fb      	str	r3, [r7, #12]
    while( ( HAL_GetTick( ) - tickstart ) < Delay );
 8000f5c:	46c0      	nop			; (mov r8, r8)
 8000f5e:	f000 ff15 	bl	8001d8c <HAL_GetTick>
 8000f62:	0002      	movs	r2, r0
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d8f7      	bhi.n	8000f5e <HAL_Delay_nMs+0x16>
}
 8000f6e:	46c0      	nop			; (mov r8, r8)
 8000f70:	46c0      	nop			; (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b004      	add	sp, #16
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <spi_gpio_init>:
*  The following need to be modified by user
*  ************************************************************************ */

/* ************************************************************************ */
void spi_gpio_init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
    GPIO_InitStructure.GPIO_Pin = cmt_spi_sda_pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 8000f7c:	46c0      	nop			; (mov r8, r8)
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <cmt_spi3_sda_out>:

void cmt_spi3_sda_out(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
#ifdef USE_CUBEIDE
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	2314      	movs	r3, #20
 8000f90:	001a      	movs	r2, r3
 8000f92:	2100      	movs	r1, #0
 8000f94:	f003 fe93 	bl	8004cbe <memset>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <cmt_spi3_sda_out+0x60>)
 8000f9a:	695a      	ldr	r2, [r3, #20]
 8000f9c:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <cmt_spi3_sda_out+0x60>)
 8000f9e:	2180      	movs	r1, #128	; 0x80
 8000fa0:	0289      	lsls	r1, r1, #10
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	615a      	str	r2, [r3, #20]
 8000fa6:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <cmt_spi3_sda_out+0x60>)
 8000fa8:	695a      	ldr	r2, [r3, #20]
 8000faa:	2380      	movs	r3, #128	; 0x80
 8000fac:	029b      	lsls	r3, r3, #10
 8000fae:	4013      	ands	r3, r2
 8000fb0:	603b      	str	r3, [r7, #0]
 8000fb2:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	2280      	movs	r2, #128	; 0x80
 8000fb8:	0052      	lsls	r2, r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	2203      	movs	r2, #3
 8000fcc:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 8000fce:	1d3a      	adds	r2, r7, #4
 8000fd0:	2390      	movs	r3, #144	; 0x90
 8000fd2:	05db      	lsls	r3, r3, #23
 8000fd4:	0011      	movs	r1, r2
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f001 f870 	bl	80020bc <HAL_GPIO_Init>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 8000fdc:	46c0      	nop			; (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b006      	add	sp, #24
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40021000 	.word	0x40021000

08000fe8 <cmt_spi3_sda_in>:
void cmt_spi3_sda_in(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
#ifdef USE_CUBEIDE
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fee:	1d3b      	adds	r3, r7, #4
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	2314      	movs	r3, #20
 8000ff4:	001a      	movs	r2, r3
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	f003 fe61 	bl	8004cbe <memset>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b11      	ldr	r3, [pc, #68]	; (8001044 <cmt_spi3_sda_in+0x5c>)
 8000ffe:	695a      	ldr	r2, [r3, #20]
 8001000:	4b10      	ldr	r3, [pc, #64]	; (8001044 <cmt_spi3_sda_in+0x5c>)
 8001002:	2180      	movs	r1, #128	; 0x80
 8001004:	0289      	lsls	r1, r1, #10
 8001006:	430a      	orrs	r2, r1
 8001008:	615a      	str	r2, [r3, #20]
 800100a:	4b0e      	ldr	r3, [pc, #56]	; (8001044 <cmt_spi3_sda_in+0x5c>)
 800100c:	695a      	ldr	r2, [r3, #20]
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	029b      	lsls	r3, r3, #10
 8001012:	4013      	ands	r3, r2
 8001014:	603b      	str	r3, [r7, #0]
 8001016:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	2280      	movs	r2, #128	; 0x80
 800101c:	0052      	lsls	r2, r2, #1
 800101e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 800102c:	1d3a      	adds	r2, r7, #4
 800102e:	2390      	movs	r3, #144	; 0x90
 8001030:	05db      	lsls	r3, r3, #23
 8001032:	0011      	movs	r1, r2
 8001034:	0018      	movs	r0, r3
 8001036:	f001 f841 	bl	80020bc <HAL_GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = cmt_spi_sda_pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	46bd      	mov	sp, r7
 800103e:	b006      	add	sp, #24
 8001040:	bd80      	pop	{r7, pc}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	40021000 	.word	0x40021000

08001048 <HAL_TIM_PeriodElapsedCallback>:
 * @brief Timer interrupt callback function
 * @param htim timer handler
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
    //	if(htim->Instance == htim16.Instance)
    //	{
    //		time100ms_flag = 1;
    //		timer100InterruptHandler();
    //	}
    if (htim->Instance == htim17.Instance) {
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b05      	ldr	r3, [pc, #20]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	429a      	cmp	r2, r3
 800105a:	d103      	bne.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x1c>
        uartTimerIrqHandler(htim);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	0018      	movs	r0, r3
 8001060:	f000 f9da 	bl	8001418 <uartTimerIrqHandler>
    }
}
 8001064:	46c0      	nop			; (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	b002      	add	sp, #8
 800106a:	bd80      	pop	{r7, pc}
 800106c:	2000015c 	.word	0x2000015c

08001070 <kfifo_reset>:
/**
 * kfifo_reset - removes the entire FIFO contents
 * @fifo: the fifo to be emptied.
 */
static __inline void kfifo_reset(struct kfifo *fifo)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	609a      	str	r2, [r3, #8]
}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	46bd      	mov	sp, r7
 800108a:	b002      	add	sp, #8
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <uartInitRxFifo>:
 * @brief Init uart fifo
 * @param None
 * @retval None
 */
static void uartInitRxFifo(uartChannel_t channel)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	0002      	movs	r2, r0
 8001098:	1dfb      	adds	r3, r7, #7
 800109a:	701a      	strb	r2, [r3, #0]
    kfifo_init(&uart_rx_fifo[channel], uart_rx_buffer[channel], UART_BUFFER_SIZE);
 800109c:	1dfb      	adds	r3, r7, #7
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	011a      	lsls	r2, r3, #4
 80010a2:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <uartInitRxFifo+0x34>)
 80010a4:	18d0      	adds	r0, r2, r3
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	021a      	lsls	r2, r3, #8
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <uartInitRxFifo+0x38>)
 80010ae:	18d3      	adds	r3, r2, r3
 80010b0:	2280      	movs	r2, #128	; 0x80
 80010b2:	0052      	lsls	r2, r2, #1
 80010b4:	0019      	movs	r1, r3
 80010b6:	f003 fd0c 	bl	8004ad2 <kfifo_init>
}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b002      	add	sp, #8
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	2000013c 	.word	0x2000013c
 80010c8:	2000003c 	.word	0x2000003c

080010cc <UART_Receive_IT>:
 * @param pData data
 * @param Size size
 * @return HAL_StatusTypeDef return handle status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80010cc:	b5b0      	push	{r4, r5, r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	1dbb      	adds	r3, r7, #6
 80010d8:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_OK;
 80010da:	2517      	movs	r5, #23
 80010dc:	197b      	adds	r3, r7, r5
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]

    status = HAL_UART_Receive_IT(huart, pData, Size);
 80010e2:	197c      	adds	r4, r7, r5
 80010e4:	1dbb      	adds	r3, r7, #6
 80010e6:	881a      	ldrh	r2, [r3, #0]
 80010e8:	68b9      	ldr	r1, [r7, #8]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	0018      	movs	r0, r3
 80010ee:	f002 fb45 	bl	800377c <HAL_UART_Receive_IT>
 80010f2:	0003      	movs	r3, r0
 80010f4:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 80010f6:	197b      	adds	r3, r7, r5
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d007      	beq.n	800110e <UART_Receive_IT+0x42>
        // if (HAL_UART_STATE_READY == huart->RxState && HAL_LOCKED == huart->Lock) {
        // {
        // 	__HAL_UNLOCK(huart);
        // }
        /* strategy2 */
        huart->RxState = HAL_UART_STATE_READY;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2280      	movs	r2, #128	; 0x80
 8001102:	2120      	movs	r1, #32
 8001104:	5099      	str	r1, [r3, r2]
        __HAL_UNLOCK(huart);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2278      	movs	r2, #120	; 0x78
 800110a:	2100      	movs	r1, #0
 800110c:	5499      	strb	r1, [r3, r2]
    }

    return status;
 800110e:	2317      	movs	r3, #23
 8001110:	18fb      	adds	r3, r7, r3
 8001112:	781b      	ldrb	r3, [r3, #0]
}
 8001114:	0018      	movs	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	b006      	add	sp, #24
 800111a:	bdb0      	pop	{r4, r5, r7, pc}

0800111c <uartInit>:
 * @brief Uart init
 * @param channel uart channel
 * @retval None
 */
void uartInit(uartChannel_t channel)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	0002      	movs	r2, r0
 8001124:	1dfb      	adds	r3, r7, #7
 8001126:	701a      	strb	r2, [r3, #0]
    uartInitRxFifo(channel);
 8001128:	1dfb      	adds	r3, r7, #7
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	0018      	movs	r0, r3
 800112e:	f7ff ffaf 	bl	8001090 <uartInitRxFifo>
    uart_rx_counter[channel] = 0;
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	781a      	ldrb	r2, [r3, #0]
 8001136:	4b11      	ldr	r3, [pc, #68]	; (800117c <uartInit+0x60>)
 8001138:	0052      	lsls	r2, r2, #1
 800113a:	2100      	movs	r1, #0
 800113c:	52d1      	strh	r1, [r2, r3]
    uart_rx_size[channel] = 0;
 800113e:	1dfb      	adds	r3, r7, #7
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <uartInit+0x64>)
 8001144:	0052      	lsls	r2, r2, #1
 8001146:	2100      	movs	r1, #0
 8001148:	52d1      	strh	r1, [r2, r3]
    uart_tx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <uartInit+0x68>)
 800114c:	2200      	movs	r2, #0
 800114e:	705a      	strb	r2, [r3, #1]
    uart_rx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 8001150:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <uartInit+0x6c>)
 8001152:	2200      	movs	r2, #0
 8001154:	705a      	strb	r2, [r3, #1]
    UART_Receive_IT(uartPara[channel].uart_handle_addr, &uart_rx_byte[channel], 1);
 8001156:	1dfb      	adds	r3, r7, #7
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	4a0c      	ldr	r2, [pc, #48]	; (800118c <uartInit+0x70>)
 800115c:	011b      	lsls	r3, r3, #4
 800115e:	18d3      	adds	r3, r2, r3
 8001160:	3304      	adds	r3, #4
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	1dfb      	adds	r3, r7, #7
 8001166:	781a      	ldrb	r2, [r3, #0]
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <uartInit+0x74>)
 800116a:	18d3      	adds	r3, r2, r3
 800116c:	2201      	movs	r2, #1
 800116e:	0019      	movs	r1, r3
 8001170:	f7ff ffac 	bl	80010cc <UART_Receive_IT>
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46bd      	mov	sp, r7
 8001178:	b002      	add	sp, #8
 800117a:	bd80      	pop	{r7, pc}
 800117c:	2000014c 	.word	0x2000014c
 8001180:	20000150 	.word	0x20000150
 8001184:	20000154 	.word	0x20000154
 8001188:	20000158 	.word	0x20000158
 800118c:	20000000 	.word	0x20000000
 8001190:	20000038 	.word	0x20000038

08001194 <uartRecovery>:
/**
 * @brief uart recovery mode
 * @param channel 
 */
static void uartRecovery(uartChannel_t channel)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	0002      	movs	r2, r0
 800119c:	1dfb      	adds	r3, r7, #7
 800119e:	701a      	strb	r2, [r3, #0]
    HAL_UART_DeInit(uartPara[channel].uart_handle_addr);
 80011a0:	1dfb      	adds	r3, r7, #7
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <uartRecovery+0x34>)
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	18d3      	adds	r3, r2, r3
 80011aa:	3304      	adds	r3, #4
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	0018      	movs	r0, r3
 80011b0:	f002 fa06 	bl	80035c0 <HAL_UART_DeInit>
    uartInit(channel);
 80011b4:	1dfb      	adds	r3, r7, #7
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	0018      	movs	r0, r3
 80011ba:	f7ff ffaf 	bl	800111c <uartInit>
}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b002      	add	sp, #8
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	20000000 	.word	0x20000000

080011cc <uartSendData>:
 * @param data
 * @param length
 * @retval None
 */
void uartSendData(uartChannel_t channel, uint8_t data[], uint16_t length)
{
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6039      	str	r1, [r7, #0]
 80011d4:	0011      	movs	r1, r2
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	1c02      	adds	r2, r0, #0
 80011da:	701a      	strb	r2, [r3, #0]
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	1c0a      	adds	r2, r1, #0
 80011e0:	801a      	strh	r2, [r3, #0]
    uart_tx_status[channel] = BSP_UART_TX_START;
 80011e2:	1dfb      	adds	r3, r7, #7
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <uartSendData+0x54>)
 80011e8:	2101      	movs	r1, #1
 80011ea:	54d1      	strb	r1, [r2, r3]
	// if (HAL_UART_Transmit_DMA(uartPara[channel].uart_handle_addr, data, length) != HAL_OK)
	/* use IT mode send data */
	// if (HAL_UART_Transmit_IT( uartPara[channel].uart_handle_addr, data, length ) != HAL_OK)
	/* use poll mode send data */
	if (HAL_UART_Transmit(uartPara[channel].uart_handle_addr, data, length, 0xFFFF) != HAL_OK)
 80011ec:	1dfb      	adds	r3, r7, #7
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	4a0c      	ldr	r2, [pc, #48]	; (8001224 <uartSendData+0x58>)
 80011f2:	011b      	lsls	r3, r3, #4
 80011f4:	18d3      	adds	r3, r2, r3
 80011f6:	3304      	adds	r3, #4
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	4c0b      	ldr	r4, [pc, #44]	; (8001228 <uartSendData+0x5c>)
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	881a      	ldrh	r2, [r3, #0]
 8001200:	6839      	ldr	r1, [r7, #0]
 8001202:	0023      	movs	r3, r4
 8001204:	f002 fa1a 	bl	800363c <HAL_UART_Transmit>
 8001208:	1e03      	subs	r3, r0, #0
 800120a:	d004      	beq.n	8001216 <uartSendData+0x4a>
    {
        uartRecovery(channel);
 800120c:	1dfb      	adds	r3, r7, #7
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	0018      	movs	r0, r3
 8001212:	f7ff ffbf 	bl	8001194 <uartRecovery>
    }
}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	46bd      	mov	sp, r7
 800121a:	b003      	add	sp, #12
 800121c:	bd90      	pop	{r4, r7, pc}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	20000154 	.word	0x20000154
 8001224:	20000000 	.word	0x20000000
 8001228:	0000ffff 	.word	0x0000ffff

0800122c <HAL_UART_TxCpltCallback>:
 * @brief uart send done callback function
 * @param huart 
 * @retval None
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001234:	230f      	movs	r3, #15
 8001236:	18fb      	adds	r3, r7, r3
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	e015      	b.n	800126a <HAL_UART_TxCpltCallback+0x3e>
	{
        if (uartPara[i].uart_instance == huart->Instance) 
 800123e:	210f      	movs	r1, #15
 8001240:	187b      	adds	r3, r7, r1
 8001242:	781a      	ldrb	r2, [r3, #0]
 8001244:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <HAL_UART_TxCpltCallback+0x54>)
 8001246:	0112      	lsls	r2, r2, #4
 8001248:	58d2      	ldr	r2, [r2, r3]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	429a      	cmp	r2, r3
 8001250:	d105      	bne.n	800125e <HAL_UART_TxCpltCallback+0x32>
        {
            uart_tx_status[i] = BSP_UART_TX_COMPLETED; 
 8001252:	187b      	adds	r3, r7, r1
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4a0b      	ldr	r2, [pc, #44]	; (8001284 <HAL_UART_TxCpltCallback+0x58>)
 8001258:	2102      	movs	r1, #2
 800125a:	54d1      	strb	r1, [r2, r3]
            break;
 800125c:	e00b      	b.n	8001276 <HAL_UART_TxCpltCallback+0x4a>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 800125e:	210f      	movs	r1, #15
 8001260:	187b      	adds	r3, r7, r1
 8001262:	781a      	ldrb	r2, [r3, #0]
 8001264:	187b      	adds	r3, r7, r1
 8001266:	3201      	adds	r2, #1
 8001268:	701a      	strb	r2, [r3, #0]
 800126a:	230f      	movs	r3, #15
 800126c:	18fb      	adds	r3, r7, r3
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d0e4      	beq.n	800123e <HAL_UART_TxCpltCallback+0x12>
        }
    }
}
 8001274:	46c0      	nop			; (mov r8, r8)
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	46bd      	mov	sp, r7
 800127a:	b004      	add	sp, #16
 800127c:	bd80      	pop	{r7, pc}
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	20000000 	.word	0x20000000
 8001284:	20000154 	.word	0x20000154

08001288 <uartGetData>:
 * @param data 
 * @param length 
 * @return uint32_t 
 */
uint32_t uartGetData(uartChannel_t channel, uint8_t data[], uint16_t length)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6039      	str	r1, [r7, #0]
 8001290:	0011      	movs	r1, r2
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	1c02      	adds	r2, r0, #0
 8001296:	701a      	strb	r2, [r3, #0]
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	1c0a      	adds	r2, r1, #0
 800129c:	801a      	strh	r2, [r3, #0]
    uint32_t ret = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]

    if (BSP_UART_RX_COMPLETED == uart_rx_status[channel]) 
 80012a2:	1dfb      	adds	r3, r7, #7
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	4a0d      	ldr	r2, [pc, #52]	; (80012dc <uartGetData+0x54>)
 80012a8:	5cd3      	ldrb	r3, [r2, r3]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b04      	cmp	r3, #4
 80012ae:	d10d      	bne.n	80012cc <uartGetData+0x44>
	{
		ret = kfifo_out(&uart_rx_fifo[channel], data, length);
 80012b0:	1dfb      	adds	r3, r7, #7
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	011a      	lsls	r2, r3, #4
 80012b6:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <uartGetData+0x58>)
 80012b8:	18d0      	adds	r0, r2, r3
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	881a      	ldrh	r2, [r3, #0]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	0019      	movs	r1, r3
 80012c2:	f003 fca7 	bl	8004c14 <kfifo_out>
 80012c6:	0003      	movs	r3, r0
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	e001      	b.n	80012d0 <uartGetData+0x48>
	}    
	else
	{
		ret = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
	}

    return ret;
 80012d0:	68fb      	ldr	r3, [r7, #12]
}
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	20000158 	.word	0x20000158
 80012e0:	2000013c 	.word	0x2000013c

080012e4 <uartResetData>:
 * @brief Reset uart fifo data
 * @param channel 
 * @retval None
 */
void uartResetData(uartChannel_t channel)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	0002      	movs	r2, r0
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	701a      	strb	r2, [r3, #0]
    kfifo_reset(&uart_rx_fifo[channel]);
 80012f0:	1dfb      	adds	r3, r7, #7
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	011a      	lsls	r2, r3, #4
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <uartResetData+0x3c>)
 80012f8:	18d3      	adds	r3, r2, r3
 80012fa:	0018      	movs	r0, r3
 80012fc:	f7ff feb8 	bl	8001070 <kfifo_reset>
    uart_rx_size[channel] = 0;
 8001300:	1dfb      	adds	r3, r7, #7
 8001302:	781a      	ldrb	r2, [r3, #0]
 8001304:	4b07      	ldr	r3, [pc, #28]	; (8001324 <uartResetData+0x40>)
 8001306:	0052      	lsls	r2, r2, #1
 8001308:	2100      	movs	r1, #0
 800130a:	52d1      	strh	r1, [r2, r3]
    uart_rx_status[channel] = BSP_UART_IDLE;
 800130c:	1dfb      	adds	r3, r7, #7
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4a05      	ldr	r2, [pc, #20]	; (8001328 <uartResetData+0x44>)
 8001312:	2100      	movs	r1, #0
 8001314:	54d1      	strb	r1, [r2, r3]
}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	46bd      	mov	sp, r7
 800131a:	b002      	add	sp, #8
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	2000013c 	.word	0x2000013c
 8001324:	20000150 	.word	0x20000150
 8001328:	20000158 	.word	0x20000158

0800132c <HAL_UART_RxCpltCallback>:
/**
 * @brief Uart rx callback
 * @param huart 
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001334:	230f      	movs	r3, #15
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
 800133c:	e059      	b.n	80013f2 <HAL_UART_RxCpltCallback+0xc6>
    {
        if (uartPara[i].uart_instance == huart->Instance) 
 800133e:	240f      	movs	r4, #15
 8001340:	193b      	adds	r3, r7, r4
 8001342:	781a      	ldrb	r2, [r3, #0]
 8001344:	4b2f      	ldr	r3, [pc, #188]	; (8001404 <HAL_UART_RxCpltCallback+0xd8>)
 8001346:	0112      	lsls	r2, r2, #4
 8001348:	58d2      	ldr	r2, [r2, r3]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	d149      	bne.n	80013e6 <HAL_UART_RxCpltCallback+0xba>
		{
            uart_rx_status[i] = BSP_UART_RX_START; 
 8001352:	193b      	adds	r3, r7, r4
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	4a2c      	ldr	r2, [pc, #176]	; (8001408 <HAL_UART_RxCpltCallback+0xdc>)
 8001358:	2103      	movs	r1, #3
 800135a:	54d1      	strb	r1, [r2, r3]
            uartPara[i].tim_instance->SR = 0; 
 800135c:	193b      	adds	r3, r7, r4
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4a28      	ldr	r2, [pc, #160]	; (8001404 <HAL_UART_RxCpltCallback+0xd8>)
 8001362:	011b      	lsls	r3, r3, #4
 8001364:	18d3      	adds	r3, r2, r3
 8001366:	3308      	adds	r3, #8
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
            uartPara[i].tim_instance->CNT = 1;
 800136e:	193b      	adds	r3, r7, r4
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	4a24      	ldr	r2, [pc, #144]	; (8001404 <HAL_UART_RxCpltCallback+0xd8>)
 8001374:	011b      	lsls	r3, r3, #4
 8001376:	18d3      	adds	r3, r2, r3
 8001378:	3308      	adds	r3, #8
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2201      	movs	r2, #1
 800137e:	625a      	str	r2, [r3, #36]	; 0x24
            HAL_TIM_Base_Start_IT(uartPara[i].tim_handle_addr); 
 8001380:	193b      	adds	r3, r7, r4
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4a1f      	ldr	r2, [pc, #124]	; (8001404 <HAL_UART_RxCpltCallback+0xd8>)
 8001386:	011b      	lsls	r3, r3, #4
 8001388:	18d3      	adds	r3, r2, r3
 800138a:	330c      	adds	r3, #12
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	0018      	movs	r0, r3
 8001390:	f001 fe8c 	bl	80030ac <HAL_TIM_Base_Start_IT>
            kfifo_in(&uart_rx_fifo[i], &uart_rx_byte[i], sizeof(uart_rx_byte[i]));
 8001394:	193b      	adds	r3, r7, r4
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	011a      	lsls	r2, r3, #4
 800139a:	4b1c      	ldr	r3, [pc, #112]	; (800140c <HAL_UART_RxCpltCallback+0xe0>)
 800139c:	18d0      	adds	r0, r2, r3
 800139e:	193b      	adds	r3, r7, r4
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <HAL_UART_RxCpltCallback+0xe4>)
 80013a4:	18d3      	adds	r3, r2, r3
 80013a6:	2201      	movs	r2, #1
 80013a8:	0019      	movs	r1, r3
 80013aa:	f003 fc0c 	bl	8004bc6 <kfifo_in>
            uart_rx_counter[i]++;
 80013ae:	0020      	movs	r0, r4
 80013b0:	193b      	adds	r3, r7, r4
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	4a17      	ldr	r2, [pc, #92]	; (8001414 <HAL_UART_RxCpltCallback+0xe8>)
 80013b6:	0059      	lsls	r1, r3, #1
 80013b8:	5a8a      	ldrh	r2, [r1, r2]
 80013ba:	3201      	adds	r2, #1
 80013bc:	b291      	uxth	r1, r2
 80013be:	4a15      	ldr	r2, [pc, #84]	; (8001414 <HAL_UART_RxCpltCallback+0xe8>)
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	5299      	strh	r1, [r3, r2]
            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
 80013c4:	0001      	movs	r1, r0
 80013c6:	187b      	adds	r3, r7, r1
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4a0e      	ldr	r2, [pc, #56]	; (8001404 <HAL_UART_RxCpltCallback+0xd8>)
 80013cc:	011b      	lsls	r3, r3, #4
 80013ce:	18d3      	adds	r3, r2, r3
 80013d0:	3304      	adds	r3, #4
 80013d2:	6818      	ldr	r0, [r3, #0]
 80013d4:	187b      	adds	r3, r7, r1
 80013d6:	781a      	ldrb	r2, [r3, #0]
 80013d8:	4b0d      	ldr	r3, [pc, #52]	; (8001410 <HAL_UART_RxCpltCallback+0xe4>)
 80013da:	18d3      	adds	r3, r2, r3
 80013dc:	2201      	movs	r2, #1
 80013de:	0019      	movs	r1, r3
 80013e0:	f7ff fe74 	bl	80010cc <UART_Receive_IT>
            return;
 80013e4:	e00a      	b.n	80013fc <HAL_UART_RxCpltCallback+0xd0>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 80013e6:	210f      	movs	r1, #15
 80013e8:	187b      	adds	r3, r7, r1
 80013ea:	781a      	ldrb	r2, [r3, #0]
 80013ec:	187b      	adds	r3, r7, r1
 80013ee:	3201      	adds	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
 80013f2:	230f      	movs	r3, #15
 80013f4:	18fb      	adds	r3, r7, r3
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d0a0      	beq.n	800133e <HAL_UART_RxCpltCallback+0x12>
        }
    }
}
 80013fc:	46bd      	mov	sp, r7
 80013fe:	b005      	add	sp, #20
 8001400:	bd90      	pop	{r4, r7, pc}
 8001402:	46c0      	nop			; (mov r8, r8)
 8001404:	20000000 	.word	0x20000000
 8001408:	20000158 	.word	0x20000158
 800140c:	2000013c 	.word	0x2000013c
 8001410:	20000038 	.word	0x20000038
 8001414:	2000014c 	.word	0x2000014c

08001418 <uartTimerIrqHandler>:
/**
 * @brief Uart rx timeout callback
 * @param htim 
 */
void uartTimerIrqHandler(TIM_HandleTypeDef *htim)
{
 8001418:	b590      	push	{r4, r7, lr}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001420:	230f      	movs	r3, #15
 8001422:	18fb      	adds	r3, r7, r3
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
 8001428:	e05d      	b.n	80014e6 <uartTimerIrqHandler+0xce>
    {
        if (uartPara[i].tim_instance == htim->Instance)
 800142a:	210f      	movs	r1, #15
 800142c:	187b      	adds	r3, r7, r1
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	4a32      	ldr	r2, [pc, #200]	; (80014fc <uartTimerIrqHandler+0xe4>)
 8001432:	011b      	lsls	r3, r3, #4
 8001434:	18d3      	adds	r3, r2, r3
 8001436:	3308      	adds	r3, #8
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	429a      	cmp	r2, r3
 8001440:	d14b      	bne.n	80014da <uartTimerIrqHandler+0xc2>
		{
            HAL_TIM_Base_Stop_IT(uartPara[i].tim_handle_addr); 
 8001442:	000c      	movs	r4, r1
 8001444:	187b      	adds	r3, r7, r1
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	4a2c      	ldr	r2, [pc, #176]	; (80014fc <uartTimerIrqHandler+0xe4>)
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	18d3      	adds	r3, r2, r3
 800144e:	330c      	adds	r3, #12
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	0018      	movs	r0, r3
 8001454:	f001 fe76 	bl	8003144 <HAL_TIM_Base_Stop_IT>
            uart_rx_status[i] = BSP_UART_RX_COMPLETED;
 8001458:	0020      	movs	r0, r4
 800145a:	183b      	adds	r3, r7, r0
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4a28      	ldr	r2, [pc, #160]	; (8001500 <uartTimerIrqHandler+0xe8>)
 8001460:	2104      	movs	r1, #4
 8001462:	54d1      	strb	r1, [r2, r3]
            uart_rx_size[i] += uart_rx_counter[i];
 8001464:	183b      	adds	r3, r7, r0
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	4b26      	ldr	r3, [pc, #152]	; (8001504 <uartTimerIrqHandler+0xec>)
 800146a:	0052      	lsls	r2, r2, #1
 800146c:	5ad1      	ldrh	r1, [r2, r3]
 800146e:	183b      	adds	r3, r7, r0
 8001470:	781a      	ldrb	r2, [r3, #0]
 8001472:	4b25      	ldr	r3, [pc, #148]	; (8001508 <uartTimerIrqHandler+0xf0>)
 8001474:	0052      	lsls	r2, r2, #1
 8001476:	5ad3      	ldrh	r3, [r2, r3]
 8001478:	183a      	adds	r2, r7, r0
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	18cb      	adds	r3, r1, r3
 800147e:	b299      	uxth	r1, r3
 8001480:	4b20      	ldr	r3, [pc, #128]	; (8001504 <uartTimerIrqHandler+0xec>)
 8001482:	0052      	lsls	r2, r2, #1
 8001484:	52d1      	strh	r1, [r2, r3]
            /* uart fifo overflow, discard one package */
            if (uart_rx_size[i] > UART_BUFFER_SIZE)
 8001486:	183b      	adds	r3, r7, r0
 8001488:	781a      	ldrb	r2, [r3, #0]
 800148a:	4b1e      	ldr	r3, [pc, #120]	; (8001504 <uartTimerIrqHandler+0xec>)
 800148c:	0052      	lsls	r2, r2, #1
 800148e:	5ad2      	ldrh	r2, [r2, r3]
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	429a      	cmp	r2, r3
 8001496:	d918      	bls.n	80014ca <uartTimerIrqHandler+0xb2>
            {
            	uart_rx_size[i] = uart_rx_counter[i];
 8001498:	183b      	adds	r3, r7, r0
 800149a:	7819      	ldrb	r1, [r3, #0]
 800149c:	183b      	adds	r3, r7, r0
 800149e:	781a      	ldrb	r2, [r3, #0]
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <uartTimerIrqHandler+0xf0>)
 80014a2:	0049      	lsls	r1, r1, #1
 80014a4:	5ac9      	ldrh	r1, [r1, r3]
 80014a6:	4b17      	ldr	r3, [pc, #92]	; (8001504 <uartTimerIrqHandler+0xec>)
 80014a8:	0052      	lsls	r2, r2, #1
 80014aa:	52d1      	strh	r1, [r2, r3]
            	kfifo_reset(&uart_rx_fifo[i]);
 80014ac:	0004      	movs	r4, r0
 80014ae:	183b      	adds	r3, r7, r0
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	011a      	lsls	r2, r3, #4
 80014b4:	4b15      	ldr	r3, [pc, #84]	; (800150c <uartTimerIrqHandler+0xf4>)
 80014b6:	18d3      	adds	r3, r2, r3
 80014b8:	0018      	movs	r0, r3
 80014ba:	f7ff fdd9 	bl	8001070 <kfifo_reset>
            	uart_rx_size[i] = 0;
 80014be:	193b      	adds	r3, r7, r4
 80014c0:	781a      	ldrb	r2, [r3, #0]
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <uartTimerIrqHandler+0xec>)
 80014c4:	0052      	lsls	r2, r2, #1
 80014c6:	2100      	movs	r1, #0
 80014c8:	52d1      	strh	r1, [r2, r3]
            }
            uart_rx_counter[i] = 0;
 80014ca:	230f      	movs	r3, #15
 80014cc:	18fb      	adds	r3, r7, r3
 80014ce:	781a      	ldrb	r2, [r3, #0]
 80014d0:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <uartTimerIrqHandler+0xf0>)
 80014d2:	0052      	lsls	r2, r2, #1
 80014d4:	2100      	movs	r1, #0
 80014d6:	52d1      	strh	r1, [r2, r3]
//            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
            break;
 80014d8:	e00b      	b.n	80014f2 <uartTimerIrqHandler+0xda>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 80014da:	210f      	movs	r1, #15
 80014dc:	187b      	adds	r3, r7, r1
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	187b      	adds	r3, r7, r1
 80014e2:	3201      	adds	r2, #1
 80014e4:	701a      	strb	r2, [r3, #0]
 80014e6:	230f      	movs	r3, #15
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d09c      	beq.n	800142a <uartTimerIrqHandler+0x12>
        }
    }
}
 80014f0:	46c0      	nop			; (mov r8, r8)
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b005      	add	sp, #20
 80014f8:	bd90      	pop	{r4, r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000158 	.word	0x20000158
 8001504:	20000150 	.word	0x20000150
 8001508:	2000014c 	.word	0x2000014c
 800150c:	2000013c 	.word	0x2000013c

08001510 <HAL_UART_ErrorCallback>:
/**
 * @brief uart error callback
 * @param huart 
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001518:	230f      	movs	r3, #15
 800151a:	18fb      	adds	r3, r7, r3
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e014      	b.n	800154c <HAL_UART_ErrorCallback+0x3c>
    {
        if (uartPara[i].uart_instance == huart->Instance)
 8001522:	210f      	movs	r1, #15
 8001524:	187b      	adds	r3, r7, r1
 8001526:	781a      	ldrb	r2, [r3, #0]
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <HAL_UART_ErrorCallback+0x50>)
 800152a:	0112      	lsls	r2, r2, #4
 800152c:	58d2      	ldr	r2, [r2, r3]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	d104      	bne.n	8001540 <HAL_UART_ErrorCallback+0x30>
        {
            uartRecovery(i);
 8001536:	187b      	adds	r3, r7, r1
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	0018      	movs	r0, r3
 800153c:	f7ff fe2a 	bl	8001194 <uartRecovery>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001540:	210f      	movs	r1, #15
 8001542:	187b      	adds	r3, r7, r1
 8001544:	781a      	ldrb	r2, [r3, #0]
 8001546:	187b      	adds	r3, r7, r1
 8001548:	3201      	adds	r2, #1
 800154a:	701a      	strb	r2, [r3, #0]
 800154c:	230f      	movs	r3, #15
 800154e:	18fb      	adds	r3, r7, r3
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0e5      	beq.n	8001522 <HAL_UART_ErrorCallback+0x12>
        }
    }
}
 8001556:	46c0      	nop			; (mov r8, r8)
 8001558:	46c0      	nop			; (mov r8, r8)
 800155a:	46bd      	mov	sp, r7
 800155c:	b004      	add	sp, #16
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000000 	.word	0x20000000

08001564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b0c2      	sub	sp, #264	; 0x108
 8001568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint8_t buffer[256] = { 0 };
 800156a:	4b34      	ldr	r3, [pc, #208]	; (800163c <main+0xd8>)
 800156c:	2284      	movs	r2, #132	; 0x84
 800156e:	0052      	lsls	r2, r2, #1
 8001570:	189b      	adds	r3, r3, r2
 8001572:	19db      	adds	r3, r3, r7
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	3304      	adds	r3, #4
 800157a:	22fc      	movs	r2, #252	; 0xfc
 800157c:	2100      	movs	r1, #0
 800157e:	0018      	movs	r0, r3
 8001580:	f003 fb9d 	bl	8004cbe <memset>
  uint32_t bufferSize = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	1d7a      	adds	r2, r7, #5
 8001588:	32ff      	adds	r2, #255	; 0xff
 800158a:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800158c:	f000 fba4 	bl	8001cd8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001590:	f000 f858 	bl	8001644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001594:	f000 f93e 	bl	8001814 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001598:	f000 f8dc 	bl	8001754 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800159c:	f000 f90a 	bl	80017b4 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80015a0:	f000 f8b0 	bl	8001704 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  uartInit(BSP_TTL_CHANNEL1);
 80015a4:	2000      	movs	r0, #0
 80015a6:	f7ff fdb9 	bl	800111c <uartInit>
  RF_Init();
 80015aa:	f7ff fc55 	bl	8000e58 <RF_Init>

  /* check rf is inited ok */
  if (Cmt2300_IsExist())
 80015ae:	f7ff f9c5 	bl	800093c <Cmt2300_IsExist>
 80015b2:	1e03      	subs	r3, r0, #0
 80015b4:	d006      	beq.n	80015c4 <main+0x60>
  {
	  led1On();
 80015b6:	4b22      	ldr	r3, [pc, #136]	; (8001640 <main+0xdc>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	2110      	movs	r1, #16
 80015bc:	0018      	movs	r0, r3
 80015be:	f000 ffda 	bl	8002576 <HAL_GPIO_WritePin>
 80015c2:	e005      	b.n	80015d0 <main+0x6c>
  }
  else
  {
	  led2On();
 80015c4:	4b1e      	ldr	r3, [pc, #120]	; (8001640 <main+0xdc>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	2120      	movs	r1, #32
 80015ca:	0018      	movs	r0, r3
 80015cc:	f000 ffd3 	bl	8002576 <HAL_GPIO_WritePin>
  }

  /* level7: 20dbm */
  Cmt2300_ConfigTxPower(7);
 80015d0:	2007      	movs	r0, #7
 80015d2:	f7ff f94b 	bl	800086c <Cmt2300_ConfigTxPower>
  /* rate:1.2kbps */
  Cmt2300_ConfigDataRate(rf_rate_1K2);
 80015d6:	2001      	movs	r0, #1
 80015d8:	f7ff f872 	bl	80006c0 <Cmt2300_ConfigDataRate>
  /* packet type */
  Cmt2300_ConfigPktLenthType(CMT2300_PKT_TYPE_VARIABLE);
 80015dc:	2001      	movs	r0, #1
 80015de:	f7fe fe5e 	bl	800029e <Cmt2300_ConfigPktLenthType>
  /* packet mode */
  Cmt2300_ConfigDataMode(CMT2300_DATA_MODE_PACKET);
 80015e2:	2002      	movs	r0, #2
 80015e4:	f7ff f922 	bl	800082c <Cmt2300_ConfigDataMode>
  /* enable fifo */
  Cmt2300_EnableFifoMerge(true);
 80015e8:	2001      	movs	r0, #1
 80015ea:	f7fe ff31 	bl	8000450 <Cmt2300_EnableFifoMerge>

    /* USER CODE BEGIN 3 */
#if BSP_TEST_ENABLE
	  bspTest();
#endif
	bufferSize = uartGetData(BSP_TTL_CHANNEL1, buffer, 256);
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	005a      	lsls	r2, r3, #1
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	0019      	movs	r1, r3
 80015f6:	2000      	movs	r0, #0
 80015f8:	f7ff fe46 	bl	8001288 <uartGetData>
 80015fc:	0003      	movs	r3, r0
 80015fe:	1d7a      	adds	r2, r7, #5
 8001600:	32ff      	adds	r2, #255	; 0xff
 8001602:	6013      	str	r3, [r2, #0]
	if (bufferSize)
 8001604:	1d7b      	adds	r3, r7, #5
 8001606:	33ff      	adds	r3, #255	; 0xff
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d0ef      	beq.n	80015ee <main+0x8a>
	{
		/* send the buffer data to uart1 */
		uartSendData(BSP_TTL_CHANNEL1, buffer, bufferSize);
 800160e:	1d7b      	adds	r3, r7, #5
 8001610:	33ff      	adds	r3, #255	; 0xff
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	b29a      	uxth	r2, r3
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	0019      	movs	r1, r3
 800161a:	2000      	movs	r0, #0
 800161c:	f7ff fdd6 	bl	80011cc <uartSendData>
		HAL_Delay_nMs(1000);
 8001620:	23fa      	movs	r3, #250	; 0xfa
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	0018      	movs	r0, r3
 8001626:	f7ff fc8f 	bl	8000f48 <HAL_Delay_nMs>

		/* reset the value */
		bufferSize = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	1d7a      	adds	r2, r7, #5
 800162e:	32ff      	adds	r2, #255	; 0xff
 8001630:	6013      	str	r3, [r2, #0]
		uartResetData(BSP_TTL_CHANNEL1);
 8001632:	2000      	movs	r0, #0
 8001634:	f7ff fe56 	bl	80012e4 <uartResetData>
	bufferSize = uartGetData(BSP_TTL_CHANNEL1, buffer, 256);
 8001638:	e7d9      	b.n	80015ee <main+0x8a>
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	fffffefc 	.word	0xfffffefc
 8001640:	48000400 	.word	0x48000400

08001644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001644:	b590      	push	{r4, r7, lr}
 8001646:	b095      	sub	sp, #84	; 0x54
 8001648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800164a:	2420      	movs	r4, #32
 800164c:	193b      	adds	r3, r7, r4
 800164e:	0018      	movs	r0, r3
 8001650:	2330      	movs	r3, #48	; 0x30
 8001652:	001a      	movs	r2, r3
 8001654:	2100      	movs	r1, #0
 8001656:	f003 fb32 	bl	8004cbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800165a:	2310      	movs	r3, #16
 800165c:	18fb      	adds	r3, r7, r3
 800165e:	0018      	movs	r0, r3
 8001660:	2310      	movs	r3, #16
 8001662:	001a      	movs	r2, r3
 8001664:	2100      	movs	r1, #0
 8001666:	f003 fb2a 	bl	8004cbe <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800166a:	003b      	movs	r3, r7
 800166c:	0018      	movs	r0, r3
 800166e:	2310      	movs	r3, #16
 8001670:	001a      	movs	r2, r3
 8001672:	2100      	movs	r1, #0
 8001674:	f003 fb23 	bl	8004cbe <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001678:	0021      	movs	r1, r4
 800167a:	187b      	adds	r3, r7, r1
 800167c:	2201      	movs	r2, #1
 800167e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001680:	187b      	adds	r3, r7, r1
 8001682:	2201      	movs	r2, #1
 8001684:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001686:	187b      	adds	r3, r7, r1
 8001688:	2202      	movs	r2, #2
 800168a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800168c:	187b      	adds	r3, r7, r1
 800168e:	2280      	movs	r2, #128	; 0x80
 8001690:	0252      	lsls	r2, r2, #9
 8001692:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8001694:	187b      	adds	r3, r7, r1
 8001696:	2280      	movs	r2, #128	; 0x80
 8001698:	02d2      	lsls	r2, r2, #11
 800169a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800169c:	187b      	adds	r3, r7, r1
 800169e:	2200      	movs	r2, #0
 80016a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a2:	187b      	adds	r3, r7, r1
 80016a4:	0018      	movs	r0, r3
 80016a6:	f000 ff83 	bl	80025b0 <HAL_RCC_OscConfig>
 80016aa:	1e03      	subs	r3, r0, #0
 80016ac:	d001      	beq.n	80016b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80016ae:	f000 f997 	bl	80019e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016b2:	2110      	movs	r1, #16
 80016b4:	187b      	adds	r3, r7, r1
 80016b6:	2207      	movs	r2, #7
 80016b8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ba:	187b      	adds	r3, r7, r1
 80016bc:	2202      	movs	r2, #2
 80016be:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c0:	187b      	adds	r3, r7, r1
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016c6:	187b      	adds	r3, r7, r1
 80016c8:	2200      	movs	r2, #0
 80016ca:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016cc:	187b      	adds	r3, r7, r1
 80016ce:	2101      	movs	r1, #1
 80016d0:	0018      	movs	r0, r3
 80016d2:	f001 fa87 	bl	8002be4 <HAL_RCC_ClockConfig>
 80016d6:	1e03      	subs	r3, r0, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016da:	f000 f981 	bl	80019e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016de:	003b      	movs	r3, r7
 80016e0:	2201      	movs	r2, #1
 80016e2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80016e4:	003b      	movs	r3, r7
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ea:	003b      	movs	r3, r7
 80016ec:	0018      	movs	r0, r3
 80016ee:	f001 fbbf 	bl	8002e70 <HAL_RCCEx_PeriphCLKConfig>
 80016f2:	1e03      	subs	r3, r0, #0
 80016f4:	d001      	beq.n	80016fa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80016f6:	f000 f973 	bl	80019e0 <Error_Handler>
  }
}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b015      	add	sp, #84	; 0x54
 8001700:	bd90      	pop	{r4, r7, pc}
	...

08001704 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <MX_TIM17_Init+0x44>)
 800170a:	4a10      	ldr	r2, [pc, #64]	; (800174c <MX_TIM17_Init+0x48>)
 800170c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 4800-1;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_TIM17_Init+0x44>)
 8001710:	4a0f      	ldr	r2, [pc, #60]	; (8001750 <MX_TIM17_Init+0x4c>)
 8001712:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_TIM17_Init+0x44>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 36-1;
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <MX_TIM17_Init+0x44>)
 800171c:	2223      	movs	r2, #35	; 0x23
 800171e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_TIM17_Init+0x44>)
 8001722:	2200      	movs	r2, #0
 8001724:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <MX_TIM17_Init+0x44>)
 8001728:	2200      	movs	r2, #0
 800172a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_TIM17_Init+0x44>)
 800172e:	2200      	movs	r2, #0
 8001730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001732:	4b05      	ldr	r3, [pc, #20]	; (8001748 <MX_TIM17_Init+0x44>)
 8001734:	0018      	movs	r0, r3
 8001736:	f001 fc69 	bl	800300c <HAL_TIM_Base_Init>
 800173a:	1e03      	subs	r3, r0, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 800173e:	f000 f94f 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	2000015c 	.word	0x2000015c
 800174c:	40014800 	.word	0x40014800
 8001750:	000012bf 	.word	0x000012bf

08001754 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <MX_USART1_UART_Init+0x58>)
 800175a:	4a15      	ldr	r2, [pc, #84]	; (80017b0 <MX_USART1_UART_Init+0x5c>)
 800175c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800175e:	4b13      	ldr	r3, [pc, #76]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001760:	22e1      	movs	r2, #225	; 0xe1
 8001762:	0252      	lsls	r2, r2, #9
 8001764:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_USART1_UART_Init+0x58>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_USART1_UART_Init+0x58>)
 800177a:	220c      	movs	r2, #12
 800177c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001784:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001786:	2200      	movs	r2, #0
 8001788:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <MX_USART1_UART_Init+0x58>)
 800178c:	2200      	movs	r2, #0
 800178e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001792:	2200      	movs	r2, #0
 8001794:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <MX_USART1_UART_Init+0x58>)
 8001798:	0018      	movs	r0, r3
 800179a:	f001 febd 	bl	8003518 <HAL_UART_Init>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80017a2:	f000 f91d 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200001a4 	.word	0x200001a4
 80017b0:	40013800 	.word	0x40013800

080017b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017b8:	4b14      	ldr	r3, [pc, #80]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017ba:	4a15      	ldr	r2, [pc, #84]	; (8001810 <MX_USART2_UART_Init+0x5c>)
 80017bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017be:	4b13      	ldr	r3, [pc, #76]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017c0:	22e1      	movs	r2, #225	; 0xe1
 80017c2:	0252      	lsls	r2, r2, #9
 80017c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017cc:	4b0f      	ldr	r3, [pc, #60]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017da:	220c      	movs	r2, #12
 80017dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017f6:	4b05      	ldr	r3, [pc, #20]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017f8:	0018      	movs	r0, r3
 80017fa:	f001 fe8d 	bl	8003518 <HAL_UART_Init>
 80017fe:	1e03      	subs	r3, r0, #0
 8001800:	d001      	beq.n	8001806 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001802:	f000 f8ed 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	2000022c 	.word	0x2000022c
 8001810:	40004400 	.word	0x40004400

08001814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001814:	b590      	push	{r4, r7, lr}
 8001816:	b089      	sub	sp, #36	; 0x24
 8001818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	240c      	movs	r4, #12
 800181c:	193b      	adds	r3, r7, r4
 800181e:	0018      	movs	r0, r3
 8001820:	2314      	movs	r3, #20
 8001822:	001a      	movs	r2, r3
 8001824:	2100      	movs	r1, #0
 8001826:	f003 fa4a 	bl	8004cbe <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800182a:	4b6a      	ldr	r3, [pc, #424]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 800182c:	695a      	ldr	r2, [r3, #20]
 800182e:	4b69      	ldr	r3, [pc, #420]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001830:	2180      	movs	r1, #128	; 0x80
 8001832:	03c9      	lsls	r1, r1, #15
 8001834:	430a      	orrs	r2, r1
 8001836:	615a      	str	r2, [r3, #20]
 8001838:	4b66      	ldr	r3, [pc, #408]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 800183a:	695a      	ldr	r2, [r3, #20]
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	03db      	lsls	r3, r3, #15
 8001840:	4013      	ands	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001846:	4b63      	ldr	r3, [pc, #396]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001848:	695a      	ldr	r2, [r3, #20]
 800184a:	4b62      	ldr	r3, [pc, #392]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 800184c:	2180      	movs	r1, #128	; 0x80
 800184e:	0289      	lsls	r1, r1, #10
 8001850:	430a      	orrs	r2, r1
 8001852:	615a      	str	r2, [r3, #20]
 8001854:	4b5f      	ldr	r3, [pc, #380]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001856:	695a      	ldr	r2, [r3, #20]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	029b      	lsls	r3, r3, #10
 800185c:	4013      	ands	r3, r2
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001862:	4b5c      	ldr	r3, [pc, #368]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001864:	695a      	ldr	r2, [r3, #20]
 8001866:	4b5b      	ldr	r3, [pc, #364]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001868:	2180      	movs	r1, #128	; 0x80
 800186a:	02c9      	lsls	r1, r1, #11
 800186c:	430a      	orrs	r2, r1
 800186e:	615a      	str	r2, [r3, #20]
 8001870:	4b58      	ldr	r3, [pc, #352]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001872:	695a      	ldr	r2, [r3, #20]
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	02db      	lsls	r3, r3, #11
 8001878:	4013      	ands	r3, r2
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_RS485_EN_Pin|GPIO_RF_SCK_Pin, GPIO_PIN_RESET);
 800187e:	2381      	movs	r3, #129	; 0x81
 8001880:	0119      	lsls	r1, r3, #4
 8001882:	2390      	movs	r3, #144	; 0x90
 8001884:	05db      	lsls	r3, r3, #23
 8001886:	2200      	movs	r2, #0
 8001888:	0018      	movs	r0, r3
 800188a:	f000 fe74 	bl	8002576 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin|GPIO_LED1_Pin|GPIO_LED2_Pin, GPIO_PIN_RESET);
 800188e:	4952      	ldr	r1, [pc, #328]	; (80019d8 <MX_GPIO_Init+0x1c4>)
 8001890:	4b52      	ldr	r3, [pc, #328]	; (80019dc <MX_GPIO_Init+0x1c8>)
 8001892:	2200      	movs	r2, #0
 8001894:	0018      	movs	r0, r3
 8001896:	f000 fe6e 	bl	8002576 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_RS485_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_RS485_EN_Pin;
 800189a:	193b      	adds	r3, r7, r4
 800189c:	2210      	movs	r2, #16
 800189e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a0:	193b      	adds	r3, r7, r4
 80018a2:	2201      	movs	r2, #1
 80018a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	193b      	adds	r3, r7, r4
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80018ac:	193b      	adds	r3, r7, r4
 80018ae:	2201      	movs	r2, #1
 80018b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RS485_EN_GPIO_Port, &GPIO_InitStruct);
 80018b2:	193a      	adds	r2, r7, r4
 80018b4:	2390      	movs	r3, #144	; 0x90
 80018b6:	05db      	lsls	r3, r3, #23
 80018b8:	0011      	movs	r1, r2
 80018ba:	0018      	movs	r0, r3
 80018bc:	f000 fbfe 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO1_Pin;
 80018c0:	0021      	movs	r1, r4
 80018c2:	187b      	adds	r3, r7, r1
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	0152      	lsls	r2, r2, #5
 80018c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ca:	000c      	movs	r4, r1
 80018cc:	193b      	adds	r3, r7, r4
 80018ce:	2200      	movs	r2, #0
 80018d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d2:	193b      	adds	r3, r7, r4
 80018d4:	2201      	movs	r2, #1
 80018d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO1_GPIO_Port, &GPIO_InitStruct);
 80018d8:	193b      	adds	r3, r7, r4
 80018da:	4a40      	ldr	r2, [pc, #256]	; (80019dc <MX_GPIO_Init+0x1c8>)
 80018dc:	0019      	movs	r1, r3
 80018de:	0010      	movs	r0, r2
 80018e0:	f000 fbec 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO2_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO2_Pin;
 80018e4:	0021      	movs	r1, r4
 80018e6:	187b      	adds	r3, r7, r1
 80018e8:	2280      	movs	r2, #128	; 0x80
 80018ea:	0192      	lsls	r2, r2, #6
 80018ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ee:	187b      	adds	r3, r7, r1
 80018f0:	2288      	movs	r2, #136	; 0x88
 80018f2:	0352      	lsls	r2, r2, #13
 80018f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f6:	187b      	adds	r3, r7, r1
 80018f8:	2201      	movs	r2, #1
 80018fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO2_GPIO_Port, &GPIO_InitStruct);
 80018fc:	000c      	movs	r4, r1
 80018fe:	187b      	adds	r3, r7, r1
 8001900:	4a36      	ldr	r2, [pc, #216]	; (80019dc <MX_GPIO_Init+0x1c8>)
 8001902:	0019      	movs	r1, r3
 8001904:	0010      	movs	r0, r2
 8001906:	f000 fbd9 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_RF_FCSB_Pin GPIO_RF_CSB_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin;
 800190a:	0021      	movs	r1, r4
 800190c:	187b      	adds	r3, r7, r1
 800190e:	22c0      	movs	r2, #192	; 0xc0
 8001910:	0212      	lsls	r2, r2, #8
 8001912:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	000c      	movs	r4, r1
 8001916:	193b      	adds	r3, r7, r4
 8001918:	2201      	movs	r2, #1
 800191a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	193b      	adds	r3, r7, r4
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2203      	movs	r2, #3
 8001926:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001928:	193b      	adds	r3, r7, r4
 800192a:	4a2c      	ldr	r2, [pc, #176]	; (80019dc <MX_GPIO_Init+0x1c8>)
 800192c:	0019      	movs	r1, r3
 800192e:	0010      	movs	r0, r2
 8001930:	f000 fbc4 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SDIO_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8001934:	193b      	adds	r3, r7, r4
 8001936:	2280      	movs	r2, #128	; 0x80
 8001938:	0052      	lsls	r2, r2, #1
 800193a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	193b      	adds	r3, r7, r4
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	193b      	adds	r3, r7, r4
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 8001948:	193a      	adds	r2, r7, r4
 800194a:	2390      	movs	r3, #144	; 0x90
 800194c:	05db      	lsls	r3, r3, #23
 800194e:	0011      	movs	r1, r2
 8001950:	0018      	movs	r0, r3
 8001952:	f000 fbb3 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SCK_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SCK_Pin;
 8001956:	0021      	movs	r1, r4
 8001958:	187b      	adds	r3, r7, r1
 800195a:	2280      	movs	r2, #128	; 0x80
 800195c:	0112      	lsls	r2, r2, #4
 800195e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	000c      	movs	r4, r1
 8001962:	193b      	adds	r3, r7, r4
 8001964:	2201      	movs	r2, #1
 8001966:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	193b      	adds	r3, r7, r4
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800196e:	193b      	adds	r3, r7, r4
 8001970:	2203      	movs	r2, #3
 8001972:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RF_SCK_GPIO_Port, &GPIO_InitStruct);
 8001974:	193a      	adds	r2, r7, r4
 8001976:	2390      	movs	r3, #144	; 0x90
 8001978:	05db      	lsls	r3, r3, #23
 800197a:	0011      	movs	r1, r2
 800197c:	0018      	movs	r0, r3
 800197e:	f000 fb9d 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO3_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO3_Pin;
 8001982:	193b      	adds	r3, r7, r4
 8001984:	2280      	movs	r2, #128	; 0x80
 8001986:	0152      	lsls	r2, r2, #5
 8001988:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800198a:	193b      	adds	r3, r7, r4
 800198c:	2288      	movs	r2, #136	; 0x88
 800198e:	0352      	lsls	r2, r2, #13
 8001990:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001992:	193b      	adds	r3, r7, r4
 8001994:	2201      	movs	r2, #1
 8001996:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8001998:	193a      	adds	r2, r7, r4
 800199a:	2390      	movs	r3, #144	; 0x90
 800199c:	05db      	lsls	r3, r3, #23
 800199e:	0011      	movs	r1, r2
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 fb8b 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin GPIO_LED2_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|GPIO_LED2_Pin;
 80019a6:	0021      	movs	r1, r4
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	2230      	movs	r2, #48	; 0x30
 80019ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ae:	187b      	adds	r3, r7, r1
 80019b0:	2201      	movs	r2, #1
 80019b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	187b      	adds	r3, r7, r1
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80019ba:	187b      	adds	r3, r7, r1
 80019bc:	2201      	movs	r2, #1
 80019be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c0:	187b      	adds	r3, r7, r1
 80019c2:	4a06      	ldr	r2, [pc, #24]	; (80019dc <MX_GPIO_Init+0x1c8>)
 80019c4:	0019      	movs	r1, r3
 80019c6:	0010      	movs	r0, r2
 80019c8:	f000 fb78 	bl	80020bc <HAL_GPIO_Init>

}
 80019cc:	46c0      	nop			; (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b009      	add	sp, #36	; 0x24
 80019d2:	bd90      	pop	{r4, r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	0000c030 	.word	0x0000c030
 80019dc:	48000400 	.word	0x48000400

080019e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e4:	b672      	cpsid	i
}
 80019e6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <Error_Handler+0x8>
	...

080019ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f2:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_MspInit+0x44>)
 80019f4:	699a      	ldr	r2, [r3, #24]
 80019f6:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <HAL_MspInit+0x44>)
 80019f8:	2101      	movs	r1, #1
 80019fa:	430a      	orrs	r2, r1
 80019fc:	619a      	str	r2, [r3, #24]
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <HAL_MspInit+0x44>)
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	2201      	movs	r2, #1
 8001a04:	4013      	ands	r3, r2
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <HAL_MspInit+0x44>)
 8001a0c:	69da      	ldr	r2, [r3, #28]
 8001a0e:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <HAL_MspInit+0x44>)
 8001a10:	2180      	movs	r1, #128	; 0x80
 8001a12:	0549      	lsls	r1, r1, #21
 8001a14:	430a      	orrs	r2, r1
 8001a16:	61da      	str	r2, [r3, #28]
 8001a18:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <HAL_MspInit+0x44>)
 8001a1a:	69da      	ldr	r2, [r3, #28]
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	055b      	lsls	r3, r3, #21
 8001a20:	4013      	ands	r3, r2
 8001a22:	603b      	str	r3, [r7, #0]
 8001a24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	b002      	add	sp, #8
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	40021000 	.word	0x40021000

08001a34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a0e      	ldr	r2, [pc, #56]	; (8001a7c <HAL_TIM_Base_MspInit+0x48>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d115      	bne.n	8001a72 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001a46:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <HAL_TIM_Base_MspInit+0x4c>)
 8001a48:	699a      	ldr	r2, [r3, #24]
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <HAL_TIM_Base_MspInit+0x4c>)
 8001a4c:	2180      	movs	r1, #128	; 0x80
 8001a4e:	02c9      	lsls	r1, r1, #11
 8001a50:	430a      	orrs	r2, r1
 8001a52:	619a      	str	r2, [r3, #24]
 8001a54:	4b0a      	ldr	r3, [pc, #40]	; (8001a80 <HAL_TIM_Base_MspInit+0x4c>)
 8001a56:	699a      	ldr	r2, [r3, #24]
 8001a58:	2380      	movs	r3, #128	; 0x80
 8001a5a:	02db      	lsls	r3, r3, #11
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	2016      	movs	r0, #22
 8001a68:	f000 fa68 	bl	8001f3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001a6c:	2016      	movs	r0, #22
 8001a6e:	f000 fa7a 	bl	8001f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001a72:	46c0      	nop			; (mov r8, r8)
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b004      	add	sp, #16
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	40014800 	.word	0x40014800
 8001a80:	40021000 	.word	0x40021000

08001a84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a84:	b590      	push	{r4, r7, lr}
 8001a86:	b08d      	sub	sp, #52	; 0x34
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	241c      	movs	r4, #28
 8001a8e:	193b      	adds	r3, r7, r4
 8001a90:	0018      	movs	r0, r3
 8001a92:	2314      	movs	r3, #20
 8001a94:	001a      	movs	r2, r3
 8001a96:	2100      	movs	r1, #0
 8001a98:	f003 f911 	bl	8004cbe <memset>
  if(huart->Instance==USART1)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a3d      	ldr	r2, [pc, #244]	; (8001b98 <HAL_UART_MspInit+0x114>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d13c      	bne.n	8001b20 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001aa6:	4b3d      	ldr	r3, [pc, #244]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001aa8:	699a      	ldr	r2, [r3, #24]
 8001aaa:	4b3c      	ldr	r3, [pc, #240]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001aac:	2180      	movs	r1, #128	; 0x80
 8001aae:	01c9      	lsls	r1, r1, #7
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	619a      	str	r2, [r3, #24]
 8001ab4:	4b39      	ldr	r3, [pc, #228]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001ab6:	699a      	ldr	r2, [r3, #24]
 8001ab8:	2380      	movs	r3, #128	; 0x80
 8001aba:	01db      	lsls	r3, r3, #7
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
 8001ac0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac2:	4b36      	ldr	r3, [pc, #216]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001ac4:	695a      	ldr	r2, [r3, #20]
 8001ac6:	4b35      	ldr	r3, [pc, #212]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001ac8:	2180      	movs	r1, #128	; 0x80
 8001aca:	0289      	lsls	r1, r1, #10
 8001acc:	430a      	orrs	r2, r1
 8001ace:	615a      	str	r2, [r3, #20]
 8001ad0:	4b32      	ldr	r3, [pc, #200]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001ad2:	695a      	ldr	r2, [r3, #20]
 8001ad4:	2380      	movs	r3, #128	; 0x80
 8001ad6:	029b      	lsls	r3, r3, #10
 8001ad8:	4013      	ands	r3, r2
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ade:	193b      	adds	r3, r7, r4
 8001ae0:	22c0      	movs	r2, #192	; 0xc0
 8001ae2:	00d2      	lsls	r2, r2, #3
 8001ae4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	0021      	movs	r1, r4
 8001ae8:	187b      	adds	r3, r7, r1
 8001aea:	2202      	movs	r2, #2
 8001aec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	187b      	adds	r3, r7, r1
 8001af0:	2200      	movs	r2, #0
 8001af2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	2203      	movs	r2, #3
 8001af8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001afa:	187b      	adds	r3, r7, r1
 8001afc:	2201      	movs	r2, #1
 8001afe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	187a      	adds	r2, r7, r1
 8001b02:	2390      	movs	r3, #144	; 0x90
 8001b04:	05db      	lsls	r3, r3, #23
 8001b06:	0011      	movs	r1, r2
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f000 fad7 	bl	80020bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2101      	movs	r1, #1
 8001b12:	201b      	movs	r0, #27
 8001b14:	f000 fa12 	bl	8001f3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b18:	201b      	movs	r0, #27
 8001b1a:	f000 fa24 	bl	8001f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b1e:	e037      	b.n	8001b90 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a1e      	ldr	r2, [pc, #120]	; (8001ba0 <HAL_UART_MspInit+0x11c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d132      	bne.n	8001b90 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b2a:	4b1c      	ldr	r3, [pc, #112]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001b2c:	69da      	ldr	r2, [r3, #28]
 8001b2e:	4b1b      	ldr	r3, [pc, #108]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001b30:	2180      	movs	r1, #128	; 0x80
 8001b32:	0289      	lsls	r1, r1, #10
 8001b34:	430a      	orrs	r2, r1
 8001b36:	61da      	str	r2, [r3, #28]
 8001b38:	4b18      	ldr	r3, [pc, #96]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001b3a:	69da      	ldr	r2, [r3, #28]
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	029b      	lsls	r3, r3, #10
 8001b40:	4013      	ands	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001b48:	695a      	ldr	r2, [r3, #20]
 8001b4a:	4b14      	ldr	r3, [pc, #80]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001b4c:	2180      	movs	r1, #128	; 0x80
 8001b4e:	0289      	lsls	r1, r1, #10
 8001b50:	430a      	orrs	r2, r1
 8001b52:	615a      	str	r2, [r3, #20]
 8001b54:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <HAL_UART_MspInit+0x118>)
 8001b56:	695a      	ldr	r2, [r3, #20]
 8001b58:	2380      	movs	r3, #128	; 0x80
 8001b5a:	029b      	lsls	r3, r3, #10
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b62:	211c      	movs	r1, #28
 8001b64:	187b      	adds	r3, r7, r1
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6a:	187b      	adds	r3, r7, r1
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	187b      	adds	r3, r7, r1
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b76:	187b      	adds	r3, r7, r1
 8001b78:	2203      	movs	r2, #3
 8001b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	2201      	movs	r2, #1
 8001b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b82:	187a      	adds	r2, r7, r1
 8001b84:	2390      	movs	r3, #144	; 0x90
 8001b86:	05db      	lsls	r3, r3, #23
 8001b88:	0011      	movs	r1, r2
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f000 fa96 	bl	80020bc <HAL_GPIO_Init>
}
 8001b90:	46c0      	nop			; (mov r8, r8)
 8001b92:	46bd      	mov	sp, r7
 8001b94:	b00d      	add	sp, #52	; 0x34
 8001b96:	bd90      	pop	{r4, r7, pc}
 8001b98:	40013800 	.word	0x40013800
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40004400 	.word	0x40004400

08001ba4 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a14      	ldr	r2, [pc, #80]	; (8001c04 <HAL_UART_MspDeInit+0x60>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d111      	bne.n	8001bda <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_UART_MspDeInit+0x64>)
 8001bb8:	699a      	ldr	r2, [r3, #24]
 8001bba:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <HAL_UART_MspDeInit+0x64>)
 8001bbc:	4913      	ldr	r1, [pc, #76]	; (8001c0c <HAL_UART_MspDeInit+0x68>)
 8001bbe:	400a      	ands	r2, r1
 8001bc0:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001bc2:	23c0      	movs	r3, #192	; 0xc0
 8001bc4:	00da      	lsls	r2, r3, #3
 8001bc6:	2390      	movs	r3, #144	; 0x90
 8001bc8:	05db      	lsls	r3, r3, #23
 8001bca:	0011      	movs	r1, r2
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f000 fbe5 	bl	800239c <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001bd2:	201b      	movs	r0, #27
 8001bd4:	f000 f9d7 	bl	8001f86 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001bd8:	e010      	b.n	8001bfc <HAL_UART_MspDeInit+0x58>
  else if(huart->Instance==USART2)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a0c      	ldr	r2, [pc, #48]	; (8001c10 <HAL_UART_MspDeInit+0x6c>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d10b      	bne.n	8001bfc <HAL_UART_MspDeInit+0x58>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <HAL_UART_MspDeInit+0x64>)
 8001be6:	69da      	ldr	r2, [r3, #28]
 8001be8:	4b07      	ldr	r3, [pc, #28]	; (8001c08 <HAL_UART_MspDeInit+0x64>)
 8001bea:	490a      	ldr	r1, [pc, #40]	; (8001c14 <HAL_UART_MspDeInit+0x70>)
 8001bec:	400a      	ands	r2, r1
 8001bee:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001bf0:	2390      	movs	r3, #144	; 0x90
 8001bf2:	05db      	lsls	r3, r3, #23
 8001bf4:	210c      	movs	r1, #12
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f000 fbd0 	bl	800239c <HAL_GPIO_DeInit>
}
 8001bfc:	46c0      	nop			; (mov r8, r8)
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b002      	add	sp, #8
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40013800 	.word	0x40013800
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	ffffbfff 	.word	0xffffbfff
 8001c10:	40004400 	.word	0x40004400
 8001c14:	fffdffff 	.word	0xfffdffff

08001c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <NMI_Handler+0x4>

08001c1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <HardFault_Handler+0x4>

08001c24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001c28:	46c0      	nop			; (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3c:	f000 f894 	bl	8001d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c40:	46c0      	nop			; (mov r8, r8)
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001c4c:	4b03      	ldr	r3, [pc, #12]	; (8001c5c <TIM17_IRQHandler+0x14>)
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f001 faa6 	bl	80031a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001c54:	46c0      	nop			; (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	2000015c 	.word	0x2000015c

08001c60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c64:	4b03      	ldr	r3, [pc, #12]	; (8001c74 <USART1_IRQHandler+0x14>)
 8001c66:	0018      	movs	r0, r3
 8001c68:	f001 fde0 	bl	800382c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c6c:	46c0      	nop			; (mov r8, r8)
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	46c0      	nop			; (mov r8, r8)
 8001c74:	200001a4 	.word	0x200001a4

08001c78 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001c7c:	46c0      	nop			; (mov r8, r8)
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c84:	480d      	ldr	r0, [pc, #52]	; (8001cbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c86:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c88:	f7ff fff6 	bl	8001c78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c8c:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c8e:	490d      	ldr	r1, [pc, #52]	; (8001cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c90:	4a0d      	ldr	r2, [pc, #52]	; (8001cc8 <LoopForever+0xe>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c94:	e002      	b.n	8001c9c <LoopCopyDataInit>

08001c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9a:	3304      	adds	r3, #4

08001c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca0:	d3f9      	bcc.n	8001c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ca4:	4c0a      	ldr	r4, [pc, #40]	; (8001cd0 <LoopForever+0x16>)
  movs r3, #0
 8001ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca8:	e001      	b.n	8001cae <LoopFillZerobss>

08001caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cac:	3204      	adds	r2, #4

08001cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb0:	d3fb      	bcc.n	8001caa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cb2:	f002 ffd7 	bl	8004c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cb6:	f7ff fc55 	bl	8001564 <main>

08001cba <LoopForever>:

LoopForever:
    b LoopForever
 8001cba:	e7fe      	b.n	8001cba <LoopForever>
  ldr   r0, =_estack
 8001cbc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001cc8:	08004eb4 	.word	0x08004eb4
  ldr r2, =_sbss
 8001ccc:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001cd0:	200002b8 	.word	0x200002b8

08001cd4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC1_IRQHandler>
	...

08001cd8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cdc:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <HAL_Init+0x24>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_Init+0x24>)
 8001ce2:	2110      	movs	r1, #16
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f000 f809 	bl	8001d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cee:	f7ff fe7d 	bl	80019ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	40022000 	.word	0x40022000

08001d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d08:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <HAL_InitTick+0x5c>)
 8001d0a:	681c      	ldr	r4, [r3, #0]
 8001d0c:	4b14      	ldr	r3, [pc, #80]	; (8001d60 <HAL_InitTick+0x60>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	0019      	movs	r1, r3
 8001d12:	23fa      	movs	r3, #250	; 0xfa
 8001d14:	0098      	lsls	r0, r3, #2
 8001d16:	f7fe f9f7 	bl	8000108 <__udivsi3>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	0019      	movs	r1, r3
 8001d1e:	0020      	movs	r0, r4
 8001d20:	f7fe f9f2 	bl	8000108 <__udivsi3>
 8001d24:	0003      	movs	r3, r0
 8001d26:	0018      	movs	r0, r3
 8001d28:	f000 f93d 	bl	8001fa6 <HAL_SYSTICK_Config>
 8001d2c:	1e03      	subs	r3, r0, #0
 8001d2e:	d001      	beq.n	8001d34 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e00f      	b.n	8001d54 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b03      	cmp	r3, #3
 8001d38:	d80b      	bhi.n	8001d52 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	425b      	negs	r3, r3
 8001d40:	2200      	movs	r2, #0
 8001d42:	0018      	movs	r0, r3
 8001d44:	f000 f8fa 	bl	8001f3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <HAL_InitTick+0x64>)
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e000      	b.n	8001d54 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	0018      	movs	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b003      	add	sp, #12
 8001d5a:	bd90      	pop	{r4, r7, pc}
 8001d5c:	20000010 	.word	0x20000010
 8001d60:	20000018 	.word	0x20000018
 8001d64:	20000014 	.word	0x20000014

08001d68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_IncTick+0x1c>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	001a      	movs	r2, r3
 8001d72:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <HAL_IncTick+0x20>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	18d2      	adds	r2, r2, r3
 8001d78:	4b03      	ldr	r3, [pc, #12]	; (8001d88 <HAL_IncTick+0x20>)
 8001d7a:	601a      	str	r2, [r3, #0]
}
 8001d7c:	46c0      	nop			; (mov r8, r8)
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	20000018 	.word	0x20000018
 8001d88:	200002b4 	.word	0x200002b4

08001d8c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d90:	4b02      	ldr	r3, [pc, #8]	; (8001d9c <HAL_GetTick+0x10>)
 8001d92:	681b      	ldr	r3, [r3, #0]
}
 8001d94:	0018      	movs	r0, r3
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	46c0      	nop			; (mov r8, r8)
 8001d9c:	200002b4 	.word	0x200002b4

08001da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	0002      	movs	r2, r0
 8001da8:	1dfb      	adds	r3, r7, #7
 8001daa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001dac:	1dfb      	adds	r3, r7, #7
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b7f      	cmp	r3, #127	; 0x7f
 8001db2:	d809      	bhi.n	8001dc8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db4:	1dfb      	adds	r3, r7, #7
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	001a      	movs	r2, r3
 8001dba:	231f      	movs	r3, #31
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <__NVIC_EnableIRQ+0x30>)
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	4091      	lsls	r1, r2
 8001dc4:	000a      	movs	r2, r1
 8001dc6:	601a      	str	r2, [r3, #0]
  }
}
 8001dc8:	46c0      	nop			; (mov r8, r8)
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b002      	add	sp, #8
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	e000e100 	.word	0xe000e100

08001dd4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	0002      	movs	r2, r0
 8001ddc:	1dfb      	adds	r3, r7, #7
 8001dde:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001de0:	1dfb      	adds	r3, r7, #7
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b7f      	cmp	r3, #127	; 0x7f
 8001de6:	d810      	bhi.n	8001e0a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de8:	1dfb      	adds	r3, r7, #7
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	001a      	movs	r2, r3
 8001dee:	231f      	movs	r3, #31
 8001df0:	4013      	ands	r3, r2
 8001df2:	4908      	ldr	r1, [pc, #32]	; (8001e14 <__NVIC_DisableIRQ+0x40>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	409a      	lsls	r2, r3
 8001df8:	0013      	movs	r3, r2
 8001dfa:	2280      	movs	r2, #128	; 0x80
 8001dfc:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001dfe:	f3bf 8f4f 	dsb	sy
}
 8001e02:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8001e04:	f3bf 8f6f 	isb	sy
}
 8001e08:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8001e0a:	46c0      	nop			; (mov r8, r8)
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	b002      	add	sp, #8
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	e000e100 	.word	0xe000e100

08001e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	0002      	movs	r2, r0
 8001e20:	6039      	str	r1, [r7, #0]
 8001e22:	1dfb      	adds	r3, r7, #7
 8001e24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e26:	1dfb      	adds	r3, r7, #7
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b7f      	cmp	r3, #127	; 0x7f
 8001e2c:	d828      	bhi.n	8001e80 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e2e:	4a2f      	ldr	r2, [pc, #188]	; (8001eec <__NVIC_SetPriority+0xd4>)
 8001e30:	1dfb      	adds	r3, r7, #7
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	b25b      	sxtb	r3, r3
 8001e36:	089b      	lsrs	r3, r3, #2
 8001e38:	33c0      	adds	r3, #192	; 0xc0
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	589b      	ldr	r3, [r3, r2]
 8001e3e:	1dfa      	adds	r2, r7, #7
 8001e40:	7812      	ldrb	r2, [r2, #0]
 8001e42:	0011      	movs	r1, r2
 8001e44:	2203      	movs	r2, #3
 8001e46:	400a      	ands	r2, r1
 8001e48:	00d2      	lsls	r2, r2, #3
 8001e4a:	21ff      	movs	r1, #255	; 0xff
 8001e4c:	4091      	lsls	r1, r2
 8001e4e:	000a      	movs	r2, r1
 8001e50:	43d2      	mvns	r2, r2
 8001e52:	401a      	ands	r2, r3
 8001e54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	019b      	lsls	r3, r3, #6
 8001e5a:	22ff      	movs	r2, #255	; 0xff
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	1dfb      	adds	r3, r7, #7
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	0018      	movs	r0, r3
 8001e64:	2303      	movs	r3, #3
 8001e66:	4003      	ands	r3, r0
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e6c:	481f      	ldr	r0, [pc, #124]	; (8001eec <__NVIC_SetPriority+0xd4>)
 8001e6e:	1dfb      	adds	r3, r7, #7
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	b25b      	sxtb	r3, r3
 8001e74:	089b      	lsrs	r3, r3, #2
 8001e76:	430a      	orrs	r2, r1
 8001e78:	33c0      	adds	r3, #192	; 0xc0
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001e7e:	e031      	b.n	8001ee4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e80:	4a1b      	ldr	r2, [pc, #108]	; (8001ef0 <__NVIC_SetPriority+0xd8>)
 8001e82:	1dfb      	adds	r3, r7, #7
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	0019      	movs	r1, r3
 8001e88:	230f      	movs	r3, #15
 8001e8a:	400b      	ands	r3, r1
 8001e8c:	3b08      	subs	r3, #8
 8001e8e:	089b      	lsrs	r3, r3, #2
 8001e90:	3306      	adds	r3, #6
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	18d3      	adds	r3, r2, r3
 8001e96:	3304      	adds	r3, #4
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	1dfa      	adds	r2, r7, #7
 8001e9c:	7812      	ldrb	r2, [r2, #0]
 8001e9e:	0011      	movs	r1, r2
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	400a      	ands	r2, r1
 8001ea4:	00d2      	lsls	r2, r2, #3
 8001ea6:	21ff      	movs	r1, #255	; 0xff
 8001ea8:	4091      	lsls	r1, r2
 8001eaa:	000a      	movs	r2, r1
 8001eac:	43d2      	mvns	r2, r2
 8001eae:	401a      	ands	r2, r3
 8001eb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	019b      	lsls	r3, r3, #6
 8001eb6:	22ff      	movs	r2, #255	; 0xff
 8001eb8:	401a      	ands	r2, r3
 8001eba:	1dfb      	adds	r3, r7, #7
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	4003      	ands	r3, r0
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ec8:	4809      	ldr	r0, [pc, #36]	; (8001ef0 <__NVIC_SetPriority+0xd8>)
 8001eca:	1dfb      	adds	r3, r7, #7
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	001c      	movs	r4, r3
 8001ed0:	230f      	movs	r3, #15
 8001ed2:	4023      	ands	r3, r4
 8001ed4:	3b08      	subs	r3, #8
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	3306      	adds	r3, #6
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	18c3      	adds	r3, r0, r3
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	601a      	str	r2, [r3, #0]
}
 8001ee4:	46c0      	nop			; (mov r8, r8)
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	b003      	add	sp, #12
 8001eea:	bd90      	pop	{r4, r7, pc}
 8001eec:	e000e100 	.word	0xe000e100
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	1e5a      	subs	r2, r3, #1
 8001f00:	2380      	movs	r3, #128	; 0x80
 8001f02:	045b      	lsls	r3, r3, #17
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d301      	bcc.n	8001f0c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e010      	b.n	8001f2e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <SysTick_Config+0x44>)
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	3a01      	subs	r2, #1
 8001f12:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f14:	2301      	movs	r3, #1
 8001f16:	425b      	negs	r3, r3
 8001f18:	2103      	movs	r1, #3
 8001f1a:	0018      	movs	r0, r3
 8001f1c:	f7ff ff7c 	bl	8001e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <SysTick_Config+0x44>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f26:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <SysTick_Config+0x44>)
 8001f28:	2207      	movs	r2, #7
 8001f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	0018      	movs	r0, r3
 8001f30:	46bd      	mov	sp, r7
 8001f32:	b002      	add	sp, #8
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	46c0      	nop			; (mov r8, r8)
 8001f38:	e000e010 	.word	0xe000e010

08001f3c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60b9      	str	r1, [r7, #8]
 8001f44:	607a      	str	r2, [r7, #4]
 8001f46:	210f      	movs	r1, #15
 8001f48:	187b      	adds	r3, r7, r1
 8001f4a:	1c02      	adds	r2, r0, #0
 8001f4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	187b      	adds	r3, r7, r1
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	b25b      	sxtb	r3, r3
 8001f56:	0011      	movs	r1, r2
 8001f58:	0018      	movs	r0, r3
 8001f5a:	f7ff ff5d 	bl	8001e18 <__NVIC_SetPriority>
}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b004      	add	sp, #16
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	0002      	movs	r2, r0
 8001f6e:	1dfb      	adds	r3, r7, #7
 8001f70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f72:	1dfb      	adds	r3, r7, #7
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b25b      	sxtb	r3, r3
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f7ff ff11 	bl	8001da0 <__NVIC_EnableIRQ>
}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b002      	add	sp, #8
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	0002      	movs	r2, r0
 8001f8e:	1dfb      	adds	r3, r7, #7
 8001f90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001f92:	1dfb      	adds	r3, r7, #7
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f7ff ff1b 	bl	8001dd4 <__NVIC_DisableIRQ>
}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	b002      	add	sp, #8
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f7ff ff9f 	bl	8001ef4 <SysTick_Config>
 8001fb6:	0003      	movs	r3, r0
}
 8001fb8:	0018      	movs	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	b002      	add	sp, #8
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2221      	movs	r2, #33	; 0x21
 8001fcc:	5c9b      	ldrb	r3, [r3, r2]
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d008      	beq.n	8001fe6 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2204      	movs	r2, #4
 8001fd8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2220      	movs	r2, #32
 8001fde:	2100      	movs	r1, #0
 8001fe0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e020      	b.n	8002028 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	210e      	movs	r1, #14
 8001ff2:	438a      	bics	r2, r1
 8001ff4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2101      	movs	r1, #1
 8002002:	438a      	bics	r2, r1
 8002004:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200e:	2101      	movs	r1, #1
 8002010:	4091      	lsls	r1, r2
 8002012:	000a      	movs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2221      	movs	r2, #33	; 0x21
 800201a:	2101      	movs	r1, #1
 800201c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2220      	movs	r2, #32
 8002022:	2100      	movs	r1, #0
 8002024:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	0018      	movs	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002038:	210f      	movs	r1, #15
 800203a:	187b      	adds	r3, r7, r1
 800203c:	2200      	movs	r2, #0
 800203e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2221      	movs	r2, #33	; 0x21
 8002044:	5c9b      	ldrb	r3, [r3, r2]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b02      	cmp	r3, #2
 800204a:	d006      	beq.n	800205a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2204      	movs	r2, #4
 8002050:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002052:	187b      	adds	r3, r7, r1
 8002054:	2201      	movs	r2, #1
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	e028      	b.n	80020ac <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	210e      	movs	r1, #14
 8002066:	438a      	bics	r2, r1
 8002068:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2101      	movs	r1, #1
 8002076:	438a      	bics	r2, r1
 8002078:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002082:	2101      	movs	r1, #1
 8002084:	4091      	lsls	r1, r2
 8002086:	000a      	movs	r2, r1
 8002088:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2221      	movs	r2, #33	; 0x21
 800208e:	2101      	movs	r1, #1
 8002090:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2220      	movs	r2, #32
 8002096:	2100      	movs	r1, #0
 8002098:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d004      	beq.n	80020ac <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	0010      	movs	r0, r2
 80020aa:	4798      	blx	r3
    }
  }
  return status;
 80020ac:	230f      	movs	r3, #15
 80020ae:	18fb      	adds	r3, r7, r3
 80020b0:	781b      	ldrb	r3, [r3, #0]
}
 80020b2:	0018      	movs	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b004      	add	sp, #16
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ca:	e14f      	b.n	800236c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2101      	movs	r1, #1
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	4091      	lsls	r1, r2
 80020d6:	000a      	movs	r2, r1
 80020d8:	4013      	ands	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d100      	bne.n	80020e4 <HAL_GPIO_Init+0x28>
 80020e2:	e140      	b.n	8002366 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2203      	movs	r2, #3
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d005      	beq.n	80020fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2203      	movs	r2, #3
 80020f6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d130      	bne.n	800215e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	409a      	lsls	r2, r3
 800210a:	0013      	movs	r3, r2
 800210c:	43da      	mvns	r2, r3
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	4013      	ands	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	409a      	lsls	r2, r3
 800211e:	0013      	movs	r3, r2
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002132:	2201      	movs	r2, #1
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	409a      	lsls	r2, r3
 8002138:	0013      	movs	r3, r2
 800213a:	43da      	mvns	r2, r3
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4013      	ands	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	091b      	lsrs	r3, r3, #4
 8002148:	2201      	movs	r2, #1
 800214a:	401a      	ands	r2, r3
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	409a      	lsls	r2, r3
 8002150:	0013      	movs	r3, r2
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2203      	movs	r2, #3
 8002164:	4013      	ands	r3, r2
 8002166:	2b03      	cmp	r3, #3
 8002168:	d017      	beq.n	800219a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	2203      	movs	r2, #3
 8002176:	409a      	lsls	r2, r3
 8002178:	0013      	movs	r3, r2
 800217a:	43da      	mvns	r2, r3
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	409a      	lsls	r2, r3
 800218c:	0013      	movs	r3, r2
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2203      	movs	r2, #3
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d123      	bne.n	80021ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	08da      	lsrs	r2, r3, #3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3208      	adds	r2, #8
 80021ae:	0092      	lsls	r2, r2, #2
 80021b0:	58d3      	ldr	r3, [r2, r3]
 80021b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2207      	movs	r2, #7
 80021b8:	4013      	ands	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	220f      	movs	r2, #15
 80021be:	409a      	lsls	r2, r3
 80021c0:	0013      	movs	r3, r2
 80021c2:	43da      	mvns	r2, r3
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	2107      	movs	r1, #7
 80021d2:	400b      	ands	r3, r1
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	409a      	lsls	r2, r3
 80021d8:	0013      	movs	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	08da      	lsrs	r2, r3, #3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3208      	adds	r2, #8
 80021e8:	0092      	lsls	r2, r2, #2
 80021ea:	6939      	ldr	r1, [r7, #16]
 80021ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	409a      	lsls	r2, r3
 80021fc:	0013      	movs	r3, r2
 80021fe:	43da      	mvns	r2, r3
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	4013      	ands	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2203      	movs	r2, #3
 800220c:	401a      	ands	r2, r3
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	409a      	lsls	r2, r3
 8002214:	0013      	movs	r3, r2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685a      	ldr	r2, [r3, #4]
 8002226:	23c0      	movs	r3, #192	; 0xc0
 8002228:	029b      	lsls	r3, r3, #10
 800222a:	4013      	ands	r3, r2
 800222c:	d100      	bne.n	8002230 <HAL_GPIO_Init+0x174>
 800222e:	e09a      	b.n	8002366 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002230:	4b54      	ldr	r3, [pc, #336]	; (8002384 <HAL_GPIO_Init+0x2c8>)
 8002232:	699a      	ldr	r2, [r3, #24]
 8002234:	4b53      	ldr	r3, [pc, #332]	; (8002384 <HAL_GPIO_Init+0x2c8>)
 8002236:	2101      	movs	r1, #1
 8002238:	430a      	orrs	r2, r1
 800223a:	619a      	str	r2, [r3, #24]
 800223c:	4b51      	ldr	r3, [pc, #324]	; (8002384 <HAL_GPIO_Init+0x2c8>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	2201      	movs	r2, #1
 8002242:	4013      	ands	r3, r2
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002248:	4a4f      	ldr	r2, [pc, #316]	; (8002388 <HAL_GPIO_Init+0x2cc>)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	089b      	lsrs	r3, r3, #2
 800224e:	3302      	adds	r3, #2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	589b      	ldr	r3, [r3, r2]
 8002254:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2203      	movs	r2, #3
 800225a:	4013      	ands	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	220f      	movs	r2, #15
 8002260:	409a      	lsls	r2, r3
 8002262:	0013      	movs	r3, r2
 8002264:	43da      	mvns	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	2390      	movs	r3, #144	; 0x90
 8002270:	05db      	lsls	r3, r3, #23
 8002272:	429a      	cmp	r2, r3
 8002274:	d013      	beq.n	800229e <HAL_GPIO_Init+0x1e2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a44      	ldr	r2, [pc, #272]	; (800238c <HAL_GPIO_Init+0x2d0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00d      	beq.n	800229a <HAL_GPIO_Init+0x1de>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a43      	ldr	r2, [pc, #268]	; (8002390 <HAL_GPIO_Init+0x2d4>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d007      	beq.n	8002296 <HAL_GPIO_Init+0x1da>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a42      	ldr	r2, [pc, #264]	; (8002394 <HAL_GPIO_Init+0x2d8>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d101      	bne.n	8002292 <HAL_GPIO_Init+0x1d6>
 800228e:	2303      	movs	r3, #3
 8002290:	e006      	b.n	80022a0 <HAL_GPIO_Init+0x1e4>
 8002292:	2305      	movs	r3, #5
 8002294:	e004      	b.n	80022a0 <HAL_GPIO_Init+0x1e4>
 8002296:	2302      	movs	r3, #2
 8002298:	e002      	b.n	80022a0 <HAL_GPIO_Init+0x1e4>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <HAL_GPIO_Init+0x1e4>
 800229e:	2300      	movs	r3, #0
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	2103      	movs	r1, #3
 80022a4:	400a      	ands	r2, r1
 80022a6:	0092      	lsls	r2, r2, #2
 80022a8:	4093      	lsls	r3, r2
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022b0:	4935      	ldr	r1, [pc, #212]	; (8002388 <HAL_GPIO_Init+0x2cc>)
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	089b      	lsrs	r3, r3, #2
 80022b6:	3302      	adds	r3, #2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022be:	4b36      	ldr	r3, [pc, #216]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	43da      	mvns	r2, r3
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4013      	ands	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	2380      	movs	r3, #128	; 0x80
 80022d4:	035b      	lsls	r3, r3, #13
 80022d6:	4013      	ands	r3, r2
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4313      	orrs	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80022e2:	4b2d      	ldr	r3, [pc, #180]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80022e8:	4b2b      	ldr	r3, [pc, #172]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	43da      	mvns	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4013      	ands	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	039b      	lsls	r3, r3, #14
 8002300:	4013      	ands	r3, r2
 8002302:	d003      	beq.n	800230c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	4313      	orrs	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800230c:	4b22      	ldr	r3, [pc, #136]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002312:	4b21      	ldr	r3, [pc, #132]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	43da      	mvns	r2, r3
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4013      	ands	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	029b      	lsls	r3, r3, #10
 800232a:	4013      	ands	r3, r2
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002336:	4b18      	ldr	r3, [pc, #96]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800233c:	4b16      	ldr	r3, [pc, #88]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	43da      	mvns	r2, r3
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	2380      	movs	r3, #128	; 0x80
 8002352:	025b      	lsls	r3, r3, #9
 8002354:	4013      	ands	r3, r2
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002360:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	3301      	adds	r3, #1
 800236a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	40da      	lsrs	r2, r3
 8002374:	1e13      	subs	r3, r2, #0
 8002376:	d000      	beq.n	800237a <HAL_GPIO_Init+0x2be>
 8002378:	e6a8      	b.n	80020cc <HAL_GPIO_Init+0x10>
  } 
}
 800237a:	46c0      	nop			; (mov r8, r8)
 800237c:	46c0      	nop			; (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b006      	add	sp, #24
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40021000 	.word	0x40021000
 8002388:	40010000 	.word	0x40010000
 800238c:	48000400 	.word	0x48000400
 8002390:	48000800 	.word	0x48000800
 8002394:	48000c00 	.word	0x48000c00
 8002398:	40010400 	.word	0x40010400

0800239c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80023aa:	e0b1      	b.n	8002510 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80023ac:	2201      	movs	r2, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	409a      	lsls	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d100      	bne.n	80023c0 <HAL_GPIO_DeInit+0x24>
 80023be:	e0a4      	b.n	800250a <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80023c0:	4a59      	ldr	r2, [pc, #356]	; (8002528 <HAL_GPIO_DeInit+0x18c>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	589b      	ldr	r3, [r3, r2]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2203      	movs	r2, #3
 80023d2:	4013      	ands	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	409a      	lsls	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4013      	ands	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	2390      	movs	r3, #144	; 0x90
 80023e4:	05db      	lsls	r3, r3, #23
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d013      	beq.n	8002412 <HAL_GPIO_DeInit+0x76>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a4f      	ldr	r2, [pc, #316]	; (800252c <HAL_GPIO_DeInit+0x190>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00d      	beq.n	800240e <HAL_GPIO_DeInit+0x72>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a4e      	ldr	r2, [pc, #312]	; (8002530 <HAL_GPIO_DeInit+0x194>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d007      	beq.n	800240a <HAL_GPIO_DeInit+0x6e>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a4d      	ldr	r2, [pc, #308]	; (8002534 <HAL_GPIO_DeInit+0x198>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d101      	bne.n	8002406 <HAL_GPIO_DeInit+0x6a>
 8002402:	2303      	movs	r3, #3
 8002404:	e006      	b.n	8002414 <HAL_GPIO_DeInit+0x78>
 8002406:	2305      	movs	r3, #5
 8002408:	e004      	b.n	8002414 <HAL_GPIO_DeInit+0x78>
 800240a:	2302      	movs	r3, #2
 800240c:	e002      	b.n	8002414 <HAL_GPIO_DeInit+0x78>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <HAL_GPIO_DeInit+0x78>
 8002412:	2300      	movs	r3, #0
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	2103      	movs	r1, #3
 8002418:	400a      	ands	r2, r1
 800241a:	0092      	lsls	r2, r2, #2
 800241c:	4093      	lsls	r3, r2
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	429a      	cmp	r2, r3
 8002422:	d132      	bne.n	800248a <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002424:	4b44      	ldr	r3, [pc, #272]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	43d9      	mvns	r1, r3
 800242c:	4b42      	ldr	r3, [pc, #264]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 800242e:	400a      	ands	r2, r1
 8002430:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002432:	4b41      	ldr	r3, [pc, #260]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	43d9      	mvns	r1, r3
 800243a:	4b3f      	ldr	r3, [pc, #252]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 800243c:	400a      	ands	r2, r1
 800243e:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002440:	4b3d      	ldr	r3, [pc, #244]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 8002442:	68da      	ldr	r2, [r3, #12]
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	43d9      	mvns	r1, r3
 8002448:	4b3b      	ldr	r3, [pc, #236]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 800244a:	400a      	ands	r2, r1
 800244c:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800244e:	4b3a      	ldr	r3, [pc, #232]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	43d9      	mvns	r1, r3
 8002456:	4b38      	ldr	r3, [pc, #224]	; (8002538 <HAL_GPIO_DeInit+0x19c>)
 8002458:	400a      	ands	r2, r1
 800245a:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	2203      	movs	r2, #3
 8002460:	4013      	ands	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	220f      	movs	r2, #15
 8002466:	409a      	lsls	r2, r3
 8002468:	0013      	movs	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800246c:	4a2e      	ldr	r2, [pc, #184]	; (8002528 <HAL_GPIO_DeInit+0x18c>)
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	3302      	adds	r3, #2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	589a      	ldr	r2, [r3, r2]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	43d9      	mvns	r1, r3
 800247c:	482a      	ldr	r0, [pc, #168]	; (8002528 <HAL_GPIO_DeInit+0x18c>)
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	089b      	lsrs	r3, r3, #2
 8002482:	400a      	ands	r2, r1
 8002484:	3302      	adds	r3, #2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	0052      	lsls	r2, r2, #1
 8002492:	2103      	movs	r1, #3
 8002494:	4091      	lsls	r1, r2
 8002496:	000a      	movs	r2, r1
 8002498:	43d2      	mvns	r2, r2
 800249a:	401a      	ands	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	08da      	lsrs	r2, r3, #3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3208      	adds	r2, #8
 80024a8:	0092      	lsls	r2, r2, #2
 80024aa:	58d3      	ldr	r3, [r2, r3]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	2107      	movs	r1, #7
 80024b0:	400a      	ands	r2, r1
 80024b2:	0092      	lsls	r2, r2, #2
 80024b4:	210f      	movs	r1, #15
 80024b6:	4091      	lsls	r1, r2
 80024b8:	000a      	movs	r2, r1
 80024ba:	43d1      	mvns	r1, r2
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	08d2      	lsrs	r2, r2, #3
 80024c0:	4019      	ands	r1, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3208      	adds	r2, #8
 80024c6:	0092      	lsls	r2, r2, #2
 80024c8:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	0052      	lsls	r2, r2, #1
 80024d2:	2103      	movs	r1, #3
 80024d4:	4091      	lsls	r1, r2
 80024d6:	000a      	movs	r2, r1
 80024d8:	43d2      	mvns	r2, r2
 80024da:	401a      	ands	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2101      	movs	r1, #1
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4091      	lsls	r1, r2
 80024ea:	000a      	movs	r2, r1
 80024ec:	43d2      	mvns	r2, r2
 80024ee:	401a      	ands	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	0052      	lsls	r2, r2, #1
 80024fc:	2103      	movs	r1, #3
 80024fe:	4091      	lsls	r1, r2
 8002500:	000a      	movs	r2, r1
 8002502:	43d2      	mvns	r2, r2
 8002504:	401a      	ands	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	609a      	str	r2, [r3, #8]

    }

    position++;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3301      	adds	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	40da      	lsrs	r2, r3
 8002516:	1e13      	subs	r3, r2, #0
 8002518:	d000      	beq.n	800251c <HAL_GPIO_DeInit+0x180>
 800251a:	e747      	b.n	80023ac <HAL_GPIO_DeInit+0x10>
  }
}
 800251c:	46c0      	nop			; (mov r8, r8)
 800251e:	46c0      	nop			; (mov r8, r8)
 8002520:	46bd      	mov	sp, r7
 8002522:	b006      	add	sp, #24
 8002524:	bd80      	pop	{r7, pc}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	40010000 	.word	0x40010000
 800252c:	48000400 	.word	0x48000400
 8002530:	48000800 	.word	0x48000800
 8002534:	48000c00 	.word	0x48000c00
 8002538:	40010400 	.word	0x40010400

0800253c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	000a      	movs	r2, r1
 8002546:	1cbb      	adds	r3, r7, #2
 8002548:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	1cba      	adds	r2, r7, #2
 8002550:	8812      	ldrh	r2, [r2, #0]
 8002552:	4013      	ands	r3, r2
 8002554:	d004      	beq.n	8002560 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002556:	230f      	movs	r3, #15
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	2201      	movs	r2, #1
 800255c:	701a      	strb	r2, [r3, #0]
 800255e:	e003      	b.n	8002568 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002560:	230f      	movs	r3, #15
 8002562:	18fb      	adds	r3, r7, r3
 8002564:	2200      	movs	r2, #0
 8002566:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002568:	230f      	movs	r3, #15
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	781b      	ldrb	r3, [r3, #0]
  }
 800256e:	0018      	movs	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b082      	sub	sp, #8
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
 800257e:	0008      	movs	r0, r1
 8002580:	0011      	movs	r1, r2
 8002582:	1cbb      	adds	r3, r7, #2
 8002584:	1c02      	adds	r2, r0, #0
 8002586:	801a      	strh	r2, [r3, #0]
 8002588:	1c7b      	adds	r3, r7, #1
 800258a:	1c0a      	adds	r2, r1, #0
 800258c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800258e:	1c7b      	adds	r3, r7, #1
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d004      	beq.n	80025a0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002596:	1cbb      	adds	r3, r7, #2
 8002598:	881a      	ldrh	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800259e:	e003      	b.n	80025a8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025a0:	1cbb      	adds	r3, r7, #2
 80025a2:	881a      	ldrh	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025a8:	46c0      	nop			; (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b002      	add	sp, #8
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b088      	sub	sp, #32
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e301      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2201      	movs	r2, #1
 80025c8:	4013      	ands	r3, r2
 80025ca:	d100      	bne.n	80025ce <HAL_RCC_OscConfig+0x1e>
 80025cc:	e08d      	b.n	80026ea <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80025ce:	4bc3      	ldr	r3, [pc, #780]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	220c      	movs	r2, #12
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	d00e      	beq.n	80025f8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025da:	4bc0      	ldr	r3, [pc, #768]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	220c      	movs	r2, #12
 80025e0:	4013      	ands	r3, r2
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d116      	bne.n	8002614 <HAL_RCC_OscConfig+0x64>
 80025e6:	4bbd      	ldr	r3, [pc, #756]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	025b      	lsls	r3, r3, #9
 80025ee:	401a      	ands	r2, r3
 80025f0:	2380      	movs	r3, #128	; 0x80
 80025f2:	025b      	lsls	r3, r3, #9
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d10d      	bne.n	8002614 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f8:	4bb8      	ldr	r3, [pc, #736]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	; 0x80
 80025fe:	029b      	lsls	r3, r3, #10
 8002600:	4013      	ands	r3, r2
 8002602:	d100      	bne.n	8002606 <HAL_RCC_OscConfig+0x56>
 8002604:	e070      	b.n	80026e8 <HAL_RCC_OscConfig+0x138>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d000      	beq.n	8002610 <HAL_RCC_OscConfig+0x60>
 800260e:	e06b      	b.n	80026e8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e2d8      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d107      	bne.n	800262c <HAL_RCC_OscConfig+0x7c>
 800261c:	4baf      	ldr	r3, [pc, #700]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4bae      	ldr	r3, [pc, #696]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002622:	2180      	movs	r1, #128	; 0x80
 8002624:	0249      	lsls	r1, r1, #9
 8002626:	430a      	orrs	r2, r1
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	e02f      	b.n	800268c <HAL_RCC_OscConfig+0xdc>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10c      	bne.n	800264e <HAL_RCC_OscConfig+0x9e>
 8002634:	4ba9      	ldr	r3, [pc, #676]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4ba8      	ldr	r3, [pc, #672]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800263a:	49a9      	ldr	r1, [pc, #676]	; (80028e0 <HAL_RCC_OscConfig+0x330>)
 800263c:	400a      	ands	r2, r1
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	4ba6      	ldr	r3, [pc, #664]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4ba5      	ldr	r3, [pc, #660]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002646:	49a7      	ldr	r1, [pc, #668]	; (80028e4 <HAL_RCC_OscConfig+0x334>)
 8002648:	400a      	ands	r2, r1
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	e01e      	b.n	800268c <HAL_RCC_OscConfig+0xdc>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b05      	cmp	r3, #5
 8002654:	d10e      	bne.n	8002674 <HAL_RCC_OscConfig+0xc4>
 8002656:	4ba1      	ldr	r3, [pc, #644]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	4ba0      	ldr	r3, [pc, #640]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800265c:	2180      	movs	r1, #128	; 0x80
 800265e:	02c9      	lsls	r1, r1, #11
 8002660:	430a      	orrs	r2, r1
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	4b9d      	ldr	r3, [pc, #628]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b9c      	ldr	r3, [pc, #624]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800266a:	2180      	movs	r1, #128	; 0x80
 800266c:	0249      	lsls	r1, r1, #9
 800266e:	430a      	orrs	r2, r1
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	e00b      	b.n	800268c <HAL_RCC_OscConfig+0xdc>
 8002674:	4b99      	ldr	r3, [pc, #612]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b98      	ldr	r3, [pc, #608]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800267a:	4999      	ldr	r1, [pc, #612]	; (80028e0 <HAL_RCC_OscConfig+0x330>)
 800267c:	400a      	ands	r2, r1
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	4b96      	ldr	r3, [pc, #600]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	4b95      	ldr	r3, [pc, #596]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002686:	4997      	ldr	r1, [pc, #604]	; (80028e4 <HAL_RCC_OscConfig+0x334>)
 8002688:	400a      	ands	r2, r1
 800268a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d014      	beq.n	80026be <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002694:	f7ff fb7a 	bl	8001d8c <HAL_GetTick>
 8002698:	0003      	movs	r3, r0
 800269a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800269e:	f7ff fb75 	bl	8001d8c <HAL_GetTick>
 80026a2:	0002      	movs	r2, r0
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b64      	cmp	r3, #100	; 0x64
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e28a      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b0:	4b8a      	ldr	r3, [pc, #552]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	029b      	lsls	r3, r3, #10
 80026b8:	4013      	ands	r3, r2
 80026ba:	d0f0      	beq.n	800269e <HAL_RCC_OscConfig+0xee>
 80026bc:	e015      	b.n	80026ea <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026be:	f7ff fb65 	bl	8001d8c <HAL_GetTick>
 80026c2:	0003      	movs	r3, r0
 80026c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026c8:	f7ff fb60 	bl	8001d8c <HAL_GetTick>
 80026cc:	0002      	movs	r2, r0
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	; 0x64
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e275      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026da:	4b80      	ldr	r3, [pc, #512]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	029b      	lsls	r3, r3, #10
 80026e2:	4013      	ands	r3, r2
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x118>
 80026e6:	e000      	b.n	80026ea <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2202      	movs	r2, #2
 80026f0:	4013      	ands	r3, r2
 80026f2:	d100      	bne.n	80026f6 <HAL_RCC_OscConfig+0x146>
 80026f4:	e069      	b.n	80027ca <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80026f6:	4b79      	ldr	r3, [pc, #484]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	220c      	movs	r2, #12
 80026fc:	4013      	ands	r3, r2
 80026fe:	d00b      	beq.n	8002718 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002700:	4b76      	ldr	r3, [pc, #472]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	220c      	movs	r2, #12
 8002706:	4013      	ands	r3, r2
 8002708:	2b08      	cmp	r3, #8
 800270a:	d11c      	bne.n	8002746 <HAL_RCC_OscConfig+0x196>
 800270c:	4b73      	ldr	r3, [pc, #460]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	025b      	lsls	r3, r3, #9
 8002714:	4013      	ands	r3, r2
 8002716:	d116      	bne.n	8002746 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002718:	4b70      	ldr	r3, [pc, #448]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2202      	movs	r2, #2
 800271e:	4013      	ands	r3, r2
 8002720:	d005      	beq.n	800272e <HAL_RCC_OscConfig+0x17e>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d001      	beq.n	800272e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e24b      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272e:	4b6b      	ldr	r3, [pc, #428]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	22f8      	movs	r2, #248	; 0xf8
 8002734:	4393      	bics	r3, r2
 8002736:	0019      	movs	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	00da      	lsls	r2, r3, #3
 800273e:	4b67      	ldr	r3, [pc, #412]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002740:	430a      	orrs	r2, r1
 8002742:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002744:	e041      	b.n	80027ca <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d024      	beq.n	8002798 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800274e:	4b63      	ldr	r3, [pc, #396]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b62      	ldr	r3, [pc, #392]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002754:	2101      	movs	r1, #1
 8002756:	430a      	orrs	r2, r1
 8002758:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275a:	f7ff fb17 	bl	8001d8c <HAL_GetTick>
 800275e:	0003      	movs	r3, r0
 8002760:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002764:	f7ff fb12 	bl	8001d8c <HAL_GetTick>
 8002768:	0002      	movs	r2, r0
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e227      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002776:	4b59      	ldr	r3, [pc, #356]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2202      	movs	r2, #2
 800277c:	4013      	ands	r3, r2
 800277e:	d0f1      	beq.n	8002764 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002780:	4b56      	ldr	r3, [pc, #344]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	22f8      	movs	r2, #248	; 0xf8
 8002786:	4393      	bics	r3, r2
 8002788:	0019      	movs	r1, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	00da      	lsls	r2, r3, #3
 8002790:	4b52      	ldr	r3, [pc, #328]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002792:	430a      	orrs	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e018      	b.n	80027ca <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002798:	4b50      	ldr	r3, [pc, #320]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b4f      	ldr	r3, [pc, #316]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800279e:	2101      	movs	r1, #1
 80027a0:	438a      	bics	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a4:	f7ff faf2 	bl	8001d8c <HAL_GetTick>
 80027a8:	0003      	movs	r3, r0
 80027aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ae:	f7ff faed 	bl	8001d8c <HAL_GetTick>
 80027b2:	0002      	movs	r2, r0
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e202      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c0:	4b46      	ldr	r3, [pc, #280]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2202      	movs	r2, #2
 80027c6:	4013      	ands	r3, r2
 80027c8:	d1f1      	bne.n	80027ae <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2208      	movs	r2, #8
 80027d0:	4013      	ands	r3, r2
 80027d2:	d036      	beq.n	8002842 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69db      	ldr	r3, [r3, #28]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d019      	beq.n	8002810 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027dc:	4b3f      	ldr	r3, [pc, #252]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80027de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027e0:	4b3e      	ldr	r3, [pc, #248]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80027e2:	2101      	movs	r1, #1
 80027e4:	430a      	orrs	r2, r1
 80027e6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e8:	f7ff fad0 	bl	8001d8c <HAL_GetTick>
 80027ec:	0003      	movs	r3, r0
 80027ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027f2:	f7ff facb 	bl	8001d8c <HAL_GetTick>
 80027f6:	0002      	movs	r2, r0
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e1e0      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002804:	4b35      	ldr	r3, [pc, #212]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	2202      	movs	r2, #2
 800280a:	4013      	ands	r3, r2
 800280c:	d0f1      	beq.n	80027f2 <HAL_RCC_OscConfig+0x242>
 800280e:	e018      	b.n	8002842 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002810:	4b32      	ldr	r3, [pc, #200]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002812:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002814:	4b31      	ldr	r3, [pc, #196]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002816:	2101      	movs	r1, #1
 8002818:	438a      	bics	r2, r1
 800281a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800281c:	f7ff fab6 	bl	8001d8c <HAL_GetTick>
 8002820:	0003      	movs	r3, r0
 8002822:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002826:	f7ff fab1 	bl	8001d8c <HAL_GetTick>
 800282a:	0002      	movs	r2, r0
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e1c6      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002838:	4b28      	ldr	r3, [pc, #160]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	2202      	movs	r2, #2
 800283e:	4013      	ands	r3, r2
 8002840:	d1f1      	bne.n	8002826 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2204      	movs	r2, #4
 8002848:	4013      	ands	r3, r2
 800284a:	d100      	bne.n	800284e <HAL_RCC_OscConfig+0x29e>
 800284c:	e0b4      	b.n	80029b8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800284e:	201f      	movs	r0, #31
 8002850:	183b      	adds	r3, r7, r0
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002856:	4b21      	ldr	r3, [pc, #132]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002858:	69da      	ldr	r2, [r3, #28]
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	055b      	lsls	r3, r3, #21
 800285e:	4013      	ands	r3, r2
 8002860:	d110      	bne.n	8002884 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002862:	4b1e      	ldr	r3, [pc, #120]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002864:	69da      	ldr	r2, [r3, #28]
 8002866:	4b1d      	ldr	r3, [pc, #116]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002868:	2180      	movs	r1, #128	; 0x80
 800286a:	0549      	lsls	r1, r1, #21
 800286c:	430a      	orrs	r2, r1
 800286e:	61da      	str	r2, [r3, #28]
 8002870:	4b1a      	ldr	r3, [pc, #104]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 8002872:	69da      	ldr	r2, [r3, #28]
 8002874:	2380      	movs	r3, #128	; 0x80
 8002876:	055b      	lsls	r3, r3, #21
 8002878:	4013      	ands	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800287e:	183b      	adds	r3, r7, r0
 8002880:	2201      	movs	r2, #1
 8002882:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002884:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <HAL_RCC_OscConfig+0x338>)
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	2380      	movs	r3, #128	; 0x80
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	4013      	ands	r3, r2
 800288e:	d11a      	bne.n	80028c6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002890:	4b15      	ldr	r3, [pc, #84]	; (80028e8 <HAL_RCC_OscConfig+0x338>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	4b14      	ldr	r3, [pc, #80]	; (80028e8 <HAL_RCC_OscConfig+0x338>)
 8002896:	2180      	movs	r1, #128	; 0x80
 8002898:	0049      	lsls	r1, r1, #1
 800289a:	430a      	orrs	r2, r1
 800289c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800289e:	f7ff fa75 	bl	8001d8c <HAL_GetTick>
 80028a2:	0003      	movs	r3, r0
 80028a4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a8:	f7ff fa70 	bl	8001d8c <HAL_GetTick>
 80028ac:	0002      	movs	r2, r0
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	; 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e185      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ba:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <HAL_RCC_OscConfig+0x338>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	2380      	movs	r3, #128	; 0x80
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	4013      	ands	r3, r2
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d10e      	bne.n	80028ec <HAL_RCC_OscConfig+0x33c>
 80028ce:	4b03      	ldr	r3, [pc, #12]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80028d0:	6a1a      	ldr	r2, [r3, #32]
 80028d2:	4b02      	ldr	r3, [pc, #8]	; (80028dc <HAL_RCC_OscConfig+0x32c>)
 80028d4:	2101      	movs	r1, #1
 80028d6:	430a      	orrs	r2, r1
 80028d8:	621a      	str	r2, [r3, #32]
 80028da:	e035      	b.n	8002948 <HAL_RCC_OscConfig+0x398>
 80028dc:	40021000 	.word	0x40021000
 80028e0:	fffeffff 	.word	0xfffeffff
 80028e4:	fffbffff 	.word	0xfffbffff
 80028e8:	40007000 	.word	0x40007000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10c      	bne.n	800290e <HAL_RCC_OscConfig+0x35e>
 80028f4:	4bb6      	ldr	r3, [pc, #728]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80028f6:	6a1a      	ldr	r2, [r3, #32]
 80028f8:	4bb5      	ldr	r3, [pc, #724]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80028fa:	2101      	movs	r1, #1
 80028fc:	438a      	bics	r2, r1
 80028fe:	621a      	str	r2, [r3, #32]
 8002900:	4bb3      	ldr	r3, [pc, #716]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002902:	6a1a      	ldr	r2, [r3, #32]
 8002904:	4bb2      	ldr	r3, [pc, #712]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002906:	2104      	movs	r1, #4
 8002908:	438a      	bics	r2, r1
 800290a:	621a      	str	r2, [r3, #32]
 800290c:	e01c      	b.n	8002948 <HAL_RCC_OscConfig+0x398>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b05      	cmp	r3, #5
 8002914:	d10c      	bne.n	8002930 <HAL_RCC_OscConfig+0x380>
 8002916:	4bae      	ldr	r3, [pc, #696]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002918:	6a1a      	ldr	r2, [r3, #32]
 800291a:	4bad      	ldr	r3, [pc, #692]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 800291c:	2104      	movs	r1, #4
 800291e:	430a      	orrs	r2, r1
 8002920:	621a      	str	r2, [r3, #32]
 8002922:	4bab      	ldr	r3, [pc, #684]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002924:	6a1a      	ldr	r2, [r3, #32]
 8002926:	4baa      	ldr	r3, [pc, #680]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002928:	2101      	movs	r1, #1
 800292a:	430a      	orrs	r2, r1
 800292c:	621a      	str	r2, [r3, #32]
 800292e:	e00b      	b.n	8002948 <HAL_RCC_OscConfig+0x398>
 8002930:	4ba7      	ldr	r3, [pc, #668]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002932:	6a1a      	ldr	r2, [r3, #32]
 8002934:	4ba6      	ldr	r3, [pc, #664]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002936:	2101      	movs	r1, #1
 8002938:	438a      	bics	r2, r1
 800293a:	621a      	str	r2, [r3, #32]
 800293c:	4ba4      	ldr	r3, [pc, #656]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 800293e:	6a1a      	ldr	r2, [r3, #32]
 8002940:	4ba3      	ldr	r3, [pc, #652]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002942:	2104      	movs	r1, #4
 8002944:	438a      	bics	r2, r1
 8002946:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d014      	beq.n	800297a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002950:	f7ff fa1c 	bl	8001d8c <HAL_GetTick>
 8002954:	0003      	movs	r3, r0
 8002956:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002958:	e009      	b.n	800296e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800295a:	f7ff fa17 	bl	8001d8c <HAL_GetTick>
 800295e:	0002      	movs	r2, r0
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	4a9b      	ldr	r2, [pc, #620]	; (8002bd4 <HAL_RCC_OscConfig+0x624>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e12b      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800296e:	4b98      	ldr	r3, [pc, #608]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	2202      	movs	r2, #2
 8002974:	4013      	ands	r3, r2
 8002976:	d0f0      	beq.n	800295a <HAL_RCC_OscConfig+0x3aa>
 8002978:	e013      	b.n	80029a2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297a:	f7ff fa07 	bl	8001d8c <HAL_GetTick>
 800297e:	0003      	movs	r3, r0
 8002980:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002982:	e009      	b.n	8002998 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002984:	f7ff fa02 	bl	8001d8c <HAL_GetTick>
 8002988:	0002      	movs	r2, r0
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	4a91      	ldr	r2, [pc, #580]	; (8002bd4 <HAL_RCC_OscConfig+0x624>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e116      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002998:	4b8d      	ldr	r3, [pc, #564]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	2202      	movs	r2, #2
 800299e:	4013      	ands	r3, r2
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029a2:	231f      	movs	r3, #31
 80029a4:	18fb      	adds	r3, r7, r3
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d105      	bne.n	80029b8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ac:	4b88      	ldr	r3, [pc, #544]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80029ae:	69da      	ldr	r2, [r3, #28]
 80029b0:	4b87      	ldr	r3, [pc, #540]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80029b2:	4989      	ldr	r1, [pc, #548]	; (8002bd8 <HAL_RCC_OscConfig+0x628>)
 80029b4:	400a      	ands	r2, r1
 80029b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2210      	movs	r2, #16
 80029be:	4013      	ands	r3, r2
 80029c0:	d063      	beq.n	8002a8a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d12a      	bne.n	8002a20 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80029ca:	4b81      	ldr	r3, [pc, #516]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80029cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029ce:	4b80      	ldr	r3, [pc, #512]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80029d0:	2104      	movs	r1, #4
 80029d2:	430a      	orrs	r2, r1
 80029d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80029d6:	4b7e      	ldr	r3, [pc, #504]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80029d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029da:	4b7d      	ldr	r3, [pc, #500]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 80029dc:	2101      	movs	r1, #1
 80029de:	430a      	orrs	r2, r1
 80029e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f7ff f9d3 	bl	8001d8c <HAL_GetTick>
 80029e6:	0003      	movs	r3, r0
 80029e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80029ec:	f7ff f9ce 	bl	8001d8c <HAL_GetTick>
 80029f0:	0002      	movs	r2, r0
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e0e3      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029fe:	4b74      	ldr	r3, [pc, #464]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a02:	2202      	movs	r2, #2
 8002a04:	4013      	ands	r3, r2
 8002a06:	d0f1      	beq.n	80029ec <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a08:	4b71      	ldr	r3, [pc, #452]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a0c:	22f8      	movs	r2, #248	; 0xf8
 8002a0e:	4393      	bics	r3, r2
 8002a10:	0019      	movs	r1, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	00da      	lsls	r2, r3, #3
 8002a18:	4b6d      	ldr	r3, [pc, #436]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a1e:	e034      	b.n	8002a8a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	3305      	adds	r3, #5
 8002a26:	d111      	bne.n	8002a4c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002a28:	4b69      	ldr	r3, [pc, #420]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a2c:	4b68      	ldr	r3, [pc, #416]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a2e:	2104      	movs	r1, #4
 8002a30:	438a      	bics	r2, r1
 8002a32:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a34:	4b66      	ldr	r3, [pc, #408]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a38:	22f8      	movs	r2, #248	; 0xf8
 8002a3a:	4393      	bics	r3, r2
 8002a3c:	0019      	movs	r1, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	00da      	lsls	r2, r3, #3
 8002a44:	4b62      	ldr	r3, [pc, #392]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a46:	430a      	orrs	r2, r1
 8002a48:	635a      	str	r2, [r3, #52]	; 0x34
 8002a4a:	e01e      	b.n	8002a8a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a4c:	4b60      	ldr	r3, [pc, #384]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a50:	4b5f      	ldr	r3, [pc, #380]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a52:	2104      	movs	r1, #4
 8002a54:	430a      	orrs	r2, r1
 8002a56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002a58:	4b5d      	ldr	r3, [pc, #372]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a5c:	4b5c      	ldr	r3, [pc, #368]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a5e:	2101      	movs	r1, #1
 8002a60:	438a      	bics	r2, r1
 8002a62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a64:	f7ff f992 	bl	8001d8c <HAL_GetTick>
 8002a68:	0003      	movs	r3, r0
 8002a6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a6e:	f7ff f98d 	bl	8001d8c <HAL_GetTick>
 8002a72:	0002      	movs	r2, r0
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e0a2      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a80:	4b53      	ldr	r3, [pc, #332]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a84:	2202      	movs	r2, #2
 8002a86:	4013      	ands	r3, r2
 8002a88:	d1f1      	bne.n	8002a6e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d100      	bne.n	8002a94 <HAL_RCC_OscConfig+0x4e4>
 8002a92:	e097      	b.n	8002bc4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a94:	4b4e      	ldr	r3, [pc, #312]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	220c      	movs	r2, #12
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d100      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x4f2>
 8002aa0:	e06b      	b.n	8002b7a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d14c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aaa:	4b49      	ldr	r3, [pc, #292]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4b48      	ldr	r3, [pc, #288]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002ab0:	494a      	ldr	r1, [pc, #296]	; (8002bdc <HAL_RCC_OscConfig+0x62c>)
 8002ab2:	400a      	ands	r2, r1
 8002ab4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab6:	f7ff f969 	bl	8001d8c <HAL_GetTick>
 8002aba:	0003      	movs	r3, r0
 8002abc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac0:	f7ff f964 	bl	8001d8c <HAL_GetTick>
 8002ac4:	0002      	movs	r2, r0
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e079      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ad2:	4b3f      	ldr	r3, [pc, #252]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	2380      	movs	r3, #128	; 0x80
 8002ad8:	049b      	lsls	r3, r3, #18
 8002ada:	4013      	ands	r3, r2
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ade:	4b3c      	ldr	r3, [pc, #240]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae2:	220f      	movs	r2, #15
 8002ae4:	4393      	bics	r3, r2
 8002ae6:	0019      	movs	r1, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aec:	4b38      	ldr	r3, [pc, #224]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002aee:	430a      	orrs	r2, r1
 8002af0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002af2:	4b37      	ldr	r3, [pc, #220]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	4a3a      	ldr	r2, [pc, #232]	; (8002be0 <HAL_RCC_OscConfig+0x630>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	431a      	orrs	r2, r3
 8002b06:	4b32      	ldr	r3, [pc, #200]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b0c:	4b30      	ldr	r3, [pc, #192]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b2f      	ldr	r3, [pc, #188]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b12:	2180      	movs	r1, #128	; 0x80
 8002b14:	0449      	lsls	r1, r1, #17
 8002b16:	430a      	orrs	r2, r1
 8002b18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1a:	f7ff f937 	bl	8001d8c <HAL_GetTick>
 8002b1e:	0003      	movs	r3, r0
 8002b20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b24:	f7ff f932 	bl	8001d8c <HAL_GetTick>
 8002b28:	0002      	movs	r2, r0
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e047      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b36:	4b26      	ldr	r3, [pc, #152]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	2380      	movs	r3, #128	; 0x80
 8002b3c:	049b      	lsls	r3, r3, #18
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d0f0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x574>
 8002b42:	e03f      	b.n	8002bc4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b44:	4b22      	ldr	r3, [pc, #136]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b21      	ldr	r3, [pc, #132]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b4a:	4924      	ldr	r1, [pc, #144]	; (8002bdc <HAL_RCC_OscConfig+0x62c>)
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b50:	f7ff f91c 	bl	8001d8c <HAL_GetTick>
 8002b54:	0003      	movs	r3, r0
 8002b56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b5a:	f7ff f917 	bl	8001d8c <HAL_GetTick>
 8002b5e:	0002      	movs	r2, r0
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e02c      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b6c:	4b18      	ldr	r3, [pc, #96]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	2380      	movs	r3, #128	; 0x80
 8002b72:	049b      	lsls	r3, r3, #18
 8002b74:	4013      	ands	r3, r2
 8002b76:	d1f0      	bne.n	8002b5a <HAL_RCC_OscConfig+0x5aa>
 8002b78:	e024      	b.n	8002bc4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d101      	bne.n	8002b86 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e01f      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002b86:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <HAL_RCC_OscConfig+0x620>)
 8002b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b90:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	025b      	lsls	r3, r3, #9
 8002b98:	401a      	ands	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d10e      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	220f      	movs	r2, #15
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d107      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	23f0      	movs	r3, #240	; 0xf0
 8002bb4:	039b      	lsls	r3, r3, #14
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d001      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b008      	add	sp, #32
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	46c0      	nop			; (mov r8, r8)
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	00001388 	.word	0x00001388
 8002bd8:	efffffff 	.word	0xefffffff
 8002bdc:	feffffff 	.word	0xfeffffff
 8002be0:	ffc2ffff 	.word	0xffc2ffff

08002be4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d101      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e0b3      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bf8:	4b5b      	ldr	r3, [pc, #364]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	4013      	ands	r3, r2
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d911      	bls.n	8002c2a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c06:	4b58      	ldr	r3, [pc, #352]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4393      	bics	r3, r2
 8002c0e:	0019      	movs	r1, r3
 8002c10:	4b55      	ldr	r3, [pc, #340]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c18:	4b53      	ldr	r3, [pc, #332]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	4013      	ands	r3, r2
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d001      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e09a      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	4013      	ands	r3, r2
 8002c32:	d015      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2204      	movs	r2, #4
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d006      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c3e:	4b4b      	ldr	r3, [pc, #300]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	4b4a      	ldr	r3, [pc, #296]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c44:	21e0      	movs	r1, #224	; 0xe0
 8002c46:	00c9      	lsls	r1, r1, #3
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c4c:	4b47      	ldr	r3, [pc, #284]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	22f0      	movs	r2, #240	; 0xf0
 8002c52:	4393      	bics	r3, r2
 8002c54:	0019      	movs	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689a      	ldr	r2, [r3, #8]
 8002c5a:	4b44      	ldr	r3, [pc, #272]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2201      	movs	r2, #1
 8002c66:	4013      	ands	r3, r2
 8002c68:	d040      	beq.n	8002cec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d107      	bne.n	8002c82 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c72:	4b3e      	ldr	r3, [pc, #248]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	2380      	movs	r3, #128	; 0x80
 8002c78:	029b      	lsls	r3, r3, #10
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	d114      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e06e      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d107      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c8a:	4b38      	ldr	r3, [pc, #224]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	049b      	lsls	r3, r3, #18
 8002c92:	4013      	ands	r3, r2
 8002c94:	d108      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e062      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c9a:	4b34      	ldr	r3, [pc, #208]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d101      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e05b      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ca8:	4b30      	ldr	r3, [pc, #192]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2203      	movs	r2, #3
 8002cae:	4393      	bics	r3, r2
 8002cb0:	0019      	movs	r1, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4b2d      	ldr	r3, [pc, #180]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cbc:	f7ff f866 	bl	8001d8c <HAL_GetTick>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc4:	e009      	b.n	8002cda <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc6:	f7ff f861 	bl	8001d8c <HAL_GetTick>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	4a27      	ldr	r2, [pc, #156]	; (8002d70 <HAL_RCC_ClockConfig+0x18c>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e042      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cda:	4b24      	ldr	r3, [pc, #144]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	220c      	movs	r2, #12
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d1ec      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cec:	4b1e      	ldr	r3, [pc, #120]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d211      	bcs.n	8002d1e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	4393      	bics	r3, r2
 8002d02:	0019      	movs	r1, r3
 8002d04:	4b18      	ldr	r3, [pc, #96]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0c:	4b16      	ldr	r3, [pc, #88]	; (8002d68 <HAL_RCC_ClockConfig+0x184>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2201      	movs	r2, #1
 8002d12:	4013      	ands	r3, r2
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d001      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e020      	b.n	8002d60 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2204      	movs	r2, #4
 8002d24:	4013      	ands	r3, r2
 8002d26:	d009      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4a11      	ldr	r2, [pc, #68]	; (8002d74 <HAL_RCC_ClockConfig+0x190>)
 8002d2e:	4013      	ands	r3, r2
 8002d30:	0019      	movs	r1, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d3c:	f000 f820 	bl	8002d80 <HAL_RCC_GetSysClockFreq>
 8002d40:	0001      	movs	r1, r0
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <HAL_RCC_ClockConfig+0x188>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	091b      	lsrs	r3, r3, #4
 8002d48:	220f      	movs	r2, #15
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	4a0a      	ldr	r2, [pc, #40]	; (8002d78 <HAL_RCC_ClockConfig+0x194>)
 8002d4e:	5cd3      	ldrb	r3, [r2, r3]
 8002d50:	000a      	movs	r2, r1
 8002d52:	40da      	lsrs	r2, r3
 8002d54:	4b09      	ldr	r3, [pc, #36]	; (8002d7c <HAL_RCC_ClockConfig+0x198>)
 8002d56:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d58:	2000      	movs	r0, #0
 8002d5a:	f7fe ffd1 	bl	8001d00 <HAL_InitTick>
  
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	0018      	movs	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b004      	add	sp, #16
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	00001388 	.word	0x00001388
 8002d74:	fffff8ff 	.word	0xfffff8ff
 8002d78:	08004e74 	.word	0x08004e74
 8002d7c:	20000010 	.word	0x20000010

08002d80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
 8002d92:	2300      	movs	r3, #0
 8002d94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002d9a:	4b20      	ldr	r3, [pc, #128]	; (8002e1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	220c      	movs	r2, #12
 8002da4:	4013      	ands	r3, r2
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d002      	beq.n	8002db0 <HAL_RCC_GetSysClockFreq+0x30>
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d003      	beq.n	8002db6 <HAL_RCC_GetSysClockFreq+0x36>
 8002dae:	e02c      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002db0:	4b1b      	ldr	r3, [pc, #108]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002db2:	613b      	str	r3, [r7, #16]
      break;
 8002db4:	e02c      	b.n	8002e10 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	0c9b      	lsrs	r3, r3, #18
 8002dba:	220f      	movs	r2, #15
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	4a19      	ldr	r2, [pc, #100]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002dc0:	5cd3      	ldrb	r3, [r2, r3]
 8002dc2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002dc4:	4b15      	ldr	r3, [pc, #84]	; (8002e1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc8:	220f      	movs	r2, #15
 8002dca:	4013      	ands	r3, r2
 8002dcc:	4a16      	ldr	r2, [pc, #88]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002dce:	5cd3      	ldrb	r3, [r2, r3]
 8002dd0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	2380      	movs	r3, #128	; 0x80
 8002dd6:	025b      	lsls	r3, r3, #9
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d009      	beq.n	8002df0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ddc:	68b9      	ldr	r1, [r7, #8]
 8002dde:	4810      	ldr	r0, [pc, #64]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002de0:	f7fd f992 	bl	8000108 <__udivsi3>
 8002de4:	0003      	movs	r3, r0
 8002de6:	001a      	movs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4353      	muls	r3, r2
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	e009      	b.n	8002e04 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	000a      	movs	r2, r1
 8002df4:	0152      	lsls	r2, r2, #5
 8002df6:	1a52      	subs	r2, r2, r1
 8002df8:	0193      	lsls	r3, r2, #6
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	185b      	adds	r3, r3, r1
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	613b      	str	r3, [r7, #16]
      break;
 8002e08:	e002      	b.n	8002e10 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e0a:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <HAL_RCC_GetSysClockFreq+0xac>)
 8002e0c:	613b      	str	r3, [r7, #16]
      break;
 8002e0e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002e10:	693b      	ldr	r3, [r7, #16]
}
 8002e12:	0018      	movs	r0, r3
 8002e14:	46bd      	mov	sp, r7
 8002e16:	b006      	add	sp, #24
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	00f42400 	.word	0x00f42400
 8002e24:	08004e8c 	.word	0x08004e8c
 8002e28:	08004e9c 	.word	0x08004e9c
 8002e2c:	007a1200 	.word	0x007a1200

08002e30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e34:	4b02      	ldr	r3, [pc, #8]	; (8002e40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e36:	681b      	ldr	r3, [r3, #0]
}
 8002e38:	0018      	movs	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	20000010 	.word	0x20000010

08002e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002e48:	f7ff fff2 	bl	8002e30 <HAL_RCC_GetHCLKFreq>
 8002e4c:	0001      	movs	r1, r0
 8002e4e:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	2207      	movs	r2, #7
 8002e56:	4013      	ands	r3, r2
 8002e58:	4a04      	ldr	r2, [pc, #16]	; (8002e6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e5a:	5cd3      	ldrb	r3, [r2, r3]
 8002e5c:	40d9      	lsrs	r1, r3
 8002e5e:	000b      	movs	r3, r1
}    
 8002e60:	0018      	movs	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	08004e84 	.word	0x08004e84

08002e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	025b      	lsls	r3, r3, #9
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d100      	bne.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e8c:	e08e      	b.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e8e:	2017      	movs	r0, #23
 8002e90:	183b      	adds	r3, r7, r0
 8002e92:	2200      	movs	r2, #0
 8002e94:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e96:	4b57      	ldr	r3, [pc, #348]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e98:	69da      	ldr	r2, [r3, #28]
 8002e9a:	2380      	movs	r3, #128	; 0x80
 8002e9c:	055b      	lsls	r3, r3, #21
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d110      	bne.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ea2:	4b54      	ldr	r3, [pc, #336]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ea4:	69da      	ldr	r2, [r3, #28]
 8002ea6:	4b53      	ldr	r3, [pc, #332]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	0549      	lsls	r1, r1, #21
 8002eac:	430a      	orrs	r2, r1
 8002eae:	61da      	str	r2, [r3, #28]
 8002eb0:	4b50      	ldr	r3, [pc, #320]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	2380      	movs	r3, #128	; 0x80
 8002eb6:	055b      	lsls	r3, r3, #21
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ebe:	183b      	adds	r3, r7, r0
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec4:	4b4c      	ldr	r3, [pc, #304]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	2380      	movs	r3, #128	; 0x80
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d11a      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ed0:	4b49      	ldr	r3, [pc, #292]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b48      	ldr	r3, [pc, #288]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ed6:	2180      	movs	r1, #128	; 0x80
 8002ed8:	0049      	lsls	r1, r1, #1
 8002eda:	430a      	orrs	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ede:	f7fe ff55 	bl	8001d8c <HAL_GetTick>
 8002ee2:	0003      	movs	r3, r0
 8002ee4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee6:	e008      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee8:	f7fe ff50 	bl	8001d8c <HAL_GetTick>
 8002eec:	0002      	movs	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b64      	cmp	r3, #100	; 0x64
 8002ef4:	d901      	bls.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e077      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efa:	4b3f      	ldr	r3, [pc, #252]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	2380      	movs	r3, #128	; 0x80
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4013      	ands	r3, r2
 8002f04:	d0f0      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f06:	4b3b      	ldr	r3, [pc, #236]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f08:	6a1a      	ldr	r2, [r3, #32]
 8002f0a:	23c0      	movs	r3, #192	; 0xc0
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4013      	ands	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d034      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	23c0      	movs	r3, #192	; 0xc0
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	4013      	ands	r3, r2
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d02c      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f28:	4b32      	ldr	r3, [pc, #200]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	4a33      	ldr	r2, [pc, #204]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002f2e:	4013      	ands	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f32:	4b30      	ldr	r3, [pc, #192]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f34:	6a1a      	ldr	r2, [r3, #32]
 8002f36:	4b2f      	ldr	r3, [pc, #188]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f38:	2180      	movs	r1, #128	; 0x80
 8002f3a:	0249      	lsls	r1, r1, #9
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f40:	4b2c      	ldr	r3, [pc, #176]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f42:	6a1a      	ldr	r2, [r3, #32]
 8002f44:	4b2b      	ldr	r3, [pc, #172]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f46:	492e      	ldr	r1, [pc, #184]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002f48:	400a      	ands	r2, r1
 8002f4a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f4c:	4b29      	ldr	r3, [pc, #164]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2201      	movs	r2, #1
 8002f56:	4013      	ands	r3, r2
 8002f58:	d013      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5a:	f7fe ff17 	bl	8001d8c <HAL_GetTick>
 8002f5e:	0003      	movs	r3, r0
 8002f60:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f62:	e009      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f64:	f7fe ff12 	bl	8001d8c <HAL_GetTick>
 8002f68:	0002      	movs	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	4a25      	ldr	r2, [pc, #148]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e038      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f78:	4b1e      	ldr	r3, [pc, #120]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f82:	4b1c      	ldr	r3, [pc, #112]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	4a1d      	ldr	r2, [pc, #116]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	0019      	movs	r1, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	4b18      	ldr	r3, [pc, #96]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f92:	430a      	orrs	r2, r1
 8002f94:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f96:	2317      	movs	r3, #23
 8002f98:	18fb      	adds	r3, r7, r3
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d105      	bne.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fa0:	4b14      	ldr	r3, [pc, #80]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002fa2:	69da      	ldr	r2, [r3, #28]
 8002fa4:	4b13      	ldr	r3, [pc, #76]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002fa6:	4918      	ldr	r1, [pc, #96]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002fa8:	400a      	ands	r2, r1
 8002faa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d009      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	2203      	movs	r2, #3
 8002fbc:	4393      	bics	r3, r2
 8002fbe:	0019      	movs	r1, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	d009      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fd4:	4b07      	ldr	r3, [pc, #28]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd8:	2210      	movs	r2, #16
 8002fda:	4393      	bics	r3, r2
 8002fdc:	0019      	movs	r1, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68da      	ldr	r2, [r3, #12]
 8002fe2:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	0018      	movs	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b006      	add	sp, #24
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40007000 	.word	0x40007000
 8002ffc:	fffffcff 	.word	0xfffffcff
 8003000:	fffeffff 	.word	0xfffeffff
 8003004:	00001388 	.word	0x00001388
 8003008:	efffffff 	.word	0xefffffff

0800300c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e042      	b.n	80030a4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	223d      	movs	r2, #61	; 0x3d
 8003022:	5c9b      	ldrb	r3, [r3, r2]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d107      	bne.n	800303a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	223c      	movs	r2, #60	; 0x3c
 800302e:	2100      	movs	r1, #0
 8003030:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	0018      	movs	r0, r3
 8003036:	f7fe fcfd 	bl	8001a34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	223d      	movs	r2, #61	; 0x3d
 800303e:	2102      	movs	r1, #2
 8003040:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3304      	adds	r3, #4
 800304a:	0019      	movs	r1, r3
 800304c:	0010      	movs	r0, r2
 800304e:	f000 f9dd 	bl	800340c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2246      	movs	r2, #70	; 0x46
 8003056:	2101      	movs	r1, #1
 8003058:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	223e      	movs	r2, #62	; 0x3e
 800305e:	2101      	movs	r1, #1
 8003060:	5499      	strb	r1, [r3, r2]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	223f      	movs	r2, #63	; 0x3f
 8003066:	2101      	movs	r1, #1
 8003068:	5499      	strb	r1, [r3, r2]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2240      	movs	r2, #64	; 0x40
 800306e:	2101      	movs	r1, #1
 8003070:	5499      	strb	r1, [r3, r2]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2241      	movs	r2, #65	; 0x41
 8003076:	2101      	movs	r1, #1
 8003078:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2242      	movs	r2, #66	; 0x42
 800307e:	2101      	movs	r1, #1
 8003080:	5499      	strb	r1, [r3, r2]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2243      	movs	r2, #67	; 0x43
 8003086:	2101      	movs	r1, #1
 8003088:	5499      	strb	r1, [r3, r2]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2244      	movs	r2, #68	; 0x44
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2245      	movs	r2, #69	; 0x45
 8003096:	2101      	movs	r1, #1
 8003098:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	223d      	movs	r2, #61	; 0x3d
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	223d      	movs	r2, #61	; 0x3d
 80030b8:	5c9b      	ldrb	r3, [r3, r2]
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d001      	beq.n	80030c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e035      	b.n	8003130 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	223d      	movs	r2, #61	; 0x3d
 80030c8:	2102      	movs	r1, #2
 80030ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2101      	movs	r1, #1
 80030d8:	430a      	orrs	r2, r1
 80030da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a15      	ldr	r2, [pc, #84]	; (8003138 <HAL_TIM_Base_Start_IT+0x8c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d009      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x4e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a14      	ldr	r2, [pc, #80]	; (800313c <HAL_TIM_Base_Start_IT+0x90>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d004      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x4e>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a12      	ldr	r2, [pc, #72]	; (8003140 <HAL_TIM_Base_Start_IT+0x94>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d111      	bne.n	800311e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2207      	movs	r2, #7
 8003102:	4013      	ands	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2b06      	cmp	r3, #6
 800310a:	d010      	beq.n	800312e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2101      	movs	r1, #1
 8003118:	430a      	orrs	r2, r1
 800311a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311c:	e007      	b.n	800312e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2101      	movs	r1, #1
 800312a:	430a      	orrs	r2, r1
 800312c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	0018      	movs	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	b004      	add	sp, #16
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40012c00 	.word	0x40012c00
 800313c:	40000400 	.word	0x40000400
 8003140:	40014000 	.word	0x40014000

08003144 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2101      	movs	r1, #1
 8003158:	438a      	bics	r2, r1
 800315a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	4a0d      	ldr	r2, [pc, #52]	; (8003198 <HAL_TIM_Base_Stop_IT+0x54>)
 8003164:	4013      	ands	r3, r2
 8003166:	d10d      	bne.n	8003184 <HAL_TIM_Base_Stop_IT+0x40>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	4a0b      	ldr	r2, [pc, #44]	; (800319c <HAL_TIM_Base_Stop_IT+0x58>)
 8003170:	4013      	ands	r3, r2
 8003172:	d107      	bne.n	8003184 <HAL_TIM_Base_Stop_IT+0x40>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2101      	movs	r1, #1
 8003180:	438a      	bics	r2, r1
 8003182:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	223d      	movs	r2, #61	; 0x3d
 8003188:	2101      	movs	r1, #1
 800318a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	0018      	movs	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	b002      	add	sp, #8
 8003194:	bd80      	pop	{r7, pc}
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	00001111 	.word	0x00001111
 800319c:	00000444 	.word	0x00000444

080031a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	691b      	ldr	r3, [r3, #16]
 80031ae:	2202      	movs	r2, #2
 80031b0:	4013      	ands	r3, r2
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d124      	bne.n	8003200 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	2202      	movs	r2, #2
 80031be:	4013      	ands	r3, r2
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d11d      	bne.n	8003200 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2203      	movs	r2, #3
 80031ca:	4252      	negs	r2, r2
 80031cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	2203      	movs	r2, #3
 80031dc:	4013      	ands	r3, r2
 80031de:	d004      	beq.n	80031ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	0018      	movs	r0, r3
 80031e4:	f000 f8fa 	bl	80033dc <HAL_TIM_IC_CaptureCallback>
 80031e8:	e007      	b.n	80031fa <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	0018      	movs	r0, r3
 80031ee:	f000 f8ed 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	0018      	movs	r0, r3
 80031f6:	f000 f8f9 	bl	80033ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	2204      	movs	r2, #4
 8003208:	4013      	ands	r3, r2
 800320a:	2b04      	cmp	r3, #4
 800320c:	d125      	bne.n	800325a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2204      	movs	r2, #4
 8003216:	4013      	ands	r3, r2
 8003218:	2b04      	cmp	r3, #4
 800321a:	d11e      	bne.n	800325a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2205      	movs	r2, #5
 8003222:	4252      	negs	r2, r2
 8003224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2202      	movs	r2, #2
 800322a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699a      	ldr	r2, [r3, #24]
 8003232:	23c0      	movs	r3, #192	; 0xc0
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4013      	ands	r3, r2
 8003238:	d004      	beq.n	8003244 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	0018      	movs	r0, r3
 800323e:	f000 f8cd 	bl	80033dc <HAL_TIM_IC_CaptureCallback>
 8003242:	e007      	b.n	8003254 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	0018      	movs	r0, r3
 8003248:	f000 f8c0 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	0018      	movs	r0, r3
 8003250:	f000 f8cc 	bl	80033ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	2208      	movs	r2, #8
 8003262:	4013      	ands	r3, r2
 8003264:	2b08      	cmp	r3, #8
 8003266:	d124      	bne.n	80032b2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	2208      	movs	r2, #8
 8003270:	4013      	ands	r3, r2
 8003272:	2b08      	cmp	r3, #8
 8003274:	d11d      	bne.n	80032b2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2209      	movs	r2, #9
 800327c:	4252      	negs	r2, r2
 800327e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2204      	movs	r2, #4
 8003284:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	69db      	ldr	r3, [r3, #28]
 800328c:	2203      	movs	r2, #3
 800328e:	4013      	ands	r3, r2
 8003290:	d004      	beq.n	800329c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 f8a1 	bl	80033dc <HAL_TIM_IC_CaptureCallback>
 800329a:	e007      	b.n	80032ac <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	0018      	movs	r0, r3
 80032a0:	f000 f894 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f000 f8a0 	bl	80033ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	2210      	movs	r2, #16
 80032ba:	4013      	ands	r3, r2
 80032bc:	2b10      	cmp	r3, #16
 80032be:	d125      	bne.n	800330c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2210      	movs	r2, #16
 80032c8:	4013      	ands	r3, r2
 80032ca:	2b10      	cmp	r3, #16
 80032cc:	d11e      	bne.n	800330c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2211      	movs	r2, #17
 80032d4:	4252      	negs	r2, r2
 80032d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2208      	movs	r2, #8
 80032dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	69da      	ldr	r2, [r3, #28]
 80032e4:	23c0      	movs	r3, #192	; 0xc0
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4013      	ands	r3, r2
 80032ea:	d004      	beq.n	80032f6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	0018      	movs	r0, r3
 80032f0:	f000 f874 	bl	80033dc <HAL_TIM_IC_CaptureCallback>
 80032f4:	e007      	b.n	8003306 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	0018      	movs	r0, r3
 80032fa:	f000 f867 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	0018      	movs	r0, r3
 8003302:	f000 f873 	bl	80033ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	2201      	movs	r2, #1
 8003314:	4013      	ands	r3, r2
 8003316:	2b01      	cmp	r3, #1
 8003318:	d10f      	bne.n	800333a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	4013      	ands	r3, r2
 8003324:	2b01      	cmp	r3, #1
 8003326:	d108      	bne.n	800333a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2202      	movs	r2, #2
 800332e:	4252      	negs	r2, r2
 8003330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	0018      	movs	r0, r3
 8003336:	f7fd fe87 	bl	8001048 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	2280      	movs	r2, #128	; 0x80
 8003342:	4013      	ands	r3, r2
 8003344:	2b80      	cmp	r3, #128	; 0x80
 8003346:	d10f      	bne.n	8003368 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	2280      	movs	r2, #128	; 0x80
 8003350:	4013      	ands	r3, r2
 8003352:	2b80      	cmp	r3, #128	; 0x80
 8003354:	d108      	bne.n	8003368 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2281      	movs	r2, #129	; 0x81
 800335c:	4252      	negs	r2, r2
 800335e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	0018      	movs	r0, r3
 8003364:	f000 f8d0 	bl	8003508 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	2240      	movs	r2, #64	; 0x40
 8003370:	4013      	ands	r3, r2
 8003372:	2b40      	cmp	r3, #64	; 0x40
 8003374:	d10f      	bne.n	8003396 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	2240      	movs	r2, #64	; 0x40
 800337e:	4013      	ands	r3, r2
 8003380:	2b40      	cmp	r3, #64	; 0x40
 8003382:	d108      	bne.n	8003396 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2241      	movs	r2, #65	; 0x41
 800338a:	4252      	negs	r2, r2
 800338c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	0018      	movs	r0, r3
 8003392:	f000 f833 	bl	80033fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2220      	movs	r2, #32
 800339e:	4013      	ands	r3, r2
 80033a0:	2b20      	cmp	r3, #32
 80033a2:	d10f      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	2220      	movs	r2, #32
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	d108      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2221      	movs	r2, #33	; 0x21
 80033b8:	4252      	negs	r2, r2
 80033ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	0018      	movs	r0, r3
 80033c0:	f000 f89a 	bl	80034f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033c4:	46c0      	nop			; (mov r8, r8)
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b002      	add	sp, #8
 80033ca:	bd80      	pop	{r7, pc}

080033cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033d4:	46c0      	nop			; (mov r8, r8)
 80033d6:	46bd      	mov	sp, r7
 80033d8:	b002      	add	sp, #8
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033e4:	46c0      	nop			; (mov r8, r8)
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b002      	add	sp, #8
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033f4:	46c0      	nop			; (mov r8, r8)
 80033f6:	46bd      	mov	sp, r7
 80033f8:	b002      	add	sp, #8
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003404:	46c0      	nop			; (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	b002      	add	sp, #8
 800340a:	bd80      	pop	{r7, pc}

0800340c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a2f      	ldr	r2, [pc, #188]	; (80034dc <TIM_Base_SetConfig+0xd0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d003      	beq.n	800342c <TIM_Base_SetConfig+0x20>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a2e      	ldr	r2, [pc, #184]	; (80034e0 <TIM_Base_SetConfig+0xd4>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d108      	bne.n	800343e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2270      	movs	r2, #112	; 0x70
 8003430:	4393      	bics	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a26      	ldr	r2, [pc, #152]	; (80034dc <TIM_Base_SetConfig+0xd0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <TIM_Base_SetConfig+0x62>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a25      	ldr	r2, [pc, #148]	; (80034e0 <TIM_Base_SetConfig+0xd4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00f      	beq.n	800346e <TIM_Base_SetConfig+0x62>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a24      	ldr	r2, [pc, #144]	; (80034e4 <TIM_Base_SetConfig+0xd8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00b      	beq.n	800346e <TIM_Base_SetConfig+0x62>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a23      	ldr	r2, [pc, #140]	; (80034e8 <TIM_Base_SetConfig+0xdc>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d007      	beq.n	800346e <TIM_Base_SetConfig+0x62>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a22      	ldr	r2, [pc, #136]	; (80034ec <TIM_Base_SetConfig+0xe0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d003      	beq.n	800346e <TIM_Base_SetConfig+0x62>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a21      	ldr	r2, [pc, #132]	; (80034f0 <TIM_Base_SetConfig+0xe4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d108      	bne.n	8003480 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	4a20      	ldr	r2, [pc, #128]	; (80034f4 <TIM_Base_SetConfig+0xe8>)
 8003472:	4013      	ands	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	4313      	orrs	r3, r2
 800347e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2280      	movs	r2, #128	; 0x80
 8003484:	4393      	bics	r3, r2
 8003486:	001a      	movs	r2, r3
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a0c      	ldr	r2, [pc, #48]	; (80034dc <TIM_Base_SetConfig+0xd0>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d00b      	beq.n	80034c6 <TIM_Base_SetConfig+0xba>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a0d      	ldr	r2, [pc, #52]	; (80034e8 <TIM_Base_SetConfig+0xdc>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d007      	beq.n	80034c6 <TIM_Base_SetConfig+0xba>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a0c      	ldr	r2, [pc, #48]	; (80034ec <TIM_Base_SetConfig+0xe0>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d003      	beq.n	80034c6 <TIM_Base_SetConfig+0xba>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a0b      	ldr	r2, [pc, #44]	; (80034f0 <TIM_Base_SetConfig+0xe4>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d103      	bne.n	80034ce <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	615a      	str	r2, [r3, #20]
}
 80034d4:	46c0      	nop			; (mov r8, r8)
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b004      	add	sp, #16
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40012c00 	.word	0x40012c00
 80034e0:	40000400 	.word	0x40000400
 80034e4:	40002000 	.word	0x40002000
 80034e8:	40014000 	.word	0x40014000
 80034ec:	40014400 	.word	0x40014400
 80034f0:	40014800 	.word	0x40014800
 80034f4:	fffffcff 	.word	0xfffffcff

080034f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003500:	46c0      	nop			; (mov r8, r8)
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003510:	46c0      	nop			; (mov r8, r8)
 8003512:	46bd      	mov	sp, r7
 8003514:	b002      	add	sp, #8
 8003516:	bd80      	pop	{r7, pc}

08003518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e044      	b.n	80035b4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800352e:	2b00      	cmp	r3, #0
 8003530:	d107      	bne.n	8003542 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2278      	movs	r2, #120	; 0x78
 8003536:	2100      	movs	r1, #0
 8003538:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	0018      	movs	r0, r3
 800353e:	f7fe faa1 	bl	8001a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2224      	movs	r2, #36	; 0x24
 8003546:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2101      	movs	r1, #1
 8003554:	438a      	bics	r2, r1
 8003556:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	0018      	movs	r0, r3
 800355c:	f000 fc3a 	bl	8003dd4 <UART_SetConfig>
 8003560:	0003      	movs	r3, r0
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e024      	b.n	80035b4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	0018      	movs	r0, r3
 8003576:	f000 fd6d 	bl	8004054 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	490d      	ldr	r1, [pc, #52]	; (80035bc <HAL_UART_Init+0xa4>)
 8003586:	400a      	ands	r2, r1
 8003588:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2108      	movs	r1, #8
 8003596:	438a      	bics	r2, r1
 8003598:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2101      	movs	r1, #1
 80035a6:	430a      	orrs	r2, r1
 80035a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	0018      	movs	r0, r3
 80035ae:	f000 fe05 	bl	80041bc <UART_CheckIdleState>
 80035b2:	0003      	movs	r3, r0
}
 80035b4:	0018      	movs	r0, r3
 80035b6:	46bd      	mov	sp, r7
 80035b8:	b002      	add	sp, #8
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	fffff7ff 	.word	0xfffff7ff

080035c0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e030      	b.n	8003634 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2224      	movs	r2, #36	; 0x24
 80035d6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2101      	movs	r1, #1
 80035e4:	438a      	bics	r2, r1
 80035e6:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2200      	movs	r2, #0
 80035f6:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2200      	movs	r2, #0
 80035fe:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	0018      	movs	r0, r3
 8003604:	f7fe face 	bl	8001ba4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2284      	movs	r2, #132	; 0x84
 800360c:	2100      	movs	r1, #0
 800360e:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2280      	movs	r2, #128	; 0x80
 800361a:	2100      	movs	r1, #0
 800361c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2278      	movs	r2, #120	; 0x78
 800362e:	2100      	movs	r1, #0
 8003630:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	0018      	movs	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	b002      	add	sp, #8
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08a      	sub	sp, #40	; 0x28
 8003640:	af02      	add	r7, sp, #8
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	1dbb      	adds	r3, r7, #6
 800364a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003650:	2b20      	cmp	r3, #32
 8003652:	d000      	beq.n	8003656 <HAL_UART_Transmit+0x1a>
 8003654:	e08d      	b.n	8003772 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_UART_Transmit+0x28>
 800365c:	1dbb      	adds	r3, r7, #6
 800365e:	881b      	ldrh	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e085      	b.n	8003774 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	2380      	movs	r3, #128	; 0x80
 800366e:	015b      	lsls	r3, r3, #5
 8003670:	429a      	cmp	r2, r3
 8003672:	d109      	bne.n	8003688 <HAL_UART_Transmit+0x4c>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d105      	bne.n	8003688 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2201      	movs	r2, #1
 8003680:	4013      	ands	r3, r2
 8003682:	d001      	beq.n	8003688 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e075      	b.n	8003774 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2284      	movs	r2, #132	; 0x84
 800368c:	2100      	movs	r1, #0
 800368e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2221      	movs	r2, #33	; 0x21
 8003694:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003696:	f7fe fb79 	bl	8001d8c <HAL_GetTick>
 800369a:	0003      	movs	r3, r0
 800369c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	1dba      	adds	r2, r7, #6
 80036a2:	2150      	movs	r1, #80	; 0x50
 80036a4:	8812      	ldrh	r2, [r2, #0]
 80036a6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1dba      	adds	r2, r7, #6
 80036ac:	2152      	movs	r1, #82	; 0x52
 80036ae:	8812      	ldrh	r2, [r2, #0]
 80036b0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	015b      	lsls	r3, r3, #5
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d108      	bne.n	80036d0 <HAL_UART_Transmit+0x94>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d104      	bne.n	80036d0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80036c6:	2300      	movs	r3, #0
 80036c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	e003      	b.n	80036d8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036d4:	2300      	movs	r3, #0
 80036d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036d8:	e030      	b.n	800373c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	0013      	movs	r3, r2
 80036e4:	2200      	movs	r2, #0
 80036e6:	2180      	movs	r1, #128	; 0x80
 80036e8:	f000 fe10 	bl	800430c <UART_WaitOnFlagUntilTimeout>
 80036ec:	1e03      	subs	r3, r0, #0
 80036ee:	d004      	beq.n	80036fa <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e03c      	b.n	8003774 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10b      	bne.n	8003718 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	881a      	ldrh	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	05d2      	lsls	r2, r2, #23
 800370a:	0dd2      	lsrs	r2, r2, #23
 800370c:	b292      	uxth	r2, r2
 800370e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	3302      	adds	r3, #2
 8003714:	61bb      	str	r3, [r7, #24]
 8003716:	e008      	b.n	800372a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	781a      	ldrb	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	b292      	uxth	r2, r2
 8003722:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	3301      	adds	r3, #1
 8003728:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2252      	movs	r2, #82	; 0x52
 800372e:	5a9b      	ldrh	r3, [r3, r2]
 8003730:	b29b      	uxth	r3, r3
 8003732:	3b01      	subs	r3, #1
 8003734:	b299      	uxth	r1, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2252      	movs	r2, #82	; 0x52
 800373a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2252      	movs	r2, #82	; 0x52
 8003740:	5a9b      	ldrh	r3, [r3, r2]
 8003742:	b29b      	uxth	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1c8      	bne.n	80036da <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	0013      	movs	r3, r2
 8003752:	2200      	movs	r2, #0
 8003754:	2140      	movs	r1, #64	; 0x40
 8003756:	f000 fdd9 	bl	800430c <UART_WaitOnFlagUntilTimeout>
 800375a:	1e03      	subs	r3, r0, #0
 800375c:	d004      	beq.n	8003768 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e005      	b.n	8003774 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2220      	movs	r2, #32
 800376c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e000      	b.n	8003774 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8003772:	2302      	movs	r3, #2
  }
}
 8003774:	0018      	movs	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	b008      	add	sp, #32
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b088      	sub	sp, #32
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	1dbb      	adds	r3, r7, #6
 8003788:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2280      	movs	r2, #128	; 0x80
 800378e:	589b      	ldr	r3, [r3, r2]
 8003790:	2b20      	cmp	r3, #32
 8003792:	d145      	bne.n	8003820 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d003      	beq.n	80037a2 <HAL_UART_Receive_IT+0x26>
 800379a:	1dbb      	adds	r3, r7, #6
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e03d      	b.n	8003822 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	015b      	lsls	r3, r3, #5
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d109      	bne.n	80037c6 <HAL_UART_Receive_IT+0x4a>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d105      	bne.n	80037c6 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2201      	movs	r2, #1
 80037be:	4013      	ands	r3, r2
 80037c0:	d001      	beq.n	80037c6 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e02d      	b.n	8003822 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	2380      	movs	r3, #128	; 0x80
 80037d4:	041b      	lsls	r3, r3, #16
 80037d6:	4013      	ands	r3, r2
 80037d8:	d019      	beq.n	800380e <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037da:	f3ef 8310 	mrs	r3, PRIMASK
 80037de:	613b      	str	r3, [r7, #16]
  return(result);
 80037e0:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80037e2:	61fb      	str	r3, [r7, #28]
 80037e4:	2301      	movs	r3, #1
 80037e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	f383 8810 	msr	PRIMASK, r3
}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2180      	movs	r1, #128	; 0x80
 80037fc:	04c9      	lsls	r1, r1, #19
 80037fe:	430a      	orrs	r2, r1
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	f383 8810 	msr	PRIMASK, r3
}
 800380c:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800380e:	1dbb      	adds	r3, r7, #6
 8003810:	881a      	ldrh	r2, [r3, #0]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	0018      	movs	r0, r3
 8003818:	f000 fde2 	bl	80043e0 <UART_Start_Receive_IT>
 800381c:	0003      	movs	r3, r0
 800381e:	e000      	b.n	8003822 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003820:	2302      	movs	r3, #2
  }
}
 8003822:	0018      	movs	r0, r3
 8003824:	46bd      	mov	sp, r7
 8003826:	b008      	add	sp, #32
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800382c:	b590      	push	{r4, r7, lr}
 800382e:	b0ab      	sub	sp, #172	; 0xac
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	22a4      	movs	r2, #164	; 0xa4
 800383c:	18b9      	adds	r1, r7, r2
 800383e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	20a0      	movs	r0, #160	; 0xa0
 8003848:	1839      	adds	r1, r7, r0
 800384a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	219c      	movs	r1, #156	; 0x9c
 8003854:	1879      	adds	r1, r7, r1
 8003856:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003858:	0011      	movs	r1, r2
 800385a:	18bb      	adds	r3, r7, r2
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a99      	ldr	r2, [pc, #612]	; (8003ac4 <HAL_UART_IRQHandler+0x298>)
 8003860:	4013      	ands	r3, r2
 8003862:	2298      	movs	r2, #152	; 0x98
 8003864:	18bc      	adds	r4, r7, r2
 8003866:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003868:	18bb      	adds	r3, r7, r2
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d114      	bne.n	800389a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003870:	187b      	adds	r3, r7, r1
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2220      	movs	r2, #32
 8003876:	4013      	ands	r3, r2
 8003878:	d00f      	beq.n	800389a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800387a:	183b      	adds	r3, r7, r0
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2220      	movs	r2, #32
 8003880:	4013      	ands	r3, r2
 8003882:	d00a      	beq.n	800389a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003888:	2b00      	cmp	r3, #0
 800388a:	d100      	bne.n	800388e <HAL_UART_IRQHandler+0x62>
 800388c:	e286      	b.n	8003d9c <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	0010      	movs	r0, r2
 8003896:	4798      	blx	r3
      }
      return;
 8003898:	e280      	b.n	8003d9c <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800389a:	2398      	movs	r3, #152	; 0x98
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d100      	bne.n	80038a6 <HAL_UART_IRQHandler+0x7a>
 80038a4:	e114      	b.n	8003ad0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80038a6:	239c      	movs	r3, #156	; 0x9c
 80038a8:	18fb      	adds	r3, r7, r3
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2201      	movs	r2, #1
 80038ae:	4013      	ands	r3, r2
 80038b0:	d106      	bne.n	80038c0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80038b2:	23a0      	movs	r3, #160	; 0xa0
 80038b4:	18fb      	adds	r3, r7, r3
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a83      	ldr	r2, [pc, #524]	; (8003ac8 <HAL_UART_IRQHandler+0x29c>)
 80038ba:	4013      	ands	r3, r2
 80038bc:	d100      	bne.n	80038c0 <HAL_UART_IRQHandler+0x94>
 80038be:	e107      	b.n	8003ad0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80038c0:	23a4      	movs	r3, #164	; 0xa4
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2201      	movs	r2, #1
 80038c8:	4013      	ands	r3, r2
 80038ca:	d012      	beq.n	80038f2 <HAL_UART_IRQHandler+0xc6>
 80038cc:	23a0      	movs	r3, #160	; 0xa0
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	2380      	movs	r3, #128	; 0x80
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	4013      	ands	r3, r2
 80038d8:	d00b      	beq.n	80038f2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2201      	movs	r2, #1
 80038e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2284      	movs	r2, #132	; 0x84
 80038e6:	589b      	ldr	r3, [r3, r2]
 80038e8:	2201      	movs	r2, #1
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2184      	movs	r1, #132	; 0x84
 80038f0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038f2:	23a4      	movs	r3, #164	; 0xa4
 80038f4:	18fb      	adds	r3, r7, r3
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2202      	movs	r2, #2
 80038fa:	4013      	ands	r3, r2
 80038fc:	d011      	beq.n	8003922 <HAL_UART_IRQHandler+0xf6>
 80038fe:	239c      	movs	r3, #156	; 0x9c
 8003900:	18fb      	adds	r3, r7, r3
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2201      	movs	r2, #1
 8003906:	4013      	ands	r3, r2
 8003908:	d00b      	beq.n	8003922 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2202      	movs	r2, #2
 8003910:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2284      	movs	r2, #132	; 0x84
 8003916:	589b      	ldr	r3, [r3, r2]
 8003918:	2204      	movs	r2, #4
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2184      	movs	r1, #132	; 0x84
 8003920:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003922:	23a4      	movs	r3, #164	; 0xa4
 8003924:	18fb      	adds	r3, r7, r3
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2204      	movs	r2, #4
 800392a:	4013      	ands	r3, r2
 800392c:	d011      	beq.n	8003952 <HAL_UART_IRQHandler+0x126>
 800392e:	239c      	movs	r3, #156	; 0x9c
 8003930:	18fb      	adds	r3, r7, r3
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2201      	movs	r2, #1
 8003936:	4013      	ands	r3, r2
 8003938:	d00b      	beq.n	8003952 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2204      	movs	r2, #4
 8003940:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2284      	movs	r2, #132	; 0x84
 8003946:	589b      	ldr	r3, [r3, r2]
 8003948:	2202      	movs	r2, #2
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2184      	movs	r1, #132	; 0x84
 8003950:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003952:	23a4      	movs	r3, #164	; 0xa4
 8003954:	18fb      	adds	r3, r7, r3
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2208      	movs	r2, #8
 800395a:	4013      	ands	r3, r2
 800395c:	d017      	beq.n	800398e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800395e:	23a0      	movs	r3, #160	; 0xa0
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2220      	movs	r2, #32
 8003966:	4013      	ands	r3, r2
 8003968:	d105      	bne.n	8003976 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800396a:	239c      	movs	r3, #156	; 0x9c
 800396c:	18fb      	adds	r3, r7, r3
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2201      	movs	r2, #1
 8003972:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003974:	d00b      	beq.n	800398e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2208      	movs	r2, #8
 800397c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2284      	movs	r2, #132	; 0x84
 8003982:	589b      	ldr	r3, [r3, r2]
 8003984:	2208      	movs	r2, #8
 8003986:	431a      	orrs	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2184      	movs	r1, #132	; 0x84
 800398c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800398e:	23a4      	movs	r3, #164	; 0xa4
 8003990:	18fb      	adds	r3, r7, r3
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	2380      	movs	r3, #128	; 0x80
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	4013      	ands	r3, r2
 800399a:	d013      	beq.n	80039c4 <HAL_UART_IRQHandler+0x198>
 800399c:	23a0      	movs	r3, #160	; 0xa0
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	2380      	movs	r3, #128	; 0x80
 80039a4:	04db      	lsls	r3, r3, #19
 80039a6:	4013      	ands	r3, r2
 80039a8:	d00c      	beq.n	80039c4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2280      	movs	r2, #128	; 0x80
 80039b0:	0112      	lsls	r2, r2, #4
 80039b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2284      	movs	r2, #132	; 0x84
 80039b8:	589b      	ldr	r3, [r3, r2]
 80039ba:	2220      	movs	r2, #32
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2184      	movs	r1, #132	; 0x84
 80039c2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2284      	movs	r2, #132	; 0x84
 80039c8:	589b      	ldr	r3, [r3, r2]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d100      	bne.n	80039d0 <HAL_UART_IRQHandler+0x1a4>
 80039ce:	e1e7      	b.n	8003da0 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80039d0:	23a4      	movs	r3, #164	; 0xa4
 80039d2:	18fb      	adds	r3, r7, r3
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2220      	movs	r2, #32
 80039d8:	4013      	ands	r3, r2
 80039da:	d00e      	beq.n	80039fa <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039dc:	23a0      	movs	r3, #160	; 0xa0
 80039de:	18fb      	adds	r3, r7, r3
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2220      	movs	r2, #32
 80039e4:	4013      	ands	r3, r2
 80039e6:	d008      	beq.n	80039fa <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d004      	beq.n	80039fa <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	0010      	movs	r0, r2
 80039f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2284      	movs	r2, #132	; 0x84
 80039fe:	589b      	ldr	r3, [r3, r2]
 8003a00:	2194      	movs	r1, #148	; 0x94
 8003a02:	187a      	adds	r2, r7, r1
 8003a04:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	2240      	movs	r2, #64	; 0x40
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b40      	cmp	r3, #64	; 0x40
 8003a12:	d004      	beq.n	8003a1e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003a14:	187b      	adds	r3, r7, r1
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2228      	movs	r2, #40	; 0x28
 8003a1a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a1c:	d047      	beq.n	8003aae <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	0018      	movs	r0, r3
 8003a22:	f000 fd93 	bl	800454c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	2240      	movs	r2, #64	; 0x40
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b40      	cmp	r3, #64	; 0x40
 8003a32:	d137      	bne.n	8003aa4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a34:	f3ef 8310 	mrs	r3, PRIMASK
 8003a38:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003a3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a3c:	2090      	movs	r0, #144	; 0x90
 8003a3e:	183a      	adds	r2, r7, r0
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	2301      	movs	r3, #1
 8003a44:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a48:	f383 8810 	msr	PRIMASK, r3
}
 8003a4c:	46c0      	nop			; (mov r8, r8)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2140      	movs	r1, #64	; 0x40
 8003a5a:	438a      	bics	r2, r1
 8003a5c:	609a      	str	r2, [r3, #8]
 8003a5e:	183b      	adds	r3, r7, r0
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a66:	f383 8810 	msr	PRIMASK, r3
}
 8003a6a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d012      	beq.n	8003a9a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a78:	4a14      	ldr	r2, [pc, #80]	; (8003acc <HAL_UART_IRQHandler+0x2a0>)
 8003a7a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a80:	0018      	movs	r0, r3
 8003a82:	f7fe fad5 	bl	8002030 <HAL_DMA_Abort_IT>
 8003a86:	1e03      	subs	r3, r0, #0
 8003a88:	d01a      	beq.n	8003ac0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a94:	0018      	movs	r0, r3
 8003a96:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a98:	e012      	b.n	8003ac0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	f7fd fd37 	bl	8001510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aa2:	e00d      	b.n	8003ac0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	f7fd fd32 	bl	8001510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aac:	e008      	b.n	8003ac0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7fd fd2d 	bl	8001510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2284      	movs	r2, #132	; 0x84
 8003aba:	2100      	movs	r1, #0
 8003abc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003abe:	e16f      	b.n	8003da0 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ac0:	46c0      	nop			; (mov r8, r8)
    return;
 8003ac2:	e16d      	b.n	8003da0 <HAL_UART_IRQHandler+0x574>
 8003ac4:	0000080f 	.word	0x0000080f
 8003ac8:	04000120 	.word	0x04000120
 8003acc:	08004615 	.word	0x08004615

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d000      	beq.n	8003ada <HAL_UART_IRQHandler+0x2ae>
 8003ad8:	e139      	b.n	8003d4e <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003ada:	23a4      	movs	r3, #164	; 0xa4
 8003adc:	18fb      	adds	r3, r7, r3
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2210      	movs	r2, #16
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d100      	bne.n	8003ae8 <HAL_UART_IRQHandler+0x2bc>
 8003ae6:	e132      	b.n	8003d4e <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003ae8:	23a0      	movs	r3, #160	; 0xa0
 8003aea:	18fb      	adds	r3, r7, r3
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2210      	movs	r2, #16
 8003af0:	4013      	ands	r3, r2
 8003af2:	d100      	bne.n	8003af6 <HAL_UART_IRQHandler+0x2ca>
 8003af4:	e12b      	b.n	8003d4e <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2210      	movs	r2, #16
 8003afc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2240      	movs	r2, #64	; 0x40
 8003b06:	4013      	ands	r3, r2
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	d000      	beq.n	8003b0e <HAL_UART_IRQHandler+0x2e2>
 8003b0c:	e09f      	b.n	8003c4e <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	217e      	movs	r1, #126	; 0x7e
 8003b18:	187b      	adds	r3, r7, r1
 8003b1a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003b1c:	187b      	adds	r3, r7, r1
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d100      	bne.n	8003b26 <HAL_UART_IRQHandler+0x2fa>
 8003b24:	e13e      	b.n	8003da4 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2258      	movs	r2, #88	; 0x58
 8003b2a:	5a9b      	ldrh	r3, [r3, r2]
 8003b2c:	187a      	adds	r2, r7, r1
 8003b2e:	8812      	ldrh	r2, [r2, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d300      	bcc.n	8003b36 <HAL_UART_IRQHandler+0x30a>
 8003b34:	e136      	b.n	8003da4 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	187a      	adds	r2, r7, r1
 8003b3a:	215a      	movs	r1, #90	; 0x5a
 8003b3c:	8812      	ldrh	r2, [r2, #0]
 8003b3e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	d06f      	beq.n	8003c2a <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003b4e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b52:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b54:	2301      	movs	r3, #1
 8003b56:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b5a:	f383 8810 	msr	PRIMASK, r3
}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4992      	ldr	r1, [pc, #584]	; (8003db4 <HAL_UART_IRQHandler+0x588>)
 8003b6c:	400a      	ands	r2, r1
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b72:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b76:	f383 8810 	msr	PRIMASK, r3
}
 8003b7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b80:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003b82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b84:	677b      	str	r3, [r7, #116]	; 0x74
 8003b86:	2301      	movs	r3, #1
 8003b88:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b8c:	f383 8810 	msr	PRIMASK, r3
}
 8003b90:	46c0      	nop			; (mov r8, r8)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	438a      	bics	r2, r1
 8003ba0:	609a      	str	r2, [r3, #8]
 8003ba2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ba4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ba8:	f383 8810 	msr	PRIMASK, r3
}
 8003bac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bae:	f3ef 8310 	mrs	r3, PRIMASK
 8003bb2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bb6:	673b      	str	r3, [r7, #112]	; 0x70
 8003bb8:	2301      	movs	r3, #1
 8003bba:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bbe:	f383 8810 	msr	PRIMASK, r3
}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2140      	movs	r1, #64	; 0x40
 8003bd0:	438a      	bics	r2, r1
 8003bd2:	609a      	str	r2, [r3, #8]
 8003bd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003bd6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bda:	f383 8810 	msr	PRIMASK, r3
}
 8003bde:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2280      	movs	r2, #128	; 0x80
 8003be4:	2120      	movs	r1, #32
 8003be6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bee:	f3ef 8310 	mrs	r3, PRIMASK
 8003bf2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bf6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003bfe:	f383 8810 	msr	PRIMASK, r3
}
 8003c02:	46c0      	nop			; (mov r8, r8)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2110      	movs	r1, #16
 8003c10:	438a      	bics	r2, r1
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c16:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c1a:	f383 8810 	msr	PRIMASK, r3
}
 8003c1e:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c24:	0018      	movs	r0, r3
 8003c26:	f7fe f9cb 	bl	8001fc0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2258      	movs	r2, #88	; 0x58
 8003c34:	5a9a      	ldrh	r2, [r3, r2]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	215a      	movs	r1, #90	; 0x5a
 8003c3a:	5a5b      	ldrh	r3, [r3, r1]
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	0011      	movs	r1, r2
 8003c46:	0018      	movs	r0, r3
 8003c48:	f000 f8b8 	bl	8003dbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003c4c:	e0aa      	b.n	8003da4 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2258      	movs	r2, #88	; 0x58
 8003c52:	5a99      	ldrh	r1, [r3, r2]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	225a      	movs	r2, #90	; 0x5a
 8003c58:	5a9b      	ldrh	r3, [r3, r2]
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	208e      	movs	r0, #142	; 0x8e
 8003c5e:	183b      	adds	r3, r7, r0
 8003c60:	1a8a      	subs	r2, r1, r2
 8003c62:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	225a      	movs	r2, #90	; 0x5a
 8003c68:	5a9b      	ldrh	r3, [r3, r2]
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d100      	bne.n	8003c72 <HAL_UART_IRQHandler+0x446>
 8003c70:	e09a      	b.n	8003da8 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8003c72:	183b      	adds	r3, r7, r0
 8003c74:	881b      	ldrh	r3, [r3, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d100      	bne.n	8003c7c <HAL_UART_IRQHandler+0x450>
 8003c7a:	e095      	b.n	8003da8 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c80:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c82:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c84:	2488      	movs	r4, #136	; 0x88
 8003c86:	193a      	adds	r2, r7, r4
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	f383 8810 	msr	PRIMASK, r3
}
 8003c94:	46c0      	nop			; (mov r8, r8)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4945      	ldr	r1, [pc, #276]	; (8003db8 <HAL_UART_IRQHandler+0x58c>)
 8003ca2:	400a      	ands	r2, r1
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	193b      	adds	r3, r7, r4
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f383 8810 	msr	PRIMASK, r3
}
 8003cb2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cb4:	f3ef 8310 	mrs	r3, PRIMASK
 8003cb8:	61bb      	str	r3, [r7, #24]
  return(result);
 8003cba:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cbc:	2484      	movs	r4, #132	; 0x84
 8003cbe:	193a      	adds	r2, r7, r4
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	f383 8810 	msr	PRIMASK, r3
}
 8003ccc:	46c0      	nop			; (mov r8, r8)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2101      	movs	r1, #1
 8003cda:	438a      	bics	r2, r1
 8003cdc:	609a      	str	r2, [r3, #8]
 8003cde:	193b      	adds	r3, r7, r4
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	f383 8810 	msr	PRIMASK, r3
}
 8003cea:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2280      	movs	r2, #128	; 0x80
 8003cf0:	2120      	movs	r1, #32
 8003cf2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d00:	f3ef 8310 	mrs	r3, PRIMASK
 8003d04:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d08:	2480      	movs	r4, #128	; 0x80
 8003d0a:	193a      	adds	r2, r7, r4
 8003d0c:	6013      	str	r3, [r2, #0]
 8003d0e:	2301      	movs	r3, #1
 8003d10:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d14:	f383 8810 	msr	PRIMASK, r3
}
 8003d18:	46c0      	nop			; (mov r8, r8)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2110      	movs	r1, #16
 8003d26:	438a      	bics	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	193b      	adds	r3, r7, r4
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d32:	f383 8810 	msr	PRIMASK, r3
}
 8003d36:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d3e:	183b      	adds	r3, r7, r0
 8003d40:	881a      	ldrh	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	0011      	movs	r1, r2
 8003d46:	0018      	movs	r0, r3
 8003d48:	f000 f838 	bl	8003dbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d4c:	e02c      	b.n	8003da8 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003d4e:	23a4      	movs	r3, #164	; 0xa4
 8003d50:	18fb      	adds	r3, r7, r3
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2280      	movs	r2, #128	; 0x80
 8003d56:	4013      	ands	r3, r2
 8003d58:	d00f      	beq.n	8003d7a <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003d5a:	23a0      	movs	r3, #160	; 0xa0
 8003d5c:	18fb      	adds	r3, r7, r3
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2280      	movs	r2, #128	; 0x80
 8003d62:	4013      	ands	r3, r2
 8003d64:	d009      	beq.n	8003d7a <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d01e      	beq.n	8003dac <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	0010      	movs	r0, r2
 8003d76:	4798      	blx	r3
    }
    return;
 8003d78:	e018      	b.n	8003dac <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003d7a:	23a4      	movs	r3, #164	; 0xa4
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2240      	movs	r2, #64	; 0x40
 8003d82:	4013      	ands	r3, r2
 8003d84:	d013      	beq.n	8003dae <HAL_UART_IRQHandler+0x582>
 8003d86:	23a0      	movs	r3, #160	; 0xa0
 8003d88:	18fb      	adds	r3, r7, r3
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2240      	movs	r2, #64	; 0x40
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d00d      	beq.n	8003dae <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	0018      	movs	r0, r3
 8003d96:	f000 fc54 	bl	8004642 <UART_EndTransmit_IT>
    return;
 8003d9a:	e008      	b.n	8003dae <HAL_UART_IRQHandler+0x582>
      return;
 8003d9c:	46c0      	nop			; (mov r8, r8)
 8003d9e:	e006      	b.n	8003dae <HAL_UART_IRQHandler+0x582>
    return;
 8003da0:	46c0      	nop			; (mov r8, r8)
 8003da2:	e004      	b.n	8003dae <HAL_UART_IRQHandler+0x582>
      return;
 8003da4:	46c0      	nop			; (mov r8, r8)
 8003da6:	e002      	b.n	8003dae <HAL_UART_IRQHandler+0x582>
      return;
 8003da8:	46c0      	nop			; (mov r8, r8)
 8003daa:	e000      	b.n	8003dae <HAL_UART_IRQHandler+0x582>
    return;
 8003dac:	46c0      	nop			; (mov r8, r8)
  }

}
 8003dae:	46bd      	mov	sp, r7
 8003db0:	b02b      	add	sp, #172	; 0xac
 8003db2:	bd90      	pop	{r4, r7, pc}
 8003db4:	fffffeff 	.word	0xfffffeff
 8003db8:	fffffedf 	.word	0xfffffedf

08003dbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	000a      	movs	r2, r1
 8003dc6:	1cbb      	adds	r3, r7, #2
 8003dc8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	b002      	add	sp, #8
 8003dd0:	bd80      	pop	{r7, pc}
	...

08003dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ddc:	231e      	movs	r3, #30
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	2200      	movs	r2, #0
 8003de2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	431a      	orrs	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a8d      	ldr	r2, [pc, #564]	; (8004038 <UART_SetConfig+0x264>)
 8003e04:	4013      	ands	r3, r2
 8003e06:	0019      	movs	r1, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	4a88      	ldr	r2, [pc, #544]	; (800403c <UART_SetConfig+0x268>)
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	0019      	movs	r1, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	4a7f      	ldr	r2, [pc, #508]	; (8004040 <UART_SetConfig+0x26c>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	0019      	movs	r1, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a7b      	ldr	r2, [pc, #492]	; (8004044 <UART_SetConfig+0x270>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d127      	bne.n	8003eaa <UART_SetConfig+0xd6>
 8003e5a:	4b7b      	ldr	r3, [pc, #492]	; (8004048 <UART_SetConfig+0x274>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	2203      	movs	r2, #3
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b03      	cmp	r3, #3
 8003e64:	d00d      	beq.n	8003e82 <UART_SetConfig+0xae>
 8003e66:	d81b      	bhi.n	8003ea0 <UART_SetConfig+0xcc>
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d014      	beq.n	8003e96 <UART_SetConfig+0xc2>
 8003e6c:	d818      	bhi.n	8003ea0 <UART_SetConfig+0xcc>
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d002      	beq.n	8003e78 <UART_SetConfig+0xa4>
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d00a      	beq.n	8003e8c <UART_SetConfig+0xb8>
 8003e76:	e013      	b.n	8003ea0 <UART_SetConfig+0xcc>
 8003e78:	231f      	movs	r3, #31
 8003e7a:	18fb      	adds	r3, r7, r3
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	701a      	strb	r2, [r3, #0]
 8003e80:	e021      	b.n	8003ec6 <UART_SetConfig+0xf2>
 8003e82:	231f      	movs	r3, #31
 8003e84:	18fb      	adds	r3, r7, r3
 8003e86:	2202      	movs	r2, #2
 8003e88:	701a      	strb	r2, [r3, #0]
 8003e8a:	e01c      	b.n	8003ec6 <UART_SetConfig+0xf2>
 8003e8c:	231f      	movs	r3, #31
 8003e8e:	18fb      	adds	r3, r7, r3
 8003e90:	2204      	movs	r2, #4
 8003e92:	701a      	strb	r2, [r3, #0]
 8003e94:	e017      	b.n	8003ec6 <UART_SetConfig+0xf2>
 8003e96:	231f      	movs	r3, #31
 8003e98:	18fb      	adds	r3, r7, r3
 8003e9a:	2208      	movs	r2, #8
 8003e9c:	701a      	strb	r2, [r3, #0]
 8003e9e:	e012      	b.n	8003ec6 <UART_SetConfig+0xf2>
 8003ea0:	231f      	movs	r3, #31
 8003ea2:	18fb      	adds	r3, r7, r3
 8003ea4:	2210      	movs	r2, #16
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	e00d      	b.n	8003ec6 <UART_SetConfig+0xf2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a67      	ldr	r2, [pc, #412]	; (800404c <UART_SetConfig+0x278>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d104      	bne.n	8003ebe <UART_SetConfig+0xea>
 8003eb4:	231f      	movs	r3, #31
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	2200      	movs	r2, #0
 8003eba:	701a      	strb	r2, [r3, #0]
 8003ebc:	e003      	b.n	8003ec6 <UART_SetConfig+0xf2>
 8003ebe:	231f      	movs	r3, #31
 8003ec0:	18fb      	adds	r3, r7, r3
 8003ec2:	2210      	movs	r2, #16
 8003ec4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69da      	ldr	r2, [r3, #28]
 8003eca:	2380      	movs	r3, #128	; 0x80
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d15c      	bne.n	8003f8c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003ed2:	231f      	movs	r3, #31
 8003ed4:	18fb      	adds	r3, r7, r3
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	d015      	beq.n	8003f08 <UART_SetConfig+0x134>
 8003edc:	dc18      	bgt.n	8003f10 <UART_SetConfig+0x13c>
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d00d      	beq.n	8003efe <UART_SetConfig+0x12a>
 8003ee2:	dc15      	bgt.n	8003f10 <UART_SetConfig+0x13c>
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d002      	beq.n	8003eee <UART_SetConfig+0x11a>
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d005      	beq.n	8003ef8 <UART_SetConfig+0x124>
 8003eec:	e010      	b.n	8003f10 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eee:	f7fe ffa9 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8003ef2:	0003      	movs	r3, r0
 8003ef4:	61bb      	str	r3, [r7, #24]
        break;
 8003ef6:	e012      	b.n	8003f1e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ef8:	4b55      	ldr	r3, [pc, #340]	; (8004050 <UART_SetConfig+0x27c>)
 8003efa:	61bb      	str	r3, [r7, #24]
        break;
 8003efc:	e00f      	b.n	8003f1e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003efe:	f7fe ff3f 	bl	8002d80 <HAL_RCC_GetSysClockFreq>
 8003f02:	0003      	movs	r3, r0
 8003f04:	61bb      	str	r3, [r7, #24]
        break;
 8003f06:	e00a      	b.n	8003f1e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f08:	2380      	movs	r3, #128	; 0x80
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	61bb      	str	r3, [r7, #24]
        break;
 8003f0e:	e006      	b.n	8003f1e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f14:	231e      	movs	r3, #30
 8003f16:	18fb      	adds	r3, r7, r3
 8003f18:	2201      	movs	r2, #1
 8003f1a:	701a      	strb	r2, [r3, #0]
        break;
 8003f1c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d100      	bne.n	8003f26 <UART_SetConfig+0x152>
 8003f24:	e07a      	b.n	800401c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	005a      	lsls	r2, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	085b      	lsrs	r3, r3, #1
 8003f30:	18d2      	adds	r2, r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	0019      	movs	r1, r3
 8003f38:	0010      	movs	r0, r2
 8003f3a:	f7fc f8e5 	bl	8000108 <__udivsi3>
 8003f3e:	0003      	movs	r3, r0
 8003f40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	2b0f      	cmp	r3, #15
 8003f46:	d91c      	bls.n	8003f82 <UART_SetConfig+0x1ae>
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	2380      	movs	r3, #128	; 0x80
 8003f4c:	025b      	lsls	r3, r3, #9
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d217      	bcs.n	8003f82 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	200e      	movs	r0, #14
 8003f58:	183b      	adds	r3, r7, r0
 8003f5a:	210f      	movs	r1, #15
 8003f5c:	438a      	bics	r2, r1
 8003f5e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	085b      	lsrs	r3, r3, #1
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2207      	movs	r2, #7
 8003f68:	4013      	ands	r3, r2
 8003f6a:	b299      	uxth	r1, r3
 8003f6c:	183b      	adds	r3, r7, r0
 8003f6e:	183a      	adds	r2, r7, r0
 8003f70:	8812      	ldrh	r2, [r2, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	183a      	adds	r2, r7, r0
 8003f7c:	8812      	ldrh	r2, [r2, #0]
 8003f7e:	60da      	str	r2, [r3, #12]
 8003f80:	e04c      	b.n	800401c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003f82:	231e      	movs	r3, #30
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	2201      	movs	r2, #1
 8003f88:	701a      	strb	r2, [r3, #0]
 8003f8a:	e047      	b.n	800401c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f8c:	231f      	movs	r3, #31
 8003f8e:	18fb      	adds	r3, r7, r3
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d015      	beq.n	8003fc2 <UART_SetConfig+0x1ee>
 8003f96:	dc18      	bgt.n	8003fca <UART_SetConfig+0x1f6>
 8003f98:	2b04      	cmp	r3, #4
 8003f9a:	d00d      	beq.n	8003fb8 <UART_SetConfig+0x1e4>
 8003f9c:	dc15      	bgt.n	8003fca <UART_SetConfig+0x1f6>
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <UART_SetConfig+0x1d4>
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d005      	beq.n	8003fb2 <UART_SetConfig+0x1de>
 8003fa6:	e010      	b.n	8003fca <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f7fe ff4c 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8003fac:	0003      	movs	r3, r0
 8003fae:	61bb      	str	r3, [r7, #24]
        break;
 8003fb0:	e012      	b.n	8003fd8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb2:	4b27      	ldr	r3, [pc, #156]	; (8004050 <UART_SetConfig+0x27c>)
 8003fb4:	61bb      	str	r3, [r7, #24]
        break;
 8003fb6:	e00f      	b.n	8003fd8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fb8:	f7fe fee2 	bl	8002d80 <HAL_RCC_GetSysClockFreq>
 8003fbc:	0003      	movs	r3, r0
 8003fbe:	61bb      	str	r3, [r7, #24]
        break;
 8003fc0:	e00a      	b.n	8003fd8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc2:	2380      	movs	r3, #128	; 0x80
 8003fc4:	021b      	lsls	r3, r3, #8
 8003fc6:	61bb      	str	r3, [r7, #24]
        break;
 8003fc8:	e006      	b.n	8003fd8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fce:	231e      	movs	r3, #30
 8003fd0:	18fb      	adds	r3, r7, r3
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	701a      	strb	r2, [r3, #0]
        break;
 8003fd6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d01e      	beq.n	800401c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	085a      	lsrs	r2, r3, #1
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	18d2      	adds	r2, r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	0019      	movs	r1, r3
 8003fee:	0010      	movs	r0, r2
 8003ff0:	f7fc f88a 	bl	8000108 <__udivsi3>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	2b0f      	cmp	r3, #15
 8003ffc:	d90a      	bls.n	8004014 <UART_SetConfig+0x240>
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	2380      	movs	r3, #128	; 0x80
 8004002:	025b      	lsls	r3, r3, #9
 8004004:	429a      	cmp	r2, r3
 8004006:	d205      	bcs.n	8004014 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	b29a      	uxth	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	60da      	str	r2, [r3, #12]
 8004012:	e003      	b.n	800401c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004014:	231e      	movs	r3, #30
 8004016:	18fb      	adds	r3, r7, r3
 8004018:	2201      	movs	r2, #1
 800401a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004028:	231e      	movs	r3, #30
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	781b      	ldrb	r3, [r3, #0]
}
 800402e:	0018      	movs	r0, r3
 8004030:	46bd      	mov	sp, r7
 8004032:	b008      	add	sp, #32
 8004034:	bd80      	pop	{r7, pc}
 8004036:	46c0      	nop			; (mov r8, r8)
 8004038:	ffff69f3 	.word	0xffff69f3
 800403c:	ffffcfff 	.word	0xffffcfff
 8004040:	fffff4ff 	.word	0xfffff4ff
 8004044:	40013800 	.word	0x40013800
 8004048:	40021000 	.word	0x40021000
 800404c:	40004400 	.word	0x40004400
 8004050:	007a1200 	.word	0x007a1200

08004054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	2201      	movs	r2, #1
 8004062:	4013      	ands	r3, r2
 8004064:	d00b      	beq.n	800407e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	4a4a      	ldr	r2, [pc, #296]	; (8004198 <UART_AdvFeatureConfig+0x144>)
 800406e:	4013      	ands	r3, r2
 8004070:	0019      	movs	r1, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004082:	2202      	movs	r2, #2
 8004084:	4013      	ands	r3, r2
 8004086:	d00b      	beq.n	80040a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	4a43      	ldr	r2, [pc, #268]	; (800419c <UART_AdvFeatureConfig+0x148>)
 8004090:	4013      	ands	r3, r2
 8004092:	0019      	movs	r1, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	2204      	movs	r2, #4
 80040a6:	4013      	ands	r3, r2
 80040a8:	d00b      	beq.n	80040c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4a3b      	ldr	r2, [pc, #236]	; (80041a0 <UART_AdvFeatureConfig+0x14c>)
 80040b2:	4013      	ands	r3, r2
 80040b4:	0019      	movs	r1, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	2208      	movs	r2, #8
 80040c8:	4013      	ands	r3, r2
 80040ca:	d00b      	beq.n	80040e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	4a34      	ldr	r2, [pc, #208]	; (80041a4 <UART_AdvFeatureConfig+0x150>)
 80040d4:	4013      	ands	r3, r2
 80040d6:	0019      	movs	r1, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e8:	2210      	movs	r2, #16
 80040ea:	4013      	ands	r3, r2
 80040ec:	d00b      	beq.n	8004106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	4a2c      	ldr	r2, [pc, #176]	; (80041a8 <UART_AdvFeatureConfig+0x154>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	0019      	movs	r1, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	2220      	movs	r2, #32
 800410c:	4013      	ands	r3, r2
 800410e:	d00b      	beq.n	8004128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	4a25      	ldr	r2, [pc, #148]	; (80041ac <UART_AdvFeatureConfig+0x158>)
 8004118:	4013      	ands	r3, r2
 800411a:	0019      	movs	r1, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	2240      	movs	r2, #64	; 0x40
 800412e:	4013      	ands	r3, r2
 8004130:	d01d      	beq.n	800416e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4a1d      	ldr	r2, [pc, #116]	; (80041b0 <UART_AdvFeatureConfig+0x15c>)
 800413a:	4013      	ands	r3, r2
 800413c:	0019      	movs	r1, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800414e:	2380      	movs	r3, #128	; 0x80
 8004150:	035b      	lsls	r3, r3, #13
 8004152:	429a      	cmp	r2, r3
 8004154:	d10b      	bne.n	800416e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	4a15      	ldr	r2, [pc, #84]	; (80041b4 <UART_AdvFeatureConfig+0x160>)
 800415e:	4013      	ands	r3, r2
 8004160:	0019      	movs	r1, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	2280      	movs	r2, #128	; 0x80
 8004174:	4013      	ands	r3, r2
 8004176:	d00b      	beq.n	8004190 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4a0e      	ldr	r2, [pc, #56]	; (80041b8 <UART_AdvFeatureConfig+0x164>)
 8004180:	4013      	ands	r3, r2
 8004182:	0019      	movs	r1, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]
  }
}
 8004190:	46c0      	nop			; (mov r8, r8)
 8004192:	46bd      	mov	sp, r7
 8004194:	b002      	add	sp, #8
 8004196:	bd80      	pop	{r7, pc}
 8004198:	fffdffff 	.word	0xfffdffff
 800419c:	fffeffff 	.word	0xfffeffff
 80041a0:	fffbffff 	.word	0xfffbffff
 80041a4:	ffff7fff 	.word	0xffff7fff
 80041a8:	ffffefff 	.word	0xffffefff
 80041ac:	ffffdfff 	.word	0xffffdfff
 80041b0:	ffefffff 	.word	0xffefffff
 80041b4:	ff9fffff 	.word	0xff9fffff
 80041b8:	fff7ffff 	.word	0xfff7ffff

080041bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b092      	sub	sp, #72	; 0x48
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2284      	movs	r2, #132	; 0x84
 80041c8:	2100      	movs	r1, #0
 80041ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041cc:	f7fd fdde 	bl	8001d8c <HAL_GetTick>
 80041d0:	0003      	movs	r3, r0
 80041d2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2208      	movs	r2, #8
 80041dc:	4013      	ands	r3, r2
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d12c      	bne.n	800423c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e4:	2280      	movs	r2, #128	; 0x80
 80041e6:	0391      	lsls	r1, r2, #14
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	4a46      	ldr	r2, [pc, #280]	; (8004304 <UART_CheckIdleState+0x148>)
 80041ec:	9200      	str	r2, [sp, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f000 f88c 	bl	800430c <UART_WaitOnFlagUntilTimeout>
 80041f4:	1e03      	subs	r3, r0, #0
 80041f6:	d021      	beq.n	800423c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041f8:	f3ef 8310 	mrs	r3, PRIMASK
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80041fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004200:	63bb      	str	r3, [r7, #56]	; 0x38
 8004202:	2301      	movs	r3, #1
 8004204:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004208:	f383 8810 	msr	PRIMASK, r3
}
 800420c:	46c0      	nop			; (mov r8, r8)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2180      	movs	r1, #128	; 0x80
 800421a:	438a      	bics	r2, r1
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004220:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004224:	f383 8810 	msr	PRIMASK, r3
}
 8004228:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2278      	movs	r2, #120	; 0x78
 8004234:	2100      	movs	r1, #0
 8004236:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e05f      	b.n	80042fc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2204      	movs	r2, #4
 8004244:	4013      	ands	r3, r2
 8004246:	2b04      	cmp	r3, #4
 8004248:	d146      	bne.n	80042d8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800424a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800424c:	2280      	movs	r2, #128	; 0x80
 800424e:	03d1      	lsls	r1, r2, #15
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	4a2c      	ldr	r2, [pc, #176]	; (8004304 <UART_CheckIdleState+0x148>)
 8004254:	9200      	str	r2, [sp, #0]
 8004256:	2200      	movs	r2, #0
 8004258:	f000 f858 	bl	800430c <UART_WaitOnFlagUntilTimeout>
 800425c:	1e03      	subs	r3, r0, #0
 800425e:	d03b      	beq.n	80042d8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004260:	f3ef 8310 	mrs	r3, PRIMASK
 8004264:	60fb      	str	r3, [r7, #12]
  return(result);
 8004266:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004268:	637b      	str	r3, [r7, #52]	; 0x34
 800426a:	2301      	movs	r3, #1
 800426c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f383 8810 	msr	PRIMASK, r3
}
 8004274:	46c0      	nop			; (mov r8, r8)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4921      	ldr	r1, [pc, #132]	; (8004308 <UART_CheckIdleState+0x14c>)
 8004282:	400a      	ands	r2, r1
 8004284:	601a      	str	r2, [r3, #0]
 8004286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004288:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f383 8810 	msr	PRIMASK, r3
}
 8004290:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004292:	f3ef 8310 	mrs	r3, PRIMASK
 8004296:	61bb      	str	r3, [r7, #24]
  return(result);
 8004298:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800429a:	633b      	str	r3, [r7, #48]	; 0x30
 800429c:	2301      	movs	r3, #1
 800429e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	f383 8810 	msr	PRIMASK, r3
}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689a      	ldr	r2, [r3, #8]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2101      	movs	r1, #1
 80042b4:	438a      	bics	r2, r1
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	f383 8810 	msr	PRIMASK, r3
}
 80042c2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2280      	movs	r2, #128	; 0x80
 80042c8:	2120      	movs	r1, #32
 80042ca:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2278      	movs	r2, #120	; 0x78
 80042d0:	2100      	movs	r1, #0
 80042d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e011      	b.n	80042fc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2220      	movs	r2, #32
 80042dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2280      	movs	r2, #128	; 0x80
 80042e2:	2120      	movs	r1, #32
 80042e4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2278      	movs	r2, #120	; 0x78
 80042f6:	2100      	movs	r1, #0
 80042f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	0018      	movs	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	b010      	add	sp, #64	; 0x40
 8004302:	bd80      	pop	{r7, pc}
 8004304:	01ffffff 	.word	0x01ffffff
 8004308:	fffffedf 	.word	0xfffffedf

0800430c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	603b      	str	r3, [r7, #0]
 8004318:	1dfb      	adds	r3, r7, #7
 800431a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800431c:	e04b      	b.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	3301      	adds	r3, #1
 8004322:	d048      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004324:	f7fd fd32 	bl	8001d8c <HAL_GetTick>
 8004328:	0002      	movs	r2, r0
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	429a      	cmp	r2, r3
 8004332:	d302      	bcc.n	800433a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e04b      	b.n	80043d6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2204      	movs	r2, #4
 8004346:	4013      	ands	r3, r2
 8004348:	d035      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	2208      	movs	r2, #8
 8004352:	4013      	ands	r3, r2
 8004354:	2b08      	cmp	r3, #8
 8004356:	d111      	bne.n	800437c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2208      	movs	r2, #8
 800435e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	0018      	movs	r0, r3
 8004364:	f000 f8f2 	bl	800454c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2284      	movs	r2, #132	; 0x84
 800436c:	2108      	movs	r1, #8
 800436e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2278      	movs	r2, #120	; 0x78
 8004374:	2100      	movs	r1, #0
 8004376:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e02c      	b.n	80043d6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	69da      	ldr	r2, [r3, #28]
 8004382:	2380      	movs	r3, #128	; 0x80
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	401a      	ands	r2, r3
 8004388:	2380      	movs	r3, #128	; 0x80
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	429a      	cmp	r2, r3
 800438e:	d112      	bne.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2280      	movs	r2, #128	; 0x80
 8004396:	0112      	lsls	r2, r2, #4
 8004398:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	0018      	movs	r0, r3
 800439e:	f000 f8d5 	bl	800454c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2284      	movs	r2, #132	; 0x84
 80043a6:	2120      	movs	r1, #32
 80043a8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2278      	movs	r2, #120	; 0x78
 80043ae:	2100      	movs	r1, #0
 80043b0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e00f      	b.n	80043d6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	4013      	ands	r3, r2
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	425a      	negs	r2, r3
 80043c6:	4153      	adcs	r3, r2
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	001a      	movs	r2, r3
 80043cc:	1dfb      	adds	r3, r7, #7
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d0a4      	beq.n	800431e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b004      	add	sp, #16
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b090      	sub	sp, #64	; 0x40
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	1dbb      	adds	r3, r7, #6
 80043ec:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1dba      	adds	r2, r7, #6
 80043f8:	2158      	movs	r1, #88	; 0x58
 80043fa:	8812      	ldrh	r2, [r2, #0]
 80043fc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	1dba      	adds	r2, r7, #6
 8004402:	215a      	movs	r1, #90	; 0x5a
 8004404:	8812      	ldrh	r2, [r2, #0]
 8004406:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	015b      	lsls	r3, r3, #5
 8004416:	429a      	cmp	r2, r3
 8004418:	d10d      	bne.n	8004436 <UART_Start_Receive_IT+0x56>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d104      	bne.n	800442c <UART_Start_Receive_IT+0x4c>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	225c      	movs	r2, #92	; 0x5c
 8004426:	4946      	ldr	r1, [pc, #280]	; (8004540 <UART_Start_Receive_IT+0x160>)
 8004428:	5299      	strh	r1, [r3, r2]
 800442a:	e01a      	b.n	8004462 <UART_Start_Receive_IT+0x82>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	225c      	movs	r2, #92	; 0x5c
 8004430:	21ff      	movs	r1, #255	; 0xff
 8004432:	5299      	strh	r1, [r3, r2]
 8004434:	e015      	b.n	8004462 <UART_Start_Receive_IT+0x82>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10d      	bne.n	800445a <UART_Start_Receive_IT+0x7a>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d104      	bne.n	8004450 <UART_Start_Receive_IT+0x70>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	225c      	movs	r2, #92	; 0x5c
 800444a:	21ff      	movs	r1, #255	; 0xff
 800444c:	5299      	strh	r1, [r3, r2]
 800444e:	e008      	b.n	8004462 <UART_Start_Receive_IT+0x82>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	225c      	movs	r2, #92	; 0x5c
 8004454:	217f      	movs	r1, #127	; 0x7f
 8004456:	5299      	strh	r1, [r3, r2]
 8004458:	e003      	b.n	8004462 <UART_Start_Receive_IT+0x82>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	225c      	movs	r2, #92	; 0x5c
 800445e:	2100      	movs	r1, #0
 8004460:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2284      	movs	r2, #132	; 0x84
 8004466:	2100      	movs	r1, #0
 8004468:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2280      	movs	r2, #128	; 0x80
 800446e:	2122      	movs	r1, #34	; 0x22
 8004470:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004472:	f3ef 8310 	mrs	r3, PRIMASK
 8004476:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004478:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800447a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800447c:	2301      	movs	r3, #1
 800447e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004482:	f383 8810 	msr	PRIMASK, r3
}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2101      	movs	r1, #1
 8004494:	430a      	orrs	r2, r1
 8004496:	609a      	str	r2, [r3, #8]
 8004498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800449a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800449c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800449e:	f383 8810 	msr	PRIMASK, r3
}
 80044a2:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	2380      	movs	r3, #128	; 0x80
 80044aa:	015b      	lsls	r3, r3, #5
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d107      	bne.n	80044c0 <UART_Start_Receive_IT+0xe0>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d103      	bne.n	80044c0 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4a22      	ldr	r2, [pc, #136]	; (8004544 <UART_Start_Receive_IT+0x164>)
 80044bc:	669a      	str	r2, [r3, #104]	; 0x68
 80044be:	e002      	b.n	80044c6 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4a21      	ldr	r2, [pc, #132]	; (8004548 <UART_Start_Receive_IT+0x168>)
 80044c4:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d019      	beq.n	8004502 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044ce:	f3ef 8310 	mrs	r3, PRIMASK
 80044d2:	61fb      	str	r3, [r7, #28]
  return(result);
 80044d4:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80044d6:	637b      	str	r3, [r7, #52]	; 0x34
 80044d8:	2301      	movs	r3, #1
 80044da:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	f383 8810 	msr	PRIMASK, r3
}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2190      	movs	r1, #144	; 0x90
 80044f0:	0049      	lsls	r1, r1, #1
 80044f2:	430a      	orrs	r2, r1
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	f383 8810 	msr	PRIMASK, r3
}
 8004500:	e018      	b.n	8004534 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004502:	f3ef 8310 	mrs	r3, PRIMASK
 8004506:	613b      	str	r3, [r7, #16]
  return(result);
 8004508:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800450a:	63bb      	str	r3, [r7, #56]	; 0x38
 800450c:	2301      	movs	r3, #1
 800450e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	f383 8810 	msr	PRIMASK, r3
}
 8004516:	46c0      	nop			; (mov r8, r8)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2120      	movs	r1, #32
 8004524:	430a      	orrs	r2, r1
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800452a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	f383 8810 	msr	PRIMASK, r3
}
 8004532:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	0018      	movs	r0, r3
 8004538:	46bd      	mov	sp, r7
 800453a:	b010      	add	sp, #64	; 0x40
 800453c:	bd80      	pop	{r7, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	000001ff 	.word	0x000001ff
 8004544:	08004851 	.word	0x08004851
 8004548:	08004699 	.word	0x08004699

0800454c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b08e      	sub	sp, #56	; 0x38
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004554:	f3ef 8310 	mrs	r3, PRIMASK
 8004558:	617b      	str	r3, [r7, #20]
  return(result);
 800455a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800455c:	637b      	str	r3, [r7, #52]	; 0x34
 800455e:	2301      	movs	r3, #1
 8004560:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	f383 8810 	msr	PRIMASK, r3
}
 8004568:	46c0      	nop			; (mov r8, r8)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4926      	ldr	r1, [pc, #152]	; (8004610 <UART_EndRxTransfer+0xc4>)
 8004576:	400a      	ands	r2, r1
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800457c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	f383 8810 	msr	PRIMASK, r3
}
 8004584:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004586:	f3ef 8310 	mrs	r3, PRIMASK
 800458a:	623b      	str	r3, [r7, #32]
  return(result);
 800458c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800458e:	633b      	str	r3, [r7, #48]	; 0x30
 8004590:	2301      	movs	r3, #1
 8004592:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	f383 8810 	msr	PRIMASK, r3
}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689a      	ldr	r2, [r3, #8]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2101      	movs	r1, #1
 80045a8:	438a      	bics	r2, r1
 80045aa:	609a      	str	r2, [r3, #8]
 80045ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b2:	f383 8810 	msr	PRIMASK, r3
}
 80045b6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d118      	bne.n	80045f2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045c0:	f3ef 8310 	mrs	r3, PRIMASK
 80045c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80045c6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ca:	2301      	movs	r3, #1
 80045cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f383 8810 	msr	PRIMASK, r3
}
 80045d4:	46c0      	nop			; (mov r8, r8)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2110      	movs	r1, #16
 80045e2:	438a      	bics	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f383 8810 	msr	PRIMASK, r3
}
 80045f0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2280      	movs	r2, #128	; 0x80
 80045f6:	2120      	movs	r1, #32
 80045f8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	46bd      	mov	sp, r7
 800460a:	b00e      	add	sp, #56	; 0x38
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	fffffedf 	.word	0xfffffedf

08004614 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004620:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	225a      	movs	r2, #90	; 0x5a
 8004626:	2100      	movs	r1, #0
 8004628:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2252      	movs	r2, #82	; 0x52
 800462e:	2100      	movs	r1, #0
 8004630:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	0018      	movs	r0, r3
 8004636:	f7fc ff6b 	bl	8001510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800463a:	46c0      	nop			; (mov r8, r8)
 800463c:	46bd      	mov	sp, r7
 800463e:	b004      	add	sp, #16
 8004640:	bd80      	pop	{r7, pc}

08004642 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b086      	sub	sp, #24
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800464a:	f3ef 8310 	mrs	r3, PRIMASK
 800464e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004650:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	2301      	movs	r3, #1
 8004656:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f383 8810 	msr	PRIMASK, r3
}
 800465e:	46c0      	nop			; (mov r8, r8)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2140      	movs	r1, #64	; 0x40
 800466c:	438a      	bics	r2, r1
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	f383 8810 	msr	PRIMASK, r3
}
 800467a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2220      	movs	r2, #32
 8004680:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	0018      	movs	r0, r3
 800468c:	f7fc fdce 	bl	800122c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004690:	46c0      	nop			; (mov r8, r8)
 8004692:	46bd      	mov	sp, r7
 8004694:	b006      	add	sp, #24
 8004696:	bd80      	pop	{r7, pc}

08004698 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b094      	sub	sp, #80	; 0x50
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80046a0:	204e      	movs	r0, #78	; 0x4e
 80046a2:	183b      	adds	r3, r7, r0
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	215c      	movs	r1, #92	; 0x5c
 80046a8:	5a52      	ldrh	r2, [r2, r1]
 80046aa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2280      	movs	r2, #128	; 0x80
 80046b0:	589b      	ldr	r3, [r3, r2]
 80046b2:	2b22      	cmp	r3, #34	; 0x22
 80046b4:	d000      	beq.n	80046b8 <UART_RxISR_8BIT+0x20>
 80046b6:	e0ba      	b.n	800482e <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	214c      	movs	r1, #76	; 0x4c
 80046be:	187b      	adds	r3, r7, r1
 80046c0:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80046c2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80046c4:	187b      	adds	r3, r7, r1
 80046c6:	881b      	ldrh	r3, [r3, #0]
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	183b      	adds	r3, r7, r0
 80046cc:	881b      	ldrh	r3, [r3, #0]
 80046ce:	b2d9      	uxtb	r1, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d4:	400a      	ands	r2, r1
 80046d6:	b2d2      	uxtb	r2, r2
 80046d8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046de:	1c5a      	adds	r2, r3, #1
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	225a      	movs	r2, #90	; 0x5a
 80046e8:	5a9b      	ldrh	r3, [r3, r2]
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	3b01      	subs	r3, #1
 80046ee:	b299      	uxth	r1, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	225a      	movs	r2, #90	; 0x5a
 80046f4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	225a      	movs	r2, #90	; 0x5a
 80046fa:	5a9b      	ldrh	r3, [r3, r2]
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d000      	beq.n	8004704 <UART_RxISR_8BIT+0x6c>
 8004702:	e09c      	b.n	800483e <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004704:	f3ef 8310 	mrs	r3, PRIMASK
 8004708:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800470a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800470c:	64bb      	str	r3, [r7, #72]	; 0x48
 800470e:	2301      	movs	r3, #1
 8004710:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004714:	f383 8810 	msr	PRIMASK, r3
}
 8004718:	46c0      	nop			; (mov r8, r8)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4948      	ldr	r1, [pc, #288]	; (8004848 <UART_RxISR_8BIT+0x1b0>)
 8004726:	400a      	ands	r2, r1
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800472c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004730:	f383 8810 	msr	PRIMASK, r3
}
 8004734:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004736:	f3ef 8310 	mrs	r3, PRIMASK
 800473a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800473c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800473e:	647b      	str	r3, [r7, #68]	; 0x44
 8004740:	2301      	movs	r3, #1
 8004742:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004746:	f383 8810 	msr	PRIMASK, r3
}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689a      	ldr	r2, [r3, #8]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2101      	movs	r1, #1
 8004758:	438a      	bics	r2, r1
 800475a:	609a      	str	r2, [r3, #8]
 800475c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800475e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004762:	f383 8810 	msr	PRIMASK, r3
}
 8004766:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2280      	movs	r2, #128	; 0x80
 800476c:	2120      	movs	r1, #32
 800476e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	2380      	movs	r3, #128	; 0x80
 8004784:	041b      	lsls	r3, r3, #16
 8004786:	4013      	ands	r3, r2
 8004788:	d018      	beq.n	80047bc <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800478a:	f3ef 8310 	mrs	r3, PRIMASK
 800478e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004790:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004792:	643b      	str	r3, [r7, #64]	; 0x40
 8004794:	2301      	movs	r3, #1
 8004796:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f383 8810 	msr	PRIMASK, r3
}
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4928      	ldr	r1, [pc, #160]	; (800484c <UART_RxISR_8BIT+0x1b4>)
 80047ac:	400a      	ands	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	f383 8810 	msr	PRIMASK, r3
}
 80047ba:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d12f      	bne.n	8004824 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ca:	f3ef 8310 	mrs	r3, PRIMASK
 80047ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80047d0:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047d4:	2301      	movs	r3, #1
 80047d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f383 8810 	msr	PRIMASK, r3
}
 80047de:	46c0      	nop			; (mov r8, r8)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2110      	movs	r1, #16
 80047ec:	438a      	bics	r2, r1
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f383 8810 	msr	PRIMASK, r3
}
 80047fa:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	2210      	movs	r2, #16
 8004804:	4013      	ands	r3, r2
 8004806:	2b10      	cmp	r3, #16
 8004808:	d103      	bne.n	8004812 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2210      	movs	r2, #16
 8004810:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2258      	movs	r2, #88	; 0x58
 8004816:	5a9a      	ldrh	r2, [r3, r2]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	0011      	movs	r1, r2
 800481c:	0018      	movs	r0, r3
 800481e:	f7ff facd 	bl	8003dbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004822:	e00c      	b.n	800483e <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	0018      	movs	r0, r3
 8004828:	f7fc fd80 	bl	800132c <HAL_UART_RxCpltCallback>
}
 800482c:	e007      	b.n	800483e <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	699a      	ldr	r2, [r3, #24]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2108      	movs	r1, #8
 800483a:	430a      	orrs	r2, r1
 800483c:	619a      	str	r2, [r3, #24]
}
 800483e:	46c0      	nop			; (mov r8, r8)
 8004840:	46bd      	mov	sp, r7
 8004842:	b014      	add	sp, #80	; 0x50
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	fffffedf 	.word	0xfffffedf
 800484c:	fbffffff 	.word	0xfbffffff

08004850 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b094      	sub	sp, #80	; 0x50
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004858:	204e      	movs	r0, #78	; 0x4e
 800485a:	183b      	adds	r3, r7, r0
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	215c      	movs	r1, #92	; 0x5c
 8004860:	5a52      	ldrh	r2, [r2, r1]
 8004862:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2280      	movs	r2, #128	; 0x80
 8004868:	589b      	ldr	r3, [r3, r2]
 800486a:	2b22      	cmp	r3, #34	; 0x22
 800486c:	d000      	beq.n	8004870 <UART_RxISR_16BIT+0x20>
 800486e:	e0ba      	b.n	80049e6 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	214c      	movs	r1, #76	; 0x4c
 8004876:	187b      	adds	r3, r7, r1
 8004878:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800487a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004880:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004882:	187b      	adds	r3, r7, r1
 8004884:	183a      	adds	r2, r7, r0
 8004886:	881b      	ldrh	r3, [r3, #0]
 8004888:	8812      	ldrh	r2, [r2, #0]
 800488a:	4013      	ands	r3, r2
 800488c:	b29a      	uxth	r2, r3
 800488e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004890:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004896:	1c9a      	adds	r2, r3, #2
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	225a      	movs	r2, #90	; 0x5a
 80048a0:	5a9b      	ldrh	r3, [r3, r2]
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b299      	uxth	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	225a      	movs	r2, #90	; 0x5a
 80048ac:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	225a      	movs	r2, #90	; 0x5a
 80048b2:	5a9b      	ldrh	r3, [r3, r2]
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d000      	beq.n	80048bc <UART_RxISR_16BIT+0x6c>
 80048ba:	e09c      	b.n	80049f6 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048bc:	f3ef 8310 	mrs	r3, PRIMASK
 80048c0:	623b      	str	r3, [r7, #32]
  return(result);
 80048c2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048c4:	647b      	str	r3, [r7, #68]	; 0x44
 80048c6:	2301      	movs	r3, #1
 80048c8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	f383 8810 	msr	PRIMASK, r3
}
 80048d0:	46c0      	nop			; (mov r8, r8)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4948      	ldr	r1, [pc, #288]	; (8004a00 <UART_RxISR_16BIT+0x1b0>)
 80048de:	400a      	ands	r2, r1
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048e4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e8:	f383 8810 	msr	PRIMASK, r3
}
 80048ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ee:	f3ef 8310 	mrs	r3, PRIMASK
 80048f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80048f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f6:	643b      	str	r3, [r7, #64]	; 0x40
 80048f8:	2301      	movs	r3, #1
 80048fa:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fe:	f383 8810 	msr	PRIMASK, r3
}
 8004902:	46c0      	nop			; (mov r8, r8)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2101      	movs	r1, #1
 8004910:	438a      	bics	r2, r1
 8004912:	609a      	str	r2, [r3, #8]
 8004914:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004916:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491a:	f383 8810 	msr	PRIMASK, r3
}
 800491e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2280      	movs	r2, #128	; 0x80
 8004924:	2120      	movs	r1, #32
 8004926:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	2380      	movs	r3, #128	; 0x80
 800493c:	041b      	lsls	r3, r3, #16
 800493e:	4013      	ands	r3, r2
 8004940:	d018      	beq.n	8004974 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004942:	f3ef 8310 	mrs	r3, PRIMASK
 8004946:	617b      	str	r3, [r7, #20]
  return(result);
 8004948:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800494a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800494c:	2301      	movs	r3, #1
 800494e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	f383 8810 	msr	PRIMASK, r3
}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4928      	ldr	r1, [pc, #160]	; (8004a04 <UART_RxISR_16BIT+0x1b4>)
 8004964:	400a      	ands	r2, r1
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800496a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	f383 8810 	msr	PRIMASK, r3
}
 8004972:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004978:	2b01      	cmp	r3, #1
 800497a:	d12f      	bne.n	80049dc <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004982:	f3ef 8310 	mrs	r3, PRIMASK
 8004986:	60bb      	str	r3, [r7, #8]
  return(result);
 8004988:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800498a:	63bb      	str	r3, [r7, #56]	; 0x38
 800498c:	2301      	movs	r3, #1
 800498e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f383 8810 	msr	PRIMASK, r3
}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2110      	movs	r1, #16
 80049a4:	438a      	bics	r2, r1
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	f383 8810 	msr	PRIMASK, r3
}
 80049b2:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	2210      	movs	r2, #16
 80049bc:	4013      	ands	r3, r2
 80049be:	2b10      	cmp	r3, #16
 80049c0:	d103      	bne.n	80049ca <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2210      	movs	r2, #16
 80049c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2258      	movs	r2, #88	; 0x58
 80049ce:	5a9a      	ldrh	r2, [r3, r2]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	0011      	movs	r1, r2
 80049d4:	0018      	movs	r0, r3
 80049d6:	f7ff f9f1 	bl	8003dbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80049da:	e00c      	b.n	80049f6 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	0018      	movs	r0, r3
 80049e0:	f7fc fca4 	bl	800132c <HAL_UART_RxCpltCallback>
}
 80049e4:	e007      	b.n	80049f6 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699a      	ldr	r2, [r3, #24]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2108      	movs	r1, #8
 80049f2:	430a      	orrs	r2, r1
 80049f4:	619a      	str	r2, [r3, #24]
}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	46bd      	mov	sp, r7
 80049fa:	b014      	add	sp, #80	; 0x50
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	fffffedf 	.word	0xfffffedf
 8004a04:	fbffffff 	.word	0xfbffffff

08004a08 <kfifo_reset>:
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	60da      	str	r2, [r3, #12]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	609a      	str	r2, [r3, #8]
}
 8004a1e:	46c0      	nop			; (mov r8, r8)
 8004a20:	46bd      	mov	sp, r7
 8004a22:	b002      	add	sp, #8
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <kfifo_size>:
/**
 * kfifo_size - returns the size of the fifo in bytes
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_size(struct kfifo *fifo)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b082      	sub	sp, #8
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
	return fifo->size;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
}
 8004a32:	0018      	movs	r0, r3
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b002      	add	sp, #8
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <kfifo_len>:
/**
 * kfifo_len - returns the number of used bytes in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_len(struct kfifo *fifo)
{
 8004a3a:	b590      	push	{r4, r7, lr}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
	register unsigned int	out;

	out = fifo->out;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68dc      	ldr	r4, [r3, #12]

	return fifo->in - out;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	1b1b      	subs	r3, r3, r4
}
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	b003      	add	sp, #12
 8004a52:	bd90      	pop	{r4, r7, pc}

08004a54 <kfifo_avail>:
/**
 * kfifo_avail - returns the number of bytes available in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_avail(struct kfifo *fifo)
{
 8004a54:	b590      	push	{r4, r7, lr}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
	return kfifo_size(fifo) - kfifo_len(fifo);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	0018      	movs	r0, r3
 8004a60:	f7ff ffe1 	bl	8004a26 <kfifo_size>
 8004a64:	0004      	movs	r4, r0
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7ff ffe6 	bl	8004a3a <kfifo_len>
 8004a6e:	0003      	movs	r3, r0
 8004a70:	1ae3      	subs	r3, r4, r3
}
 8004a72:	0018      	movs	r0, r3
 8004a74:	46bd      	mov	sp, r7
 8004a76:	b003      	add	sp, #12
 8004a78:	bd90      	pop	{r4, r7, pc}

08004a7a <__kfifo_add_out>:
/*
 * __kfifo_add_out internal helper function for updating the out offset
 */
static __inline void __kfifo_add_out(struct kfifo *fifo,
				unsigned int off)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b082      	sub	sp, #8
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	6039      	str	r1, [r7, #0]
	fifo->out += off;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	18d2      	adds	r2, r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	60da      	str	r2, [r3, #12]
}
 8004a90:	46c0      	nop			; (mov r8, r8)
 8004a92:	46bd      	mov	sp, r7
 8004a94:	b002      	add	sp, #8
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <__kfifo_add_in>:
/*
 * __kfifo_add_in internal helper function for updating the in offset
 */
static __inline void __kfifo_add_in(struct kfifo *fifo,
				unsigned int off)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
	fifo->in += off;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689a      	ldr	r2, [r3, #8]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	18d2      	adds	r2, r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	609a      	str	r2, [r3, #8]
}
 8004aae:	46c0      	nop			; (mov r8, r8)
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	b002      	add	sp, #8
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <__kfifo_off>:
/*
 * __kfifo_off internal helper function for calculating the index of a
 * given offeset
 */
static __inline unsigned int __kfifo_off(struct kfifo *fifo, unsigned int off)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b082      	sub	sp, #8
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
 8004abe:	6039      	str	r1, [r7, #0]
	return off & (fifo->size - 1);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	4013      	ands	r3, r2
}
 8004aca:	0018      	movs	r0, r3
 8004acc:	46bd      	mov	sp, r7
 8004ace:	b002      	add	sp, #8
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <kfifo_init>:
 * @buffer: the preallocated buffer to be used.
 * @size: the size of the internal buffer, this has to be a power of 2.
 *
 */
void kfifo_init(struct kfifo *fifo, void *buffer, unsigned int size)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b084      	sub	sp, #16
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	60f8      	str	r0, [r7, #12]
 8004ada:	60b9      	str	r1, [r7, #8]
 8004adc:	607a      	str	r2, [r7, #4]
	fifo->buffer = buffer;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	601a      	str	r2, [r3, #0]
	fifo->size = size;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	605a      	str	r2, [r3, #4]

	kfifo_reset(fifo);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	0018      	movs	r0, r3
 8004aee:	f7ff ff8b 	bl	8004a08 <kfifo_reset>
}
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	46bd      	mov	sp, r7
 8004af6:	b004      	add	sp, #16
 8004af8:	bd80      	pop	{r7, pc}

08004afa <__kfifo_in_data>:

static __inline void __kfifo_in_data(struct kfifo *fifo,
		const void *from, unsigned int len, unsigned int off)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b086      	sub	sp, #24
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	60f8      	str	r0, [r7, #12]
 8004b02:	60b9      	str	r1, [r7, #8]
 8004b04:	607a      	str	r2, [r7, #4]
 8004b06:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->out index -before- we
	 * start putting bytes into the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->in + off);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	18d2      	adds	r2, r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	0011      	movs	r1, r2
 8004b14:	0018      	movs	r0, r3
 8004b16:	f7ff ffce 	bl	8004ab6 <__kfifo_off>
 8004b1a:	0003      	movs	r3, r0
 8004b1c:	603b      	str	r3, [r7, #0]

	/* first put the data starting from fifo->in to buffer end */
	l = min(len, fifo->size - off);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	1ad2      	subs	r2, r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d900      	bls.n	8004b2e <__kfifo_in_data+0x34>
 8004b2c:	0013      	movs	r3, r2
 8004b2e:	617b      	str	r3, [r7, #20]
	memcpy(fifo->buffer + off, (char*)from, l);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	18d3      	adds	r3, r2, r3
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	68b9      	ldr	r1, [r7, #8]
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f000 f8b5 	bl	8004cac <memcpy>

	/* then put the rest (if any) at the beginning of the buffer */
	memcpy(fifo->buffer, (char*)(from) + l, len - l);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	18d1      	adds	r1, r2, r3
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	001a      	movs	r2, r3
 8004b54:	f000 f8aa 	bl	8004cac <memcpy>
}
 8004b58:	46c0      	nop			; (mov r8, r8)
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	b006      	add	sp, #24
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <__kfifo_out_data>:

static __inline void __kfifo_out_data(struct kfifo *fifo,
		void *to, unsigned int len, unsigned int off)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->in index -before- we
	 * start removing bytes from the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->out + off);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	68da      	ldr	r2, [r3, #12]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	18d2      	adds	r2, r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	0011      	movs	r1, r2
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f7ff ff9b 	bl	8004ab6 <__kfifo_off>
 8004b80:	0003      	movs	r3, r0
 8004b82:	603b      	str	r3, [r7, #0]

	/* first get the data from fifo->out until the end of the buffer */
	l = min(len, fifo->size - off);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	1ad2      	subs	r2, r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d900      	bls.n	8004b94 <__kfifo_out_data+0x34>
 8004b92:	0013      	movs	r3, r2
 8004b94:	617b      	str	r3, [r7, #20]
	memcpy( (char*)to, fifo->buffer + off, l);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	18d1      	adds	r1, r2, r3
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 f882 	bl	8004cac <memcpy>

	/* then get the rest (if any) from the beginning of the buffer */
	memcpy( (char*)to + l, fifo->buffer, len - l);
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	18d0      	adds	r0, r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6819      	ldr	r1, [r3, #0]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	001a      	movs	r2, r3
 8004bba:	f000 f877 	bl	8004cac <memcpy>
}
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	b006      	add	sp, #24
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <kfifo_in>:
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_in(struct kfifo *fifo, const void *from,
				unsigned int len)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
	len = min(kfifo_avail(fifo), len);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f7ff ff3d 	bl	8004a54 <kfifo_avail>
 8004bda:	0002      	movs	r2, r0
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d905      	bls.n	8004bee <kfifo_in+0x28>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	0018      	movs	r0, r3
 8004be6:	f7ff ff35 	bl	8004a54 <kfifo_avail>
 8004bea:	0003      	movs	r3, r0
 8004bec:	e000      	b.n	8004bf0 <kfifo_in+0x2a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	607b      	str	r3, [r7, #4]

	__kfifo_in_data(fifo, from, len, 0);
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	68b9      	ldr	r1, [r7, #8]
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	f7ff ff7e 	bl	8004afa <__kfifo_in_data>
	__kfifo_add_in(fifo, len);
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	0011      	movs	r1, r2
 8004c04:	0018      	movs	r0, r3
 8004c06:	f7ff ff47 	bl	8004a98 <__kfifo_add_in>
	return len;
 8004c0a:	687b      	ldr	r3, [r7, #4]
}
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b004      	add	sp, #16
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <kfifo_out>:
 *
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_out(struct kfifo *fifo, void *to, unsigned int len)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
	len = min(kfifo_len(fifo), len);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	0018      	movs	r0, r3
 8004c24:	f7ff ff09 	bl	8004a3a <kfifo_len>
 8004c28:	0002      	movs	r2, r0
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d905      	bls.n	8004c3c <kfifo_out+0x28>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	0018      	movs	r0, r3
 8004c34:	f7ff ff01 	bl	8004a3a <kfifo_len>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	e000      	b.n	8004c3e <kfifo_out+0x2a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	607b      	str	r3, [r7, #4]

	__kfifo_out_data(fifo, to, len, 0);
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	68b9      	ldr	r1, [r7, #8]
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	2300      	movs	r3, #0
 8004c48:	f7ff ff8a 	bl	8004b60 <__kfifo_out_data>
	__kfifo_add_out(fifo, len);
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	0011      	movs	r1, r2
 8004c52:	0018      	movs	r0, r3
 8004c54:	f7ff ff11 	bl	8004a7a <__kfifo_add_out>

	return len;
 8004c58:	687b      	ldr	r3, [r7, #4]
}
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	b004      	add	sp, #16
 8004c60:	bd80      	pop	{r7, pc}
	...

08004c64 <__libc_init_array>:
 8004c64:	b570      	push	{r4, r5, r6, lr}
 8004c66:	2600      	movs	r6, #0
 8004c68:	4d0c      	ldr	r5, [pc, #48]	; (8004c9c <__libc_init_array+0x38>)
 8004c6a:	4c0d      	ldr	r4, [pc, #52]	; (8004ca0 <__libc_init_array+0x3c>)
 8004c6c:	1b64      	subs	r4, r4, r5
 8004c6e:	10a4      	asrs	r4, r4, #2
 8004c70:	42a6      	cmp	r6, r4
 8004c72:	d109      	bne.n	8004c88 <__libc_init_array+0x24>
 8004c74:	2600      	movs	r6, #0
 8004c76:	f000 f82b 	bl	8004cd0 <_init>
 8004c7a:	4d0a      	ldr	r5, [pc, #40]	; (8004ca4 <__libc_init_array+0x40>)
 8004c7c:	4c0a      	ldr	r4, [pc, #40]	; (8004ca8 <__libc_init_array+0x44>)
 8004c7e:	1b64      	subs	r4, r4, r5
 8004c80:	10a4      	asrs	r4, r4, #2
 8004c82:	42a6      	cmp	r6, r4
 8004c84:	d105      	bne.n	8004c92 <__libc_init_array+0x2e>
 8004c86:	bd70      	pop	{r4, r5, r6, pc}
 8004c88:	00b3      	lsls	r3, r6, #2
 8004c8a:	58eb      	ldr	r3, [r5, r3]
 8004c8c:	4798      	blx	r3
 8004c8e:	3601      	adds	r6, #1
 8004c90:	e7ee      	b.n	8004c70 <__libc_init_array+0xc>
 8004c92:	00b3      	lsls	r3, r6, #2
 8004c94:	58eb      	ldr	r3, [r5, r3]
 8004c96:	4798      	blx	r3
 8004c98:	3601      	adds	r6, #1
 8004c9a:	e7f2      	b.n	8004c82 <__libc_init_array+0x1e>
 8004c9c:	08004eac 	.word	0x08004eac
 8004ca0:	08004eac 	.word	0x08004eac
 8004ca4:	08004eac 	.word	0x08004eac
 8004ca8:	08004eb0 	.word	0x08004eb0

08004cac <memcpy>:
 8004cac:	2300      	movs	r3, #0
 8004cae:	b510      	push	{r4, lr}
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d100      	bne.n	8004cb6 <memcpy+0xa>
 8004cb4:	bd10      	pop	{r4, pc}
 8004cb6:	5ccc      	ldrb	r4, [r1, r3]
 8004cb8:	54c4      	strb	r4, [r0, r3]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	e7f8      	b.n	8004cb0 <memcpy+0x4>

08004cbe <memset>:
 8004cbe:	0003      	movs	r3, r0
 8004cc0:	1882      	adds	r2, r0, r2
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d100      	bne.n	8004cc8 <memset+0xa>
 8004cc6:	4770      	bx	lr
 8004cc8:	7019      	strb	r1, [r3, #0]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	e7f9      	b.n	8004cc2 <memset+0x4>
	...

08004cd0 <_init>:
 8004cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cd2:	46c0      	nop			; (mov r8, r8)
 8004cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd6:	bc08      	pop	{r3}
 8004cd8:	469e      	mov	lr, r3
 8004cda:	4770      	bx	lr

08004cdc <_fini>:
 8004cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cde:	46c0      	nop			; (mov r8, r8)
 8004ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ce2:	bc08      	pop	{r3}
 8004ce4:	469e      	mov	lr, r3
 8004ce6:	4770      	bx	lr
