---
title: 'Video Processing Pipeline'
taxonomy:
    category:
        - docs
---

## Overview

This project looks at doing image/video processing on the Atry FPGA.  It was able to achieve 1080p at 30 fps due limited by the DDR RAM bandwidth.  

## Youtube

These are links to video of the project and development.

#### Overview

This video will present over of the project, need to be made

#### Livestream Log

A list of the recorded livestreams with a quick summary

1. AXI DMA Processing [link][live0] 
[live0]: https://www.youtube.com/watch?v=FDn6bbfFlAM
2. FPGA 12-Bit DVI [link][live1] 
[live1]: https://www.youtube.com/watch?v=hJuE3z1CJpU
3. FPGA 1080p DVI [link][live2] 
[live2]: https://www.youtube.com/watch?v=H40AZZwQRow
4. FPGA DVI Simulation [link][live3] 
[live3]: https://www.youtube.com/watch?v=KLguurQ15os
5. FPGA VDMA DVI Part 1 [link][live4] 
[live4]: https://www.youtube.com/watch?v=ffGLNP-8QDw
7. FPGA VDMA DVI Part 2 [link][live5] 
[live5]: https://www.youtube.com/watch?v=tNK2Q0CFeDg
8. FPGA Image Processing [link][live6] 
[live6]: https://www.youtube.com/watch?v=sqA-9HfggPc

## Repo

I will probably put the files in the same repo as this website so the files and links are easy to locate.

## Reference Designs

#### Icebreaker Examples

#### Pynq HLS video IP

#### BYU PYNQ Video Processing Pipeline HLS video IP


## Build Guide

This will be fun to write

## Troubleshooting? (Lesson Learned)

May have to rewatch video for this...