{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 05:02:38 2024 " "Info: Processing started: Sat Apr 27 05:02:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/xie_x/Desktop/6组机组实验/project/register-4.bdf " "Warning: Can't analyze file -- file C:/Users/xie_x/Desktop/6组机组实验/project/register-4.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-8 " "Info: Found entity 1: register-8" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info: Found entity 1: project" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Info: Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8 register-8:MAR " "Info: Elaborating entity \"register-8\" for hierarchy \"register-8:MAR\"" {  } { { "project.bdf" "MAR" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 152 1200 1424 248 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "3-8decoder.bdf 1 1 " "Warning: Using design file 3-8decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3-8decoder " "Info: Found entity 1: 3-8decoder" {  } { { "3-8decoder.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/3-8decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8decoder 3-8decoder:inst7 " "Info: Elaborating entity \"3-8decoder\" for hierarchy \"3-8decoder:inst7\"" {  } { { "project.bdf" "inst7" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -680 -104 88 -584 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Warning: Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "project.bdf" "inst2" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 656 -1920 -1504 752 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst2\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst2\|74181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/ALU.bdf" { { 16 296 416 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst2\|74181:inst\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/ALU.bdf" { { 16 296 416 272 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst2\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU:inst2\|74182:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/ALU.bdf" { { 200 536 640 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU:inst2\|74182:inst2\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/ALU.bdf" { { 200 536 640 376 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "chooser4-1.bdf 1 1 " "Warning: Using design file chooser4-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chooser4-1 " "Info: Found entity 1: chooser4-1" {  } { { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooser4-1 chooser4-1:A " "Info: Elaborating entity \"chooser4-1\" for hierarchy \"chooser4-1:A\"" {  } { { "project.bdf" "A" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 792 -1336 -1240 1432 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "chooser.bdf 1 1 " "Warning: Using design file chooser.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chooser " "Info: Found entity 1: chooser" {  } { { "chooser.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooser chooser4-1:A\|chooser:inst13 " "Info: Elaborating entity \"chooser\" for hierarchy \"chooser4-1:A\|chooser:inst13\"" {  } { { "chooser4-1.bdf" "inst13" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 440 680 776 792 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter-8.bdf 1 1 " "Warning: Using design file counter-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter-8 " "Info: Found entity 1: counter-8" {  } { { "counter-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/counter-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter-8 counter-8:MPC " "Info: Elaborating entity \"counter-8\" for hierarchy \"counter-8:MPC\"" {  } { { "project.bdf" "MPC" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 152 248 504 248 "MPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter-8:MPC\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"counter-8:MPC\|74161:inst1\"" {  } { { "counter-8.bdf" "inst1" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/counter-8.bdf" { { 320 408 528 504 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter-8:MPC\|74161:inst1 " "Info: Elaborated megafunction instantiation \"counter-8:MPC\|74161:inst1\"" {  } { { "counter-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/counter-8.bdf" { { 320 408 528 504 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter-8:MPC\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter-8:MPC\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter-8:MPC\|74161:inst1\|f74161:sub counter-8:MPC\|74161:inst1 " "Info: Elaborated megafunction instantiation \"counter-8:MPC\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"counter-8:MPC\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/counter-8.bdf" { { 320 408 528 504 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter-8:MPC\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter-8:MPC\|74161:inst\"" {  } { { "counter-8.bdf" "inst" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/counter-8.bdf" { { 48 408 528 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter-8:MPC\|74161:inst " "Info: Elaborated megafunction instantiation \"counter-8:MPC\|74161:inst\"" {  } { { "counter-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/counter-8.bdf" { { 48 408 528 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2_4decoder.bdf 1 1 " "Warning: Using design file 2_4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_4decoder " "Info: Found entity 1: 2_4decoder" {  } { { "2_4decoder.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/2_4decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_4decoder 2_4decoder:inst28 " "Info: Elaborating entity \"2_4decoder\" for hierarchy \"2_4decoder:inst28\"" {  } { { "project.bdf" "inst28" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 2176 -776 -648 2272 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_new.bdf 1 1 " "Warning: Using design file MBR_new.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_new " "Info: Found entity 1: MBR_new" {  } { { "MBR_new.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/MBR_new.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_new MBR_new:MDR " "Info: Elaborating entity \"MBR_new\" for hierarchy \"MBR_new:MDR\"" {  } { { "project.bdf" "MDR" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 152 1912 2232 248 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst22 inst22~_emulated inst22~latch " "Warning (13310): Register \"inst22\" is converted into an equivalent circuit using register \"inst22~_emulated\" and latch \"inst22~latch\"" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Info: Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Info: Implemented 190 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 05:02:39 2024 " "Info: Processing ended: Sat Apr 27 05:02:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
