// Seed: 1500260824
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  tri0  id_6
);
  wire id_8;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    output wand id_6,
    input uwire id_7,
    output wand id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    input wand id_12
);
  always id_2 <= id_1 * id_12;
  supply1 id_14, id_15, id_16, id_17 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_8,
      id_1,
      id_5,
      id_0
  );
  tri0 id_18 = -1'b0;
  assign id_16 = -1;
  assign id_14 = -1;
  wire id_19;
  initial begin : LABEL_0
    id_18 = id_3;
  end
  wire id_20;
endmodule
