-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_ap_vld : IN STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (399 downto 0);
    layer7_out_0 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_0_ap_vld : OUT STD_LOGIC;
    layer7_out_1 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_1_ap_vld : OUT STD_LOGIC;
    layer7_out_2 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_2_ap_vld : OUT STD_LOGIC;
    layer7_out_3 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_3_ap_vld : OUT STD_LOGIC;
    layer7_out_4 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_4_ap_vld : OUT STD_LOGIC;
    layer7_out_5 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_5_ap_vld : OUT STD_LOGIC;
    layer7_out_6 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_6_ap_vld : OUT STD_LOGIC;
    layer7_out_7 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_7_ap_vld : OUT STD_LOGIC;
    layer7_out_8 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_8_ap_vld : OUT STD_LOGIC;
    layer7_out_9 : OUT STD_LOGIC_VECTOR (36 downto 0);
    layer7_out_9_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a15t-cpg236-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.353750,HLS_SYN_LAT=24,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=128151,HLS_SYN_LUT=40231,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv400_lc_1 : STD_LOGIC_VECTOR (399 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal x_preg : STD_LOGIC_VECTOR (399 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_in_sig : STD_LOGIC_VECTOR (399 downto 0);
    signal x_ap_vld_preg : STD_LOGIC := '0';
    signal x_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal layer3_out_reg_687 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_1_reg_692 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_2_reg_697 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_3_reg_702 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_4_reg_707 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_5_reg_712 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_6_reg_717 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_7_reg_722 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_8_reg_727 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_9_reg_732 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_10_reg_737 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_11_reg_742 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_12_reg_747 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_13_reg_752 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_14_reg_757 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_15_reg_762 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_16_reg_767 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_17_reg_772 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_18_reg_777 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_19_reg_782 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_20_reg_787 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_21_reg_792 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_22_reg_797 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_23_reg_802 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_24_reg_807 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_25_reg_812 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_26_reg_817 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_27_reg_822 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_28_reg_827 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_29_reg_832 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_30_reg_837 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer3_out_31_reg_842 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer4_out_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_1_reg_852 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_2_reg_857 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_3_reg_862 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_4_reg_867 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_5_reg_872 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_6_reg_877 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_7_reg_882 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_8_reg_887 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_9_reg_892 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_10_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_11_reg_902 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_12_reg_907 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_13_reg_912 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_14_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_15_reg_922 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_16_reg_927 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_17_reg_932 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_18_reg_937 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_19_reg_942 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_20_reg_947 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_21_reg_952 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_22_reg_957 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_23_reg_962 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_24_reg_967 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_25_reg_972 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_26_reg_977 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_27_reg_982 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_28_reg_987 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_29_reg_992 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_30_reg_997 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer4_out_31_reg_1002 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer5_out_reg_1007 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_1_reg_1012 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_2_reg_1017 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_3_reg_1022 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_4_reg_1027 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_5_reg_1032 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_6_reg_1037 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_7_reg_1042 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_8_reg_1047 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_9_reg_1052 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_10_reg_1057 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_11_reg_1062 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_12_reg_1067 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_13_reg_1072 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_14_reg_1077 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer5_out_15_reg_1082 : STD_LOGIC_VECTOR (37 downto 0);
    signal layer6_out_reg_1087 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_1_reg_1092 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_2_reg_1097 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_3_reg_1102 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_4_reg_1107 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_5_reg_1112 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_6_reg_1117 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_7_reg_1122 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_8_reg_1127 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_9_reg_1132 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_10_reg_1137 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_11_reg_1142 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_12_reg_1147 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_13_reg_1152 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_14_reg_1157 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_15_reg_1162 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_1 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_2 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_3 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_4 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_5 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_6 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_7 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_8 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_9 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_10 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_11 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_12 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_13 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_14 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_15 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_16 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_17 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_18 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_19 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_20 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_21 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_22 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_23 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_24 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_25 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_26 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_27 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_28 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_29 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_30 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_31 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call25 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp27 : BOOLEAN;
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_ready : STD_LOGIC;
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_1 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_2 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_3 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_4 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_5 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_6 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_7 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_8 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_9 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_10 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_11 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_12 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_13 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_14 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_15 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call91 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp100 : BOOLEAN;
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_ready : STD_LOGIC;
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_0 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_1 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_2 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_3 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_4 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_5 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_6 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_7 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_8 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_9 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call125 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp141 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp27 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp67 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp100 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp124 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp141 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to23 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_val : IN STD_LOGIC_VECTOR (399 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_11_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_13_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_15_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_16_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_17_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_18_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_19_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_20_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_22_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_23_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_25_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_26_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_27_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_28_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_29_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_30_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_31_val : IN STD_LOGIC_VECTOR (37 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (37 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_11_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_13_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (37 downto 0);
        data_15_val : IN STD_LOGIC_VECTOR (37 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_val => x_in_sig,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_7,
        ap_return_8 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_8,
        ap_return_9 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_9,
        ap_return_10 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_10,
        ap_return_11 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_11,
        ap_return_12 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_12,
        ap_return_13 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_13,
        ap_return_14 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_14,
        ap_return_15 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_15,
        ap_return_16 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_16,
        ap_return_17 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_17,
        ap_return_18 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_18,
        ap_return_19 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_19,
        ap_return_20 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_20,
        ap_return_21 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_21,
        ap_return_22 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_22,
        ap_return_23 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_23,
        ap_return_24 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_24,
        ap_return_25 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_25,
        ap_return_26 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_26,
        ap_return_27 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_27,
        ap_return_28 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_28,
        ap_return_29 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_29,
        ap_return_30 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_30,
        ap_return_31 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_31,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_ce);

    call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136 : component myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
    port map (
        ap_ready => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_ready,
        data_0_val => layer3_out_reg_687,
        data_1_val => layer3_out_1_reg_692,
        data_2_val => layer3_out_2_reg_697,
        data_3_val => layer3_out_3_reg_702,
        data_4_val => layer3_out_4_reg_707,
        data_5_val => layer3_out_5_reg_712,
        data_6_val => layer3_out_6_reg_717,
        data_7_val => layer3_out_7_reg_722,
        data_8_val => layer3_out_8_reg_727,
        data_9_val => layer3_out_9_reg_732,
        data_10_val => layer3_out_10_reg_737,
        data_11_val => layer3_out_11_reg_742,
        data_12_val => layer3_out_12_reg_747,
        data_13_val => layer3_out_13_reg_752,
        data_14_val => layer3_out_14_reg_757,
        data_15_val => layer3_out_15_reg_762,
        data_16_val => layer3_out_16_reg_767,
        data_17_val => layer3_out_17_reg_772,
        data_18_val => layer3_out_18_reg_777,
        data_19_val => layer3_out_19_reg_782,
        data_20_val => layer3_out_20_reg_787,
        data_21_val => layer3_out_21_reg_792,
        data_22_val => layer3_out_22_reg_797,
        data_23_val => layer3_out_23_reg_802,
        data_24_val => layer3_out_24_reg_807,
        data_25_val => layer3_out_25_reg_812,
        data_26_val => layer3_out_26_reg_817,
        data_27_val => layer3_out_27_reg_822,
        data_28_val => layer3_out_28_reg_827,
        data_29_val => layer3_out_29_reg_832,
        data_30_val => layer3_out_30_reg_837,
        data_31_val => layer3_out_31_reg_842,
        ap_return_0 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_0,
        ap_return_1 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_1,
        ap_return_2 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_2,
        ap_return_3 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_3,
        ap_return_4 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_4,
        ap_return_5 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_5,
        ap_return_6 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_6,
        ap_return_7 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_7,
        ap_return_8 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_8,
        ap_return_9 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_9,
        ap_return_10 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_10,
        ap_return_11 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_11,
        ap_return_12 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_12,
        ap_return_13 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_13,
        ap_return_14 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_14,
        ap_return_15 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_15,
        ap_return_16 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_16,
        ap_return_17 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_17,
        ap_return_18 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_18,
        ap_return_19 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_19,
        ap_return_20 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_20,
        ap_return_21 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_21,
        ap_return_22 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_22,
        ap_return_23 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_23,
        ap_return_24 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_24,
        ap_return_25 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_25,
        ap_return_26 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_26,
        ap_return_27 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_27,
        ap_return_28 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_28,
        ap_return_29 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_29,
        ap_return_30 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_30,
        ap_return_31 => call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_31,
        ap_rst => ap_rst);

    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_0_val => layer4_out_reg_847,
        data_1_val => layer4_out_1_reg_852,
        data_2_val => layer4_out_2_reg_857,
        data_3_val => layer4_out_3_reg_862,
        data_4_val => layer4_out_4_reg_867,
        data_5_val => layer4_out_5_reg_872,
        data_6_val => layer4_out_6_reg_877,
        data_7_val => layer4_out_7_reg_882,
        data_8_val => layer4_out_8_reg_887,
        data_9_val => layer4_out_9_reg_892,
        data_10_val => layer4_out_10_reg_897,
        data_11_val => layer4_out_11_reg_902,
        data_12_val => layer4_out_12_reg_907,
        data_13_val => layer4_out_13_reg_912,
        data_14_val => layer4_out_14_reg_917,
        data_15_val => layer4_out_15_reg_922,
        data_16_val => layer4_out_16_reg_927,
        data_17_val => layer4_out_17_reg_932,
        data_18_val => layer4_out_18_reg_937,
        data_19_val => layer4_out_19_reg_942,
        data_20_val => layer4_out_20_reg_947,
        data_21_val => layer4_out_21_reg_952,
        data_22_val => layer4_out_22_reg_957,
        data_23_val => layer4_out_23_reg_962,
        data_24_val => layer4_out_24_reg_967,
        data_25_val => layer4_out_25_reg_972,
        data_26_val => layer4_out_26_reg_977,
        data_27_val => layer4_out_27_reg_982,
        data_28_val => layer4_out_28_reg_987,
        data_29_val => layer4_out_29_reg_992,
        data_30_val => layer4_out_30_reg_997,
        data_31_val => layer4_out_31_reg_1002,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_7,
        ap_return_8 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_8,
        ap_return_9 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_9,
        ap_return_10 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_10,
        ap_return_11 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_11,
        ap_return_12 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_12,
        ap_return_13 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_13,
        ap_return_14 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_14,
        ap_return_15 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_15,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_ce);

    call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208 : component myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s
    port map (
        ap_ready => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_ready,
        data_0_val => layer5_out_reg_1007,
        data_1_val => layer5_out_1_reg_1012,
        data_2_val => layer5_out_2_reg_1017,
        data_3_val => layer5_out_3_reg_1022,
        data_4_val => layer5_out_4_reg_1027,
        data_5_val => layer5_out_5_reg_1032,
        data_6_val => layer5_out_6_reg_1037,
        data_7_val => layer5_out_7_reg_1042,
        data_8_val => layer5_out_8_reg_1047,
        data_9_val => layer5_out_9_reg_1052,
        data_10_val => layer5_out_10_reg_1057,
        data_11_val => layer5_out_11_reg_1062,
        data_12_val => layer5_out_12_reg_1067,
        data_13_val => layer5_out_13_reg_1072,
        data_14_val => layer5_out_14_reg_1077,
        data_15_val => layer5_out_15_reg_1082,
        ap_return_0 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_0,
        ap_return_1 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_1,
        ap_return_2 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_2,
        ap_return_3 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_3,
        ap_return_4 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_4,
        ap_return_5 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_5,
        ap_return_6 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_6,
        ap_return_7 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_7,
        ap_return_8 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_8,
        ap_return_9 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_9,
        ap_return_10 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_10,
        ap_return_11 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_11,
        ap_return_12 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_12,
        ap_return_13 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_13,
        ap_return_14 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_14,
        ap_return_15 => call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_15,
        ap_rst => ap_rst);

    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_0_val => layer6_out_reg_1087,
        data_1_val => layer6_out_1_reg_1092,
        data_2_val => layer6_out_2_reg_1097,
        data_3_val => layer6_out_3_reg_1102,
        data_4_val => layer6_out_4_reg_1107,
        data_5_val => layer6_out_5_reg_1112,
        data_6_val => layer6_out_6_reg_1117,
        data_7_val => layer6_out_7_reg_1122,
        data_8_val => layer6_out_8_reg_1127,
        data_9_val => layer6_out_9_reg_1132,
        data_10_val => layer6_out_10_reg_1137,
        data_11_val => layer6_out_11_reg_1142,
        data_12_val => layer6_out_12_reg_1147,
        data_13_val => layer6_out_13_reg_1152,
        data_14_val => layer6_out_14_reg_1157,
        data_15_val => layer6_out_15_reg_1162,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_7,
        ap_return_8 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_8,
        ap_return_9 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_9,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    x_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_ap_vld = ap_const_logic_1))) then 
                    x_ap_vld_preg <= x_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_preg <= ap_const_lv400_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_ap_vld = ap_const_logic_1))) then 
                    x_preg <= x;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                layer3_out_10_reg_737 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_10;
                layer3_out_11_reg_742 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_11;
                layer3_out_12_reg_747 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_12;
                layer3_out_13_reg_752 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_13;
                layer3_out_14_reg_757 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_14;
                layer3_out_15_reg_762 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_15;
                layer3_out_16_reg_767 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_16;
                layer3_out_17_reg_772 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_17;
                layer3_out_18_reg_777 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_18;
                layer3_out_19_reg_782 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_19;
                layer3_out_1_reg_692 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_1;
                layer3_out_20_reg_787 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_20;
                layer3_out_21_reg_792 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_21;
                layer3_out_22_reg_797 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_22;
                layer3_out_23_reg_802 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_23;
                layer3_out_24_reg_807 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_24;
                layer3_out_25_reg_812 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_25;
                layer3_out_26_reg_817 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_26;
                layer3_out_27_reg_822 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_27;
                layer3_out_28_reg_827 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_28;
                layer3_out_29_reg_832 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_29;
                layer3_out_2_reg_697 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_2;
                layer3_out_30_reg_837 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_30;
                layer3_out_31_reg_842 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_31;
                layer3_out_3_reg_702 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_3;
                layer3_out_4_reg_707 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_4;
                layer3_out_5_reg_712 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_5;
                layer3_out_6_reg_717 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_6;
                layer3_out_7_reg_722 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_7;
                layer3_out_8_reg_727 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_8;
                layer3_out_9_reg_732 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_9;
                layer3_out_reg_687 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_return_0;
                layer4_out_10_reg_897 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_10;
                layer4_out_11_reg_902 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_11;
                layer4_out_12_reg_907 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_12;
                layer4_out_13_reg_912 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_13;
                layer4_out_14_reg_917 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_14;
                layer4_out_15_reg_922 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_15;
                layer4_out_16_reg_927 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_16;
                layer4_out_17_reg_932 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_17;
                layer4_out_18_reg_937 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_18;
                layer4_out_19_reg_942 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_19;
                layer4_out_1_reg_852 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_1;
                layer4_out_20_reg_947 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_20;
                layer4_out_21_reg_952 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_21;
                layer4_out_22_reg_957 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_22;
                layer4_out_23_reg_962 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_23;
                layer4_out_24_reg_967 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_24;
                layer4_out_25_reg_972 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_25;
                layer4_out_26_reg_977 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_26;
                layer4_out_27_reg_982 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_27;
                layer4_out_28_reg_987 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_28;
                layer4_out_29_reg_992 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_29;
                layer4_out_2_reg_857 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_2;
                layer4_out_30_reg_997 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_30;
                layer4_out_31_reg_1002 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_31;
                layer4_out_3_reg_862 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_3;
                layer4_out_4_reg_867 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_4;
                layer4_out_5_reg_872 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_5;
                layer4_out_6_reg_877 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_6;
                layer4_out_7_reg_882 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_7;
                layer4_out_8_reg_887 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_8;
                layer4_out_9_reg_892 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_9;
                layer4_out_reg_847 <= call_ret2_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_136_ap_return_0;
                layer5_out_10_reg_1057 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_10;
                layer5_out_11_reg_1062 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_11;
                layer5_out_12_reg_1067 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_12;
                layer5_out_13_reg_1072 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_13;
                layer5_out_14_reg_1077 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_14;
                layer5_out_15_reg_1082 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_15;
                layer5_out_1_reg_1012 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_1;
                layer5_out_2_reg_1017 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_2;
                layer5_out_3_reg_1022 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_3;
                layer5_out_4_reg_1027 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_4;
                layer5_out_5_reg_1032 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_5;
                layer5_out_6_reg_1037 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_6;
                layer5_out_7_reg_1042 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_7;
                layer5_out_8_reg_1047 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_8;
                layer5_out_9_reg_1052 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_9;
                layer5_out_reg_1007 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_return_0;
                layer6_out_10_reg_1137 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_10;
                layer6_out_11_reg_1142 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_11;
                layer6_out_12_reg_1147 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_12;
                layer6_out_13_reg_1152 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_13;
                layer6_out_14_reg_1157 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_14;
                layer6_out_15_reg_1162 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_15;
                layer6_out_1_reg_1092 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_1;
                layer6_out_2_reg_1097 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_2;
                layer6_out_3_reg_1102 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_3;
                layer6_out_4_reg_1107 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_4;
                layer6_out_5_reg_1112 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_5;
                layer6_out_6_reg_1117 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_6;
                layer6_out_7_reg_1122 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_7;
                layer6_out_8_reg_1127 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_8;
                layer6_out_9_reg_1132 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_9;
                layer6_out_reg_1087 <= call_ret_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_208_ap_return_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp100_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call91)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp100 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call91));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp141_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call125)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp141 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call125));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp27_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call25)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp27 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call25));
    end process;

        ap_block_pp0_stage0_ignoreCallOp100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp124 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp141 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp67 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(x_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (x_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call125_assign_proc : process(x_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call125 <= (x_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call25_assign_proc : process(x_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call25 <= (x_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call91_assign_proc : process(x_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call91 <= (x_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to23_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to23 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to23)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to23 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp141)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp141))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp27))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s_fu_130_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp100)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp100))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_172_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_0 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_0;

    layer7_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_0_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_1 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_1;

    layer7_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_1_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_2 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_2;

    layer7_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_2_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_3 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_3;

    layer7_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_3_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_4 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_4;

    layer7_out_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_4_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_5 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_5;

    layer7_out_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_5_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_6 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_6;

    layer7_out_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_6_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_7 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_7;

    layer7_out_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_7_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_8 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_8;

    layer7_out_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_8_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_9 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s_fu_228_ap_return_9;

    layer7_out_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer7_out_9_ap_vld <= ap_const_logic_1;
        else 
            layer7_out_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    x_ap_vld_in_sig_assign_proc : process(x_ap_vld, x_ap_vld_preg)
    begin
        if ((x_ap_vld = ap_const_logic_1)) then 
            x_ap_vld_in_sig <= x_ap_vld;
        else 
            x_ap_vld_in_sig <= x_ap_vld_preg;
        end if; 
    end process;


    x_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_blk_n <= x_ap_vld;
        else 
            x_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_in_sig_assign_proc : process(x_ap_vld, x, x_preg)
    begin
        if ((x_ap_vld = ap_const_logic_1)) then 
            x_in_sig <= x;
        else 
            x_in_sig <= x_preg;
        end if; 
    end process;

end behav;
