Info (10281): Verilog HDL Declaration information at uart.v(38): object "Tx_Done" differs only in case from object "tx_done" in the same scope File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v Line: 38
Info (10281): Verilog HDL Declaration information at top_module.v(18): object "processor" differs only in case from object "Processor" in the same scope File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v Line: 18
Info (10281): Verilog HDL Declaration information at top_module.v(18): object "uart" differs only in case from object "UART" in the same scope File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v Line: 18
