@E: CD255 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd":104:21:104:21|No identifier "std_logic" in scope
@E: CD632 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Test_VHDL.vhd":6:21:6:22|duplicate entity name clock_divider
@E: Parse errors encountered - exiting

