
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000708c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040708c  0040708c  0001708c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00407094  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000320  204009d0  00407a64  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cf0  00407d84  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cf0  00409d84  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a1f5  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003bb6  00000000  00000000  0003ac4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006023  00000000  00000000  0003e802  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009c0  00000000  00000000  00044825  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a68  00000000  00000000  000451e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021e1e  00000000  00000000  00045c4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fbc9  00000000  00000000  00067a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090595  00000000  00000000  00077634  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002194  00000000  00000000  00107bcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2c 40 20 a1 12 40 00 9d 12 40 00 9d 12 40 00     .,@ ..@...@...@.
  400010:	9d 12 40 00 9d 12 40 00 9d 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	9d 12 40 00 9d 12 40 00 00 00 00 00 9d 12 40 00     ..@...@.......@.
  40003c:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40004c:	09 16 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40005c:	9d 12 40 00 9d 12 40 00 00 00 00 00 01 0e 40 00     ..@...@.......@.
  40006c:	15 0e 40 00 29 0e 40 00 9d 12 40 00 9d 12 40 00     ..@.).@...@...@.
  40007c:	9d 12 40 00 3d 0e 40 00 51 0e 40 00 9d 12 40 00     ..@.=.@.Q.@...@.
  40008c:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40009c:	1d 16 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000ac:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000bc:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000cc:	9d 12 40 00 00 00 00 00 9d 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000ec:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000fc:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40010c:	9d 12 40 00 9d 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ......@...@...@.
  40012c:	9d 12 40 00 9d 12 40 00 00 00 00 00 9d 12 40 00     ..@...@.......@.
  40013c:	9d 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00407094 	.word	0x00407094

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407094 	.word	0x00407094
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00407094 	.word	0x00407094
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001ec:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001ee:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001f2:	4b02      	ldr	r3, [pc, #8]	; (4001fc <rtt_disable_interrupt+0x10>)
  4001f4:	681b      	ldr	r3, [r3, #0]
  4001f6:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4001f8:	6001      	str	r1, [r0, #0]
  4001fa:	4770      	bx	lr
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400214:	68c0      	ldr	r0, [r0, #12]
}
  400216:	4770      	bx	lr

00400218 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400218:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40021a:	4b07      	ldr	r3, [pc, #28]	; (400238 <spi_enable_clock+0x20>)
  40021c:	4298      	cmp	r0, r3
  40021e:	d003      	beq.n	400228 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400220:	4b06      	ldr	r3, [pc, #24]	; (40023c <spi_enable_clock+0x24>)
  400222:	4298      	cmp	r0, r3
  400224:	d004      	beq.n	400230 <spi_enable_clock+0x18>
  400226:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400228:	2015      	movs	r0, #21
  40022a:	4b05      	ldr	r3, [pc, #20]	; (400240 <spi_enable_clock+0x28>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	202a      	movs	r0, #42	; 0x2a
  400232:	4b03      	ldr	r3, [pc, #12]	; (400240 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400236:	e7f6      	b.n	400226 <spi_enable_clock+0xe>
  400238:	40008000 	.word	0x40008000
  40023c:	40058000 	.word	0x40058000
  400240:	00400f85 	.word	0x00400f85

00400244 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400244:	6843      	ldr	r3, [r0, #4]
  400246:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	0409      	lsls	r1, r1, #16
  400250:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400254:	4319      	orrs	r1, r3
  400256:	6041      	str	r1, [r0, #4]
  400258:	4770      	bx	lr

0040025a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40025a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40025c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400260:	6905      	ldr	r5, [r0, #16]
  400262:	f015 0f02 	tst.w	r5, #2
  400266:	d103      	bne.n	400270 <spi_write+0x16>
		if (!timeout--) {
  400268:	3c01      	subs	r4, #1
  40026a:	d1f9      	bne.n	400260 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40026c:	2001      	movs	r0, #1
  40026e:	e00c      	b.n	40028a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400270:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400272:	f014 0f02 	tst.w	r4, #2
  400276:	d006      	beq.n	400286 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400278:	0412      	lsls	r2, r2, #16
  40027a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027e:	4311      	orrs	r1, r2
		if (uc_last) {
  400280:	b10b      	cbz	r3, 400286 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400282:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400286:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400288:	2000      	movs	r0, #0
}
  40028a:	bc30      	pop	{r4, r5}
  40028c:	4770      	bx	lr

0040028e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028e:	b932      	cbnz	r2, 40029e <spi_set_clock_polarity+0x10>
  400290:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400294:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400296:	f023 0301 	bic.w	r3, r3, #1
  40029a:	6303      	str	r3, [r0, #48]	; 0x30
  40029c:	4770      	bx	lr
  40029e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a4:	f043 0301 	orr.w	r3, r3, #1
  4002a8:	6303      	str	r3, [r0, #48]	; 0x30
  4002aa:	4770      	bx	lr

004002ac <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002ac:	b932      	cbnz	r2, 4002bc <spi_set_clock_phase+0x10>
  4002ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b4:	f023 0302 	bic.w	r3, r3, #2
  4002b8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ba:	4770      	bx	lr
  4002bc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c2:	f043 0302 	orr.w	r3, r3, #2
  4002c6:	6303      	str	r3, [r0, #48]	; 0x30
  4002c8:	4770      	bx	lr

004002ca <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002ca:	2a04      	cmp	r2, #4
  4002cc:	d003      	beq.n	4002d6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ce:	b16a      	cbz	r2, 4002ec <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d0:	2a08      	cmp	r2, #8
  4002d2:	d016      	beq.n	400302 <spi_configure_cs_behavior+0x38>
  4002d4:	4770      	bx	lr
  4002d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002dc:	f023 0308 	bic.w	r3, r3, #8
  4002e0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f043 0304 	orr.w	r3, r3, #4
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ea:	4770      	bx	lr
  4002ec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f2:	f023 0308 	bic.w	r3, r3, #8
  4002f6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0304 	bic.w	r3, r3, #4
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
  400300:	4770      	bx	lr
  400302:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400306:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400308:	f043 0308 	orr.w	r3, r3, #8
  40030c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030e:	e7e1      	b.n	4002d4 <spi_configure_cs_behavior+0xa>

00400310 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400310:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400314:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400316:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40031a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	431a      	orrs	r2, r3
  400320:	630a      	str	r2, [r1, #48]	; 0x30
  400322:	4770      	bx	lr

00400324 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400324:	1e43      	subs	r3, r0, #1
  400326:	4419      	add	r1, r3
  400328:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400330:	bf94      	ite	ls
  400332:	b200      	sxthls	r0, r0
		return -1;
  400334:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400338:	4770      	bx	lr

0040033a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40033a:	b17a      	cbz	r2, 40035c <spi_set_baudrate_div+0x22>
{
  40033c:	b410      	push	{r4}
  40033e:	4614      	mov	r4, r2
  400340:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400344:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40034a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40034c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400352:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400354:	2000      	movs	r0, #0
}
  400356:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035a:	4770      	bx	lr
        return -1;
  40035c:	f04f 30ff 	mov.w	r0, #4294967295
  400360:	4770      	bx	lr

00400362 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400362:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400364:	0189      	lsls	r1, r1, #6
  400366:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400368:	2402      	movs	r4, #2
  40036a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40036c:	f04f 31ff 	mov.w	r1, #4294967295
  400370:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400372:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400374:	605a      	str	r2, [r3, #4]
}
  400376:	f85d 4b04 	ldr.w	r4, [sp], #4
  40037a:	4770      	bx	lr

0040037c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40037c:	0189      	lsls	r1, r1, #6
  40037e:	2305      	movs	r3, #5
  400380:	5043      	str	r3, [r0, r1]
  400382:	4770      	bx	lr

00400384 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400384:	0189      	lsls	r1, r1, #6
  400386:	2302      	movs	r3, #2
  400388:	5043      	str	r3, [r0, r1]
  40038a:	4770      	bx	lr

0040038c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40038c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400390:	61ca      	str	r2, [r1, #28]
  400392:	4770      	bx	lr

00400394 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400394:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400398:	624a      	str	r2, [r1, #36]	; 0x24
  40039a:	4770      	bx	lr

0040039c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40039c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003a0:	6a08      	ldr	r0, [r1, #32]
}
  4003a2:	4770      	bx	lr

004003a4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003a4:	b4f0      	push	{r4, r5, r6, r7}
  4003a6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003a8:	2402      	movs	r4, #2
  4003aa:	9401      	str	r4, [sp, #4]
  4003ac:	2408      	movs	r4, #8
  4003ae:	9402      	str	r4, [sp, #8]
  4003b0:	2420      	movs	r4, #32
  4003b2:	9403      	str	r4, [sp, #12]
  4003b4:	2480      	movs	r4, #128	; 0x80
  4003b6:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4003b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4003ba:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003bc:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4003be:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4003c2:	d814      	bhi.n	4003ee <tc_find_mck_divisor+0x4a>
  4003c4:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4003c6:	42a0      	cmp	r0, r4
  4003c8:	d217      	bcs.n	4003fa <tc_find_mck_divisor+0x56>
  4003ca:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4003cc:	af01      	add	r7, sp, #4
  4003ce:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4003d2:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4003d6:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4003d8:	4284      	cmp	r4, r0
  4003da:	d30a      	bcc.n	4003f2 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4003dc:	4286      	cmp	r6, r0
  4003de:	d90d      	bls.n	4003fc <tc_find_mck_divisor+0x58>
			ul_index++) {
  4003e0:	3501      	adds	r5, #1
	for (ul_index = 0;
  4003e2:	2d05      	cmp	r5, #5
  4003e4:	d1f3      	bne.n	4003ce <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4003e6:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4003e8:	b006      	add	sp, #24
  4003ea:	bcf0      	pop	{r4, r5, r6, r7}
  4003ec:	4770      	bx	lr
			return 0;
  4003ee:	2000      	movs	r0, #0
  4003f0:	e7fa      	b.n	4003e8 <tc_find_mck_divisor+0x44>
  4003f2:	2000      	movs	r0, #0
  4003f4:	e7f8      	b.n	4003e8 <tc_find_mck_divisor+0x44>
	return 1;
  4003f6:	2001      	movs	r0, #1
  4003f8:	e7f6      	b.n	4003e8 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4003fa:	2500      	movs	r5, #0
	if (p_uldiv) {
  4003fc:	b12a      	cbz	r2, 40040a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4003fe:	a906      	add	r1, sp, #24
  400400:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400404:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400408:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40040a:	2b00      	cmp	r3, #0
  40040c:	d0f3      	beq.n	4003f6 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40040e:	601d      	str	r5, [r3, #0]
	return 1;
  400410:	2001      	movs	r0, #1
  400412:	e7e9      	b.n	4003e8 <tc_find_mck_divisor+0x44>

00400414 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400414:	4b01      	ldr	r3, [pc, #4]	; (40041c <gfx_mono_set_framebuffer+0x8>)
  400416:	6018      	str	r0, [r3, #0]
  400418:	4770      	bx	lr
  40041a:	bf00      	nop
  40041c:	204009f0 	.word	0x204009f0

00400420 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400420:	4b02      	ldr	r3, [pc, #8]	; (40042c <gfx_mono_framebuffer_put_byte+0xc>)
  400422:	681b      	ldr	r3, [r3, #0]
  400424:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400428:	5442      	strb	r2, [r0, r1]
  40042a:	4770      	bx	lr
  40042c:	204009f0 	.word	0x204009f0

00400430 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400430:	4b02      	ldr	r3, [pc, #8]	; (40043c <gfx_mono_framebuffer_get_byte+0xc>)
  400432:	681b      	ldr	r3, [r3, #0]
  400434:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400438:	5c40      	ldrb	r0, [r0, r1]
  40043a:	4770      	bx	lr
  40043c:	204009f0 	.word	0x204009f0

00400440 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400444:	1884      	adds	r4, r0, r2
  400446:	2c80      	cmp	r4, #128	; 0x80
  400448:	dd02      	ble.n	400450 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40044a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40044e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400450:	b322      	cbz	r2, 40049c <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400452:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400454:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400458:	2601      	movs	r6, #1
  40045a:	fa06 f101 	lsl.w	r1, r6, r1
  40045e:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400460:	2b01      	cmp	r3, #1
  400462:	d01d      	beq.n	4004a0 <gfx_mono_generic_draw_horizontal_line+0x60>
  400464:	2b00      	cmp	r3, #0
  400466:	d035      	beq.n	4004d4 <gfx_mono_generic_draw_horizontal_line+0x94>
  400468:	2b02      	cmp	r3, #2
  40046a:	d117      	bne.n	40049c <gfx_mono_generic_draw_horizontal_line+0x5c>
  40046c:	3801      	subs	r0, #1
  40046e:	b2c7      	uxtb	r7, r0
  400470:	19d4      	adds	r4, r2, r7
  400472:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400474:	f8df a090 	ldr.w	sl, [pc, #144]	; 400508 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400478:	f04f 0900 	mov.w	r9, #0
  40047c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40050c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400480:	4621      	mov	r1, r4
  400482:	4628      	mov	r0, r5
  400484:	47d0      	blx	sl
			temp ^= pixelmask;
  400486:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40048a:	464b      	mov	r3, r9
  40048c:	b2d2      	uxtb	r2, r2
  40048e:	4621      	mov	r1, r4
  400490:	4628      	mov	r0, r5
  400492:	47c0      	blx	r8
  400494:	3c01      	subs	r4, #1
  400496:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400498:	42bc      	cmp	r4, r7
  40049a:	d1f1      	bne.n	400480 <gfx_mono_generic_draw_horizontal_line+0x40>
  40049c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004a0:	3801      	subs	r0, #1
  4004a2:	b2c7      	uxtb	r7, r0
  4004a4:	19d4      	adds	r4, r2, r7
  4004a6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004a8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400508 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004ac:	f04f 0900 	mov.w	r9, #0
  4004b0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40050c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004b4:	4621      	mov	r1, r4
  4004b6:	4628      	mov	r0, r5
  4004b8:	47d0      	blx	sl
			temp |= pixelmask;
  4004ba:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004be:	464b      	mov	r3, r9
  4004c0:	b2d2      	uxtb	r2, r2
  4004c2:	4621      	mov	r1, r4
  4004c4:	4628      	mov	r0, r5
  4004c6:	47c0      	blx	r8
  4004c8:	3c01      	subs	r4, #1
  4004ca:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004cc:	42bc      	cmp	r4, r7
  4004ce:	d1f1      	bne.n	4004b4 <gfx_mono_generic_draw_horizontal_line+0x74>
  4004d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004d4:	3801      	subs	r0, #1
  4004d6:	b2c7      	uxtb	r7, r0
  4004d8:	19d4      	adds	r4, r2, r7
  4004da:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004dc:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400508 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4004e0:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4004e2:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40050c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004e6:	4621      	mov	r1, r4
  4004e8:	4628      	mov	r0, r5
  4004ea:	47c0      	blx	r8
			temp &= ~pixelmask;
  4004ec:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004f0:	2300      	movs	r3, #0
  4004f2:	b2d2      	uxtb	r2, r2
  4004f4:	4621      	mov	r1, r4
  4004f6:	4628      	mov	r0, r5
  4004f8:	47c8      	blx	r9
  4004fa:	3c01      	subs	r4, #1
  4004fc:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004fe:	42bc      	cmp	r4, r7
  400500:	d1f1      	bne.n	4004e6 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400506:	bf00      	nop
  400508:	00400741 	.word	0x00400741
  40050c:	0040063d 	.word	0x0040063d

00400510 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400514:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400518:	b18b      	cbz	r3, 40053e <gfx_mono_generic_draw_filled_rect+0x2e>
  40051a:	461c      	mov	r4, r3
  40051c:	4690      	mov	r8, r2
  40051e:	4606      	mov	r6, r0
  400520:	1e4d      	subs	r5, r1, #1
  400522:	b2ed      	uxtb	r5, r5
  400524:	442c      	add	r4, r5
  400526:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400528:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400544 <gfx_mono_generic_draw_filled_rect+0x34>
  40052c:	463b      	mov	r3, r7
  40052e:	4642      	mov	r2, r8
  400530:	4621      	mov	r1, r4
  400532:	4630      	mov	r0, r6
  400534:	47c8      	blx	r9
  400536:	3c01      	subs	r4, #1
  400538:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40053a:	42ac      	cmp	r4, r5
  40053c:	d1f6      	bne.n	40052c <gfx_mono_generic_draw_filled_rect+0x1c>
  40053e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400542:	bf00      	nop
  400544:	00400441 	.word	0x00400441

00400548 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40054c:	b083      	sub	sp, #12
  40054e:	4604      	mov	r4, r0
  400550:	4688      	mov	r8, r1
  400552:	4691      	mov	r9, r2
  400554:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400556:	7a5b      	ldrb	r3, [r3, #9]
  400558:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40055c:	2100      	movs	r1, #0
  40055e:	9100      	str	r1, [sp, #0]
  400560:	4649      	mov	r1, r9
  400562:	4640      	mov	r0, r8
  400564:	4d21      	ldr	r5, [pc, #132]	; (4005ec <gfx_mono_draw_char+0xa4>)
  400566:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400568:	f89b 3000 	ldrb.w	r3, [fp]
  40056c:	b113      	cbz	r3, 400574 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  40056e:	b003      	add	sp, #12
  400570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400574:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400578:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40057a:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40057e:	bf18      	it	ne
  400580:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400582:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400586:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40058a:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  40058c:	fb17 f70a 	smulbb	r7, r7, sl
  400590:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400594:	f8db 3004 	ldr.w	r3, [fp, #4]
  400598:	fa13 f787 	uxtah	r7, r3, r7
  40059c:	e01f      	b.n	4005de <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40059e:	0064      	lsls	r4, r4, #1
  4005a0:	b2e4      	uxtb	r4, r4
  4005a2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4005a4:	b2eb      	uxtb	r3, r5
  4005a6:	429e      	cmp	r6, r3
  4005a8:	d910      	bls.n	4005cc <gfx_mono_draw_char+0x84>
  4005aa:	b2eb      	uxtb	r3, r5
  4005ac:	eb08 0003 	add.w	r0, r8, r3
  4005b0:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4005b2:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4005b6:	bf08      	it	eq
  4005b8:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4005bc:	f014 0f80 	tst.w	r4, #128	; 0x80
  4005c0:	d0ed      	beq.n	40059e <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4005c2:	2201      	movs	r2, #1
  4005c4:	4649      	mov	r1, r9
  4005c6:	4b0a      	ldr	r3, [pc, #40]	; (4005f0 <gfx_mono_draw_char+0xa8>)
  4005c8:	4798      	blx	r3
  4005ca:	e7e8      	b.n	40059e <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4005cc:	f109 0901 	add.w	r9, r9, #1
  4005d0:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4005d4:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4005d8:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4005dc:	d0c7      	beq.n	40056e <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4005de:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4005e2:	2e00      	cmp	r6, #0
  4005e4:	d0f2      	beq.n	4005cc <gfx_mono_draw_char+0x84>
  4005e6:	2500      	movs	r5, #0
  4005e8:	462c      	mov	r4, r5
  4005ea:	e7de      	b.n	4005aa <gfx_mono_draw_char+0x62>
  4005ec:	00400511 	.word	0x00400511
  4005f0:	004006dd 	.word	0x004006dd

004005f4 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4005f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005f8:	4604      	mov	r4, r0
  4005fa:	4690      	mov	r8, r2
  4005fc:	461d      	mov	r5, r3
  4005fe:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400600:	4f0d      	ldr	r7, [pc, #52]	; (400638 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400602:	460e      	mov	r6, r1
  400604:	e008      	b.n	400618 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400606:	7a6a      	ldrb	r2, [r5, #9]
  400608:	3201      	adds	r2, #1
  40060a:	4442      	add	r2, r8
  40060c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400610:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400612:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400616:	b16b      	cbz	r3, 400634 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400618:	7820      	ldrb	r0, [r4, #0]
  40061a:	280a      	cmp	r0, #10
  40061c:	d0f3      	beq.n	400606 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40061e:	280d      	cmp	r0, #13
  400620:	d0f7      	beq.n	400612 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400622:	462b      	mov	r3, r5
  400624:	4642      	mov	r2, r8
  400626:	4649      	mov	r1, r9
  400628:	47b8      	blx	r7
			x += font->width;
  40062a:	7a2b      	ldrb	r3, [r5, #8]
  40062c:	4499      	add	r9, r3
  40062e:	fa5f f989 	uxtb.w	r9, r9
  400632:	e7ee      	b.n	400612 <gfx_mono_draw_string+0x1e>
}
  400634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400638:	00400549 	.word	0x00400549

0040063c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40063c:	b570      	push	{r4, r5, r6, lr}
  40063e:	4604      	mov	r4, r0
  400640:	460d      	mov	r5, r1
  400642:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400644:	b91b      	cbnz	r3, 40064e <gfx_mono_ssd1306_put_byte+0x12>
  400646:	4b0d      	ldr	r3, [pc, #52]	; (40067c <gfx_mono_ssd1306_put_byte+0x40>)
  400648:	4798      	blx	r3
  40064a:	42b0      	cmp	r0, r6
  40064c:	d015      	beq.n	40067a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40064e:	4632      	mov	r2, r6
  400650:	4629      	mov	r1, r5
  400652:	4620      	mov	r0, r4
  400654:	4b0a      	ldr	r3, [pc, #40]	; (400680 <gfx_mono_ssd1306_put_byte+0x44>)
  400656:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400658:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40065c:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400660:	4c08      	ldr	r4, [pc, #32]	; (400684 <gfx_mono_ssd1306_put_byte+0x48>)
  400662:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400664:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400668:	f040 0010 	orr.w	r0, r0, #16
  40066c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40066e:	f005 000f 	and.w	r0, r5, #15
  400672:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400674:	4630      	mov	r0, r6
  400676:	4b04      	ldr	r3, [pc, #16]	; (400688 <gfx_mono_ssd1306_put_byte+0x4c>)
  400678:	4798      	blx	r3
  40067a:	bd70      	pop	{r4, r5, r6, pc}
  40067c:	00400431 	.word	0x00400431
  400680:	00400421 	.word	0x00400421
  400684:	0040074d 	.word	0x0040074d
  400688:	0040096d 	.word	0x0040096d

0040068c <gfx_mono_ssd1306_init>:
{
  40068c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400690:	480d      	ldr	r0, [pc, #52]	; (4006c8 <gfx_mono_ssd1306_init+0x3c>)
  400692:	4b0e      	ldr	r3, [pc, #56]	; (4006cc <gfx_mono_ssd1306_init+0x40>)
  400694:	4798      	blx	r3
	ssd1306_init();
  400696:	4b0e      	ldr	r3, [pc, #56]	; (4006d0 <gfx_mono_ssd1306_init+0x44>)
  400698:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40069a:	2040      	movs	r0, #64	; 0x40
  40069c:	4b0d      	ldr	r3, [pc, #52]	; (4006d4 <gfx_mono_ssd1306_init+0x48>)
  40069e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006a0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006a2:	f04f 0801 	mov.w	r8, #1
  4006a6:	462f      	mov	r7, r5
  4006a8:	4e0b      	ldr	r6, [pc, #44]	; (4006d8 <gfx_mono_ssd1306_init+0x4c>)
{
  4006aa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006ac:	4643      	mov	r3, r8
  4006ae:	463a      	mov	r2, r7
  4006b0:	b2e1      	uxtb	r1, r4
  4006b2:	4628      	mov	r0, r5
  4006b4:	47b0      	blx	r6
  4006b6:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4006b8:	2c80      	cmp	r4, #128	; 0x80
  4006ba:	d1f7      	bne.n	4006ac <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006bc:	3501      	adds	r5, #1
  4006be:	b2ed      	uxtb	r5, r5
  4006c0:	2d04      	cmp	r5, #4
  4006c2:	d1f2      	bne.n	4006aa <gfx_mono_ssd1306_init+0x1e>
  4006c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006c8:	204009f4 	.word	0x204009f4
  4006cc:	00400415 	.word	0x00400415
  4006d0:	0040078d 	.word	0x0040078d
  4006d4:	0040074d 	.word	0x0040074d
  4006d8:	0040063d 	.word	0x0040063d

004006dc <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4006dc:	09c3      	lsrs	r3, r0, #7
  4006de:	d12a      	bne.n	400736 <gfx_mono_ssd1306_draw_pixel+0x5a>
  4006e0:	291f      	cmp	r1, #31
  4006e2:	d828      	bhi.n	400736 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4006e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006e8:	4614      	mov	r4, r2
  4006ea:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4006ec:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4006ee:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4006f2:	2201      	movs	r2, #1
  4006f4:	fa02 f701 	lsl.w	r7, r2, r1
  4006f8:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4006fc:	4601      	mov	r1, r0
  4006fe:	4630      	mov	r0, r6
  400700:	4b0d      	ldr	r3, [pc, #52]	; (400738 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400702:	4798      	blx	r3
  400704:	4602      	mov	r2, r0
	switch (color) {
  400706:	2c01      	cmp	r4, #1
  400708:	d009      	beq.n	40071e <gfx_mono_ssd1306_draw_pixel+0x42>
  40070a:	b164      	cbz	r4, 400726 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40070c:	2c02      	cmp	r4, #2
  40070e:	d00e      	beq.n	40072e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400710:	2300      	movs	r3, #0
  400712:	4629      	mov	r1, r5
  400714:	4630      	mov	r0, r6
  400716:	4c09      	ldr	r4, [pc, #36]	; (40073c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400718:	47a0      	blx	r4
  40071a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40071e:	ea48 0200 	orr.w	r2, r8, r0
  400722:	b2d2      	uxtb	r2, r2
		break;
  400724:	e7f4      	b.n	400710 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400726:	ea20 0207 	bic.w	r2, r0, r7
  40072a:	b2d2      	uxtb	r2, r2
		break;
  40072c:	e7f0      	b.n	400710 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40072e:	ea88 0200 	eor.w	r2, r8, r0
  400732:	b2d2      	uxtb	r2, r2
		break;
  400734:	e7ec      	b.n	400710 <gfx_mono_ssd1306_draw_pixel+0x34>
  400736:	4770      	bx	lr
  400738:	00400431 	.word	0x00400431
  40073c:	0040063d 	.word	0x0040063d

00400740 <gfx_mono_ssd1306_get_byte>:
{
  400740:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400742:	4b01      	ldr	r3, [pc, #4]	; (400748 <gfx_mono_ssd1306_get_byte+0x8>)
  400744:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400746:	bd08      	pop	{r3, pc}
  400748:	00400431 	.word	0x00400431

0040074c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40074c:	b538      	push	{r3, r4, r5, lr}
  40074e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400750:	2208      	movs	r2, #8
  400752:	4b09      	ldr	r3, [pc, #36]	; (400778 <ssd1306_write_command+0x2c>)
  400754:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400756:	4c09      	ldr	r4, [pc, #36]	; (40077c <ssd1306_write_command+0x30>)
  400758:	2101      	movs	r1, #1
  40075a:	4620      	mov	r0, r4
  40075c:	4b08      	ldr	r3, [pc, #32]	; (400780 <ssd1306_write_command+0x34>)
  40075e:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400760:	2301      	movs	r3, #1
  400762:	461a      	mov	r2, r3
  400764:	4629      	mov	r1, r5
  400766:	4620      	mov	r0, r4
  400768:	4c06      	ldr	r4, [pc, #24]	; (400784 <ssd1306_write_command+0x38>)
  40076a:	47a0      	blx	r4
	delay_us(10);
  40076c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400770:	4b05      	ldr	r3, [pc, #20]	; (400788 <ssd1306_write_command+0x3c>)
  400772:	4798      	blx	r3
  400774:	bd38      	pop	{r3, r4, r5, pc}
  400776:	bf00      	nop
  400778:	400e1000 	.word	0x400e1000
  40077c:	40008000 	.word	0x40008000
  400780:	00400245 	.word	0x00400245
  400784:	0040025b 	.word	0x0040025b
  400788:	20400001 	.word	0x20400001

0040078c <ssd1306_init>:
{
  40078c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400790:	4d66      	ldr	r5, [pc, #408]	; (40092c <ssd1306_init+0x1a0>)
  400792:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400796:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400798:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40079c:	4b64      	ldr	r3, [pc, #400]	; (400930 <ssd1306_init+0x1a4>)
  40079e:	2708      	movs	r7, #8
  4007a0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007a2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007a6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007a8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007ac:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007ae:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007b0:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007b4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4007b6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007ba:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007bc:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4007be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007c2:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4007c4:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007c6:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007ca:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007cc:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007ce:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4007d4:	f022 0208 	bic.w	r2, r2, #8
  4007d8:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007dc:	f022 0208 	bic.w	r2, r2, #8
  4007e0:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4007e2:	601f      	str	r7, [r3, #0]
  4007e4:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007e6:	631f      	str	r7, [r3, #48]	; 0x30
  4007e8:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007ea:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400968 <ssd1306_init+0x1dc>
  4007ee:	2300      	movs	r3, #0
  4007f0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007f8:	4640      	mov	r0, r8
  4007fa:	4c4e      	ldr	r4, [pc, #312]	; (400934 <ssd1306_init+0x1a8>)
  4007fc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007fe:	2300      	movs	r3, #0
  400800:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400804:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400808:	4640      	mov	r0, r8
  40080a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40080c:	2300      	movs	r3, #0
  40080e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400812:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400816:	4640      	mov	r0, r8
  400818:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40081a:	2300      	movs	r3, #0
  40081c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400820:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400824:	4640      	mov	r0, r8
  400826:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400828:	2300      	movs	r3, #0
  40082a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40082e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400832:	4640      	mov	r0, r8
  400834:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400836:	2300      	movs	r3, #0
  400838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40083c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400840:	4640      	mov	r0, r8
  400842:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400844:	4c3c      	ldr	r4, [pc, #240]	; (400938 <ssd1306_init+0x1ac>)
  400846:	f04f 0902 	mov.w	r9, #2
  40084a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40084e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400852:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400856:	6863      	ldr	r3, [r4, #4]
  400858:	f043 0301 	orr.w	r3, r3, #1
  40085c:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40085e:	463a      	mov	r2, r7
  400860:	2101      	movs	r1, #1
  400862:	4620      	mov	r0, r4
  400864:	4b35      	ldr	r3, [pc, #212]	; (40093c <ssd1306_init+0x1b0>)
  400866:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400868:	2200      	movs	r2, #0
  40086a:	2101      	movs	r1, #1
  40086c:	4620      	mov	r0, r4
  40086e:	4b34      	ldr	r3, [pc, #208]	; (400940 <ssd1306_init+0x1b4>)
  400870:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400872:	2200      	movs	r2, #0
  400874:	2101      	movs	r1, #1
  400876:	4620      	mov	r0, r4
  400878:	4b32      	ldr	r3, [pc, #200]	; (400944 <ssd1306_init+0x1b8>)
  40087a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40087c:	6863      	ldr	r3, [r4, #4]
  40087e:	f023 0302 	bic.w	r3, r3, #2
  400882:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400884:	2200      	movs	r2, #0
  400886:	2101      	movs	r1, #1
  400888:	4620      	mov	r0, r4
  40088a:	4b2f      	ldr	r3, [pc, #188]	; (400948 <ssd1306_init+0x1bc>)
  40088c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40088e:	6863      	ldr	r3, [r4, #4]
  400890:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400894:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400896:	6863      	ldr	r3, [r4, #4]
  400898:	f043 0310 	orr.w	r3, r3, #16
  40089c:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40089e:	492b      	ldr	r1, [pc, #172]	; (40094c <ssd1306_init+0x1c0>)
  4008a0:	482b      	ldr	r0, [pc, #172]	; (400950 <ssd1306_init+0x1c4>)
  4008a2:	4b2c      	ldr	r3, [pc, #176]	; (400954 <ssd1306_init+0x1c8>)
  4008a4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008a6:	b2c2      	uxtb	r2, r0
  4008a8:	2101      	movs	r1, #1
  4008aa:	4620      	mov	r0, r4
  4008ac:	4b2a      	ldr	r3, [pc, #168]	; (400958 <ssd1306_init+0x1cc>)
  4008ae:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4008b0:	4620      	mov	r0, r4
  4008b2:	4b2a      	ldr	r3, [pc, #168]	; (40095c <ssd1306_init+0x1d0>)
  4008b4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4008b6:	2301      	movs	r3, #1
  4008b8:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008ba:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4008bc:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008c0:	4c27      	ldr	r4, [pc, #156]	; (400960 <ssd1306_init+0x1d4>)
  4008c2:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008c4:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4008c6:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008ca:	47a0      	blx	r4
  4008cc:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4008ce:	20a8      	movs	r0, #168	; 0xa8
  4008d0:	4c24      	ldr	r4, [pc, #144]	; (400964 <ssd1306_init+0x1d8>)
  4008d2:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4008d4:	201f      	movs	r0, #31
  4008d6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4008d8:	20d3      	movs	r0, #211	; 0xd3
  4008da:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4008dc:	2000      	movs	r0, #0
  4008de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4008e0:	2040      	movs	r0, #64	; 0x40
  4008e2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4008e4:	20a1      	movs	r0, #161	; 0xa1
  4008e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4008e8:	20c8      	movs	r0, #200	; 0xc8
  4008ea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4008ec:	20da      	movs	r0, #218	; 0xda
  4008ee:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4008f0:	4648      	mov	r0, r9
  4008f2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4008f4:	2081      	movs	r0, #129	; 0x81
  4008f6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4008f8:	208f      	movs	r0, #143	; 0x8f
  4008fa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4008fc:	20a4      	movs	r0, #164	; 0xa4
  4008fe:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400900:	20a6      	movs	r0, #166	; 0xa6
  400902:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400904:	20d5      	movs	r0, #213	; 0xd5
  400906:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400908:	4640      	mov	r0, r8
  40090a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40090c:	208d      	movs	r0, #141	; 0x8d
  40090e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400910:	2014      	movs	r0, #20
  400912:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400914:	20db      	movs	r0, #219	; 0xdb
  400916:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400918:	2040      	movs	r0, #64	; 0x40
  40091a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40091c:	20d9      	movs	r0, #217	; 0xd9
  40091e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400920:	20f1      	movs	r0, #241	; 0xf1
  400922:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400924:	20af      	movs	r0, #175	; 0xaf
  400926:	47a0      	blx	r4
  400928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40092c:	400e1200 	.word	0x400e1200
  400930:	400e1000 	.word	0x400e1000
  400934:	00400c71 	.word	0x00400c71
  400938:	40008000 	.word	0x40008000
  40093c:	004002cb 	.word	0x004002cb
  400940:	0040028f 	.word	0x0040028f
  400944:	004002ad 	.word	0x004002ad
  400948:	00400311 	.word	0x00400311
  40094c:	08f0d180 	.word	0x08f0d180
  400950:	001e8480 	.word	0x001e8480
  400954:	00400325 	.word	0x00400325
  400958:	0040033b 	.word	0x0040033b
  40095c:	00400219 	.word	0x00400219
  400960:	20400001 	.word	0x20400001
  400964:	0040074d 	.word	0x0040074d
  400968:	400e1400 	.word	0x400e1400

0040096c <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  40096c:	b538      	push	{r3, r4, r5, lr}
  40096e:	4605      	mov	r5, r0
  400970:	2208      	movs	r2, #8
  400972:	4b09      	ldr	r3, [pc, #36]	; (400998 <ssd1306_write_data+0x2c>)
  400974:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400976:	4c09      	ldr	r4, [pc, #36]	; (40099c <ssd1306_write_data+0x30>)
  400978:	2101      	movs	r1, #1
  40097a:	4620      	mov	r0, r4
  40097c:	4b08      	ldr	r3, [pc, #32]	; (4009a0 <ssd1306_write_data+0x34>)
  40097e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400980:	2301      	movs	r3, #1
  400982:	461a      	mov	r2, r3
  400984:	4629      	mov	r1, r5
  400986:	4620      	mov	r0, r4
  400988:	4c06      	ldr	r4, [pc, #24]	; (4009a4 <ssd1306_write_data+0x38>)
  40098a:	47a0      	blx	r4
	delay_us(10);
  40098c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400990:	4b05      	ldr	r3, [pc, #20]	; (4009a8 <ssd1306_write_data+0x3c>)
  400992:	4798      	blx	r3
  400994:	bd38      	pop	{r3, r4, r5, pc}
  400996:	bf00      	nop
  400998:	400e1000 	.word	0x400e1000
  40099c:	40008000 	.word	0x40008000
  4009a0:	00400245 	.word	0x00400245
  4009a4:	0040025b 	.word	0x0040025b
  4009a8:	20400001 	.word	0x20400001

004009ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009ae:	4810      	ldr	r0, [pc, #64]	; (4009f0 <sysclk_init+0x44>)
  4009b0:	4b10      	ldr	r3, [pc, #64]	; (4009f4 <sysclk_init+0x48>)
  4009b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4009b4:	213e      	movs	r1, #62	; 0x3e
  4009b6:	2000      	movs	r0, #0
  4009b8:	4b0f      	ldr	r3, [pc, #60]	; (4009f8 <sysclk_init+0x4c>)
  4009ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4009bc:	4c0f      	ldr	r4, [pc, #60]	; (4009fc <sysclk_init+0x50>)
  4009be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4009c0:	2800      	cmp	r0, #0
  4009c2:	d0fc      	beq.n	4009be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4009c4:	4b0e      	ldr	r3, [pc, #56]	; (400a00 <sysclk_init+0x54>)
  4009c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4009c8:	4a0e      	ldr	r2, [pc, #56]	; (400a04 <sysclk_init+0x58>)
  4009ca:	4b0f      	ldr	r3, [pc, #60]	; (400a08 <sysclk_init+0x5c>)
  4009cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4009ce:	4c0f      	ldr	r4, [pc, #60]	; (400a0c <sysclk_init+0x60>)
  4009d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4009d2:	2800      	cmp	r0, #0
  4009d4:	d0fc      	beq.n	4009d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4009d6:	2002      	movs	r0, #2
  4009d8:	4b0d      	ldr	r3, [pc, #52]	; (400a10 <sysclk_init+0x64>)
  4009da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4009dc:	2000      	movs	r0, #0
  4009de:	4b0d      	ldr	r3, [pc, #52]	; (400a14 <sysclk_init+0x68>)
  4009e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4009e2:	4b0d      	ldr	r3, [pc, #52]	; (400a18 <sysclk_init+0x6c>)
  4009e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4009e6:	4802      	ldr	r0, [pc, #8]	; (4009f0 <sysclk_init+0x44>)
  4009e8:	4b02      	ldr	r3, [pc, #8]	; (4009f4 <sysclk_init+0x48>)
  4009ea:	4798      	blx	r3
  4009ec:	bd10      	pop	{r4, pc}
  4009ee:	bf00      	nop
  4009f0:	11e1a300 	.word	0x11e1a300
  4009f4:	00401475 	.word	0x00401475
  4009f8:	00400f01 	.word	0x00400f01
  4009fc:	00400f55 	.word	0x00400f55
  400a00:	00400f65 	.word	0x00400f65
  400a04:	20183f01 	.word	0x20183f01
  400a08:	400e0600 	.word	0x400e0600
  400a0c:	00400f75 	.word	0x00400f75
  400a10:	00400e65 	.word	0x00400e65
  400a14:	00400e9d 	.word	0x00400e9d
  400a18:	00401369 	.word	0x00401369

00400a1c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a22:	4b48      	ldr	r3, [pc, #288]	; (400b44 <board_init+0x128>)
  400a24:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a2a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a2e:	4b46      	ldr	r3, [pc, #280]	; (400b48 <board_init+0x12c>)
  400a30:	2200      	movs	r2, #0
  400a32:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a36:	695a      	ldr	r2, [r3, #20]
  400a38:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a3c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a42:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a46:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a4a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a4e:	f007 0007 	and.w	r0, r7, #7
  400a52:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a54:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a58:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a5c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a60:	f3bf 8f4f 	dsb	sy
  400a64:	f04f 34ff 	mov.w	r4, #4294967295
  400a68:	fa04 fc00 	lsl.w	ip, r4, r0
  400a6c:	fa06 f000 	lsl.w	r0, r6, r0
  400a70:	fa04 f40e 	lsl.w	r4, r4, lr
  400a74:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a78:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a7a:	463a      	mov	r2, r7
  400a7c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a7e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a82:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a86:	3a01      	subs	r2, #1
  400a88:	4423      	add	r3, r4
  400a8a:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a8e:	d1f6      	bne.n	400a7e <board_init+0x62>
        } while(sets--);
  400a90:	3e01      	subs	r6, #1
  400a92:	4460      	add	r0, ip
  400a94:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a98:	d1ef      	bne.n	400a7a <board_init+0x5e>
  400a9a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a9e:	4b2a      	ldr	r3, [pc, #168]	; (400b48 <board_init+0x12c>)
  400aa0:	695a      	ldr	r2, [r3, #20]
  400aa2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400aa6:	615a      	str	r2, [r3, #20]
  400aa8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400aac:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ab0:	4a26      	ldr	r2, [pc, #152]	; (400b4c <board_init+0x130>)
  400ab2:	4927      	ldr	r1, [pc, #156]	; (400b50 <board_init+0x134>)
  400ab4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ab6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400aba:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400abc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ac4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ac8:	f022 0201 	bic.w	r2, r2, #1
  400acc:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ad0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400ad4:	f022 0201 	bic.w	r2, r2, #1
  400ad8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400adc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ae0:	f3bf 8f6f 	isb	sy
  400ae4:	200a      	movs	r0, #10
  400ae6:	4c1b      	ldr	r4, [pc, #108]	; (400b54 <board_init+0x138>)
  400ae8:	47a0      	blx	r4
  400aea:	200b      	movs	r0, #11
  400aec:	47a0      	blx	r4
  400aee:	200c      	movs	r0, #12
  400af0:	47a0      	blx	r4
  400af2:	2010      	movs	r0, #16
  400af4:	47a0      	blx	r4
  400af6:	2011      	movs	r0, #17
  400af8:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400afa:	4b17      	ldr	r3, [pc, #92]	; (400b58 <board_init+0x13c>)
  400afc:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b00:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b02:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b06:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b08:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b10:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b12:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b16:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b18:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b1c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b1e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b24:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b26:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b2a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b2c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b2e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b32:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b34:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b38:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b3c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b42:	bf00      	nop
  400b44:	400e1850 	.word	0x400e1850
  400b48:	e000ed00 	.word	0xe000ed00
  400b4c:	400e0c00 	.word	0x400e0c00
  400b50:	5a00080c 	.word	0x5a00080c
  400b54:	00400f85 	.word	0x00400f85
  400b58:	400e1200 	.word	0x400e1200

00400b5c <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b5c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b60:	0053      	lsls	r3, r2, #1
  400b62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b66:	fbb2 f2f3 	udiv	r2, r2, r3
  400b6a:	3a01      	subs	r2, #1
  400b6c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b70:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b74:	4770      	bx	lr

00400b76 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400b76:	6301      	str	r1, [r0, #48]	; 0x30
  400b78:	4770      	bx	lr

00400b7a <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400b7a:	6341      	str	r1, [r0, #52]	; 0x34
  400b7c:	4770      	bx	lr

00400b7e <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b7e:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b80:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b84:	d03a      	beq.n	400bfc <pio_set_peripheral+0x7e>
  400b86:	d813      	bhi.n	400bb0 <pio_set_peripheral+0x32>
  400b88:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b8c:	d025      	beq.n	400bda <pio_set_peripheral+0x5c>
  400b8e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b92:	d10a      	bne.n	400baa <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b94:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b96:	4313      	orrs	r3, r2
  400b98:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b9a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b9c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b9e:	400b      	ands	r3, r1
  400ba0:	ea23 0302 	bic.w	r3, r3, r2
  400ba4:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ba6:	6042      	str	r2, [r0, #4]
  400ba8:	4770      	bx	lr
	switch (ul_type) {
  400baa:	2900      	cmp	r1, #0
  400bac:	d1fb      	bne.n	400ba6 <pio_set_peripheral+0x28>
  400bae:	4770      	bx	lr
  400bb0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bb4:	d021      	beq.n	400bfa <pio_set_peripheral+0x7c>
  400bb6:	d809      	bhi.n	400bcc <pio_set_peripheral+0x4e>
  400bb8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bbc:	d1f3      	bne.n	400ba6 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bbe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bc0:	4313      	orrs	r3, r2
  400bc2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bc4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bc6:	4313      	orrs	r3, r2
  400bc8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bca:	e7ec      	b.n	400ba6 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400bcc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bd0:	d013      	beq.n	400bfa <pio_set_peripheral+0x7c>
  400bd2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bd6:	d010      	beq.n	400bfa <pio_set_peripheral+0x7c>
  400bd8:	e7e5      	b.n	400ba6 <pio_set_peripheral+0x28>
{
  400bda:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bdc:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bde:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400be0:	43d3      	mvns	r3, r2
  400be2:	4021      	ands	r1, r4
  400be4:	461c      	mov	r4, r3
  400be6:	4019      	ands	r1, r3
  400be8:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bee:	400b      	ands	r3, r1
  400bf0:	4023      	ands	r3, r4
  400bf2:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400bf4:	6042      	str	r2, [r0, #4]
}
  400bf6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bfa:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bfc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bfe:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c00:	400b      	ands	r3, r1
  400c02:	ea23 0302 	bic.w	r3, r3, r2
  400c06:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c08:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c0a:	4313      	orrs	r3, r2
  400c0c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c0e:	e7ca      	b.n	400ba6 <pio_set_peripheral+0x28>

00400c10 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c10:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c12:	f012 0f01 	tst.w	r2, #1
  400c16:	d10d      	bne.n	400c34 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c18:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c1a:	f012 0f0a 	tst.w	r2, #10
  400c1e:	d00b      	beq.n	400c38 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c20:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c22:	f012 0f02 	tst.w	r2, #2
  400c26:	d109      	bne.n	400c3c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c28:	f012 0f08 	tst.w	r2, #8
  400c2c:	d008      	beq.n	400c40 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c2e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c32:	e005      	b.n	400c40 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c34:	6641      	str	r1, [r0, #100]	; 0x64
  400c36:	e7f0      	b.n	400c1a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c38:	6241      	str	r1, [r0, #36]	; 0x24
  400c3a:	e7f2      	b.n	400c22 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c3c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c40:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c42:	6001      	str	r1, [r0, #0]
  400c44:	4770      	bx	lr

00400c46 <pio_set_output>:
{
  400c46:	b410      	push	{r4}
  400c48:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c4a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c4c:	b94c      	cbnz	r4, 400c62 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c4e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c50:	b14b      	cbz	r3, 400c66 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c52:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c54:	b94a      	cbnz	r2, 400c6a <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c56:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c58:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c5a:	6001      	str	r1, [r0, #0]
}
  400c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c60:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c62:	6641      	str	r1, [r0, #100]	; 0x64
  400c64:	e7f4      	b.n	400c50 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c66:	6541      	str	r1, [r0, #84]	; 0x54
  400c68:	e7f4      	b.n	400c54 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c6a:	6301      	str	r1, [r0, #48]	; 0x30
  400c6c:	e7f4      	b.n	400c58 <pio_set_output+0x12>
	...

00400c70 <pio_configure>:
{
  400c70:	b570      	push	{r4, r5, r6, lr}
  400c72:	b082      	sub	sp, #8
  400c74:	4605      	mov	r5, r0
  400c76:	4616      	mov	r6, r2
  400c78:	461c      	mov	r4, r3
	switch (ul_type) {
  400c7a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c7e:	d014      	beq.n	400caa <pio_configure+0x3a>
  400c80:	d90a      	bls.n	400c98 <pio_configure+0x28>
  400c82:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c86:	d024      	beq.n	400cd2 <pio_configure+0x62>
  400c88:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c8c:	d021      	beq.n	400cd2 <pio_configure+0x62>
  400c8e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c92:	d017      	beq.n	400cc4 <pio_configure+0x54>
		return 0;
  400c94:	2000      	movs	r0, #0
  400c96:	e01a      	b.n	400cce <pio_configure+0x5e>
	switch (ul_type) {
  400c98:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c9c:	d005      	beq.n	400caa <pio_configure+0x3a>
  400c9e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ca2:	d002      	beq.n	400caa <pio_configure+0x3a>
  400ca4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ca8:	d1f4      	bne.n	400c94 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400caa:	4632      	mov	r2, r6
  400cac:	4628      	mov	r0, r5
  400cae:	4b11      	ldr	r3, [pc, #68]	; (400cf4 <pio_configure+0x84>)
  400cb0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400cb2:	f014 0f01 	tst.w	r4, #1
  400cb6:	d102      	bne.n	400cbe <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400cb8:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400cba:	2001      	movs	r0, #1
  400cbc:	e007      	b.n	400cce <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400cbe:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400cc0:	2001      	movs	r0, #1
  400cc2:	e004      	b.n	400cce <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400cc4:	461a      	mov	r2, r3
  400cc6:	4631      	mov	r1, r6
  400cc8:	4b0b      	ldr	r3, [pc, #44]	; (400cf8 <pio_configure+0x88>)
  400cca:	4798      	blx	r3
	return 1;
  400ccc:	2001      	movs	r0, #1
}
  400cce:	b002      	add	sp, #8
  400cd0:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400cd2:	f004 0301 	and.w	r3, r4, #1
  400cd6:	9300      	str	r3, [sp, #0]
  400cd8:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400cdc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ce0:	bf14      	ite	ne
  400ce2:	2200      	movne	r2, #0
  400ce4:	2201      	moveq	r2, #1
  400ce6:	4631      	mov	r1, r6
  400ce8:	4628      	mov	r0, r5
  400cea:	4c04      	ldr	r4, [pc, #16]	; (400cfc <pio_configure+0x8c>)
  400cec:	47a0      	blx	r4
	return 1;
  400cee:	2001      	movs	r0, #1
		break;
  400cf0:	e7ed      	b.n	400cce <pio_configure+0x5e>
  400cf2:	bf00      	nop
  400cf4:	00400b7f 	.word	0x00400b7f
  400cf8:	00400c11 	.word	0x00400c11
  400cfc:	00400c47 	.word	0x00400c47

00400d00 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d00:	f012 0f10 	tst.w	r2, #16
  400d04:	d012      	beq.n	400d2c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d06:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d0a:	f012 0f20 	tst.w	r2, #32
  400d0e:	d007      	beq.n	400d20 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d10:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d14:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d18:	d005      	beq.n	400d26 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d1a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d1e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d20:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d24:	e7f6      	b.n	400d14 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d26:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d2a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d2c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d30:	4770      	bx	lr

00400d32 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d32:	6401      	str	r1, [r0, #64]	; 0x40
  400d34:	4770      	bx	lr

00400d36 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d36:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d38:	4770      	bx	lr

00400d3a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d3a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d3c:	4770      	bx	lr
	...

00400d40 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d44:	4604      	mov	r4, r0
  400d46:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d48:	4b0e      	ldr	r3, [pc, #56]	; (400d84 <pio_handler_process+0x44>)
  400d4a:	4798      	blx	r3
  400d4c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d4e:	4620      	mov	r0, r4
  400d50:	4b0d      	ldr	r3, [pc, #52]	; (400d88 <pio_handler_process+0x48>)
  400d52:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d54:	4005      	ands	r5, r0
  400d56:	d013      	beq.n	400d80 <pio_handler_process+0x40>
  400d58:	4c0c      	ldr	r4, [pc, #48]	; (400d8c <pio_handler_process+0x4c>)
  400d5a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d5e:	e003      	b.n	400d68 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d60:	42b4      	cmp	r4, r6
  400d62:	d00d      	beq.n	400d80 <pio_handler_process+0x40>
  400d64:	3410      	adds	r4, #16
		while (status != 0) {
  400d66:	b15d      	cbz	r5, 400d80 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d68:	6820      	ldr	r0, [r4, #0]
  400d6a:	4540      	cmp	r0, r8
  400d6c:	d1f8      	bne.n	400d60 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d6e:	6861      	ldr	r1, [r4, #4]
  400d70:	4229      	tst	r1, r5
  400d72:	d0f5      	beq.n	400d60 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d74:	68e3      	ldr	r3, [r4, #12]
  400d76:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d78:	6863      	ldr	r3, [r4, #4]
  400d7a:	ea25 0503 	bic.w	r5, r5, r3
  400d7e:	e7ef      	b.n	400d60 <pio_handler_process+0x20>
  400d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d84:	00400d37 	.word	0x00400d37
  400d88:	00400d3b 	.word	0x00400d3b
  400d8c:	20400bf4 	.word	0x20400bf4

00400d90 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d92:	4c18      	ldr	r4, [pc, #96]	; (400df4 <pio_handler_set+0x64>)
  400d94:	6826      	ldr	r6, [r4, #0]
  400d96:	2e06      	cmp	r6, #6
  400d98:	d82a      	bhi.n	400df0 <pio_handler_set+0x60>
  400d9a:	f04f 0c00 	mov.w	ip, #0
  400d9e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400da0:	4f15      	ldr	r7, [pc, #84]	; (400df8 <pio_handler_set+0x68>)
  400da2:	e004      	b.n	400dae <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400da4:	3401      	adds	r4, #1
  400da6:	b2e4      	uxtb	r4, r4
  400da8:	46a4      	mov	ip, r4
  400daa:	42a6      	cmp	r6, r4
  400dac:	d309      	bcc.n	400dc2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400dae:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400db0:	0125      	lsls	r5, r4, #4
  400db2:	597d      	ldr	r5, [r7, r5]
  400db4:	428d      	cmp	r5, r1
  400db6:	d1f5      	bne.n	400da4 <pio_handler_set+0x14>
  400db8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400dbc:	686d      	ldr	r5, [r5, #4]
  400dbe:	4295      	cmp	r5, r2
  400dc0:	d1f0      	bne.n	400da4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400dc2:	4d0d      	ldr	r5, [pc, #52]	; (400df8 <pio_handler_set+0x68>)
  400dc4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400dc8:	eb05 040e 	add.w	r4, r5, lr
  400dcc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400dd0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400dd2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400dd4:	9906      	ldr	r1, [sp, #24]
  400dd6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400dd8:	3601      	adds	r6, #1
  400dda:	4566      	cmp	r6, ip
  400ddc:	d005      	beq.n	400dea <pio_handler_set+0x5a>
  400dde:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400de0:	461a      	mov	r2, r3
  400de2:	4b06      	ldr	r3, [pc, #24]	; (400dfc <pio_handler_set+0x6c>)
  400de4:	4798      	blx	r3

	return 0;
  400de6:	2000      	movs	r0, #0
  400de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400dea:	4902      	ldr	r1, [pc, #8]	; (400df4 <pio_handler_set+0x64>)
  400dec:	600e      	str	r6, [r1, #0]
  400dee:	e7f6      	b.n	400dde <pio_handler_set+0x4e>
		return 1;
  400df0:	2001      	movs	r0, #1
}
  400df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400df4:	20400c64 	.word	0x20400c64
  400df8:	20400bf4 	.word	0x20400bf4
  400dfc:	00400d01 	.word	0x00400d01

00400e00 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e00:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e02:	210a      	movs	r1, #10
  400e04:	4801      	ldr	r0, [pc, #4]	; (400e0c <PIOA_Handler+0xc>)
  400e06:	4b02      	ldr	r3, [pc, #8]	; (400e10 <PIOA_Handler+0x10>)
  400e08:	4798      	blx	r3
  400e0a:	bd08      	pop	{r3, pc}
  400e0c:	400e0e00 	.word	0x400e0e00
  400e10:	00400d41 	.word	0x00400d41

00400e14 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e14:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e16:	210b      	movs	r1, #11
  400e18:	4801      	ldr	r0, [pc, #4]	; (400e20 <PIOB_Handler+0xc>)
  400e1a:	4b02      	ldr	r3, [pc, #8]	; (400e24 <PIOB_Handler+0x10>)
  400e1c:	4798      	blx	r3
  400e1e:	bd08      	pop	{r3, pc}
  400e20:	400e1000 	.word	0x400e1000
  400e24:	00400d41 	.word	0x00400d41

00400e28 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e28:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e2a:	210c      	movs	r1, #12
  400e2c:	4801      	ldr	r0, [pc, #4]	; (400e34 <PIOC_Handler+0xc>)
  400e2e:	4b02      	ldr	r3, [pc, #8]	; (400e38 <PIOC_Handler+0x10>)
  400e30:	4798      	blx	r3
  400e32:	bd08      	pop	{r3, pc}
  400e34:	400e1200 	.word	0x400e1200
  400e38:	00400d41 	.word	0x00400d41

00400e3c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e3c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e3e:	2110      	movs	r1, #16
  400e40:	4801      	ldr	r0, [pc, #4]	; (400e48 <PIOD_Handler+0xc>)
  400e42:	4b02      	ldr	r3, [pc, #8]	; (400e4c <PIOD_Handler+0x10>)
  400e44:	4798      	blx	r3
  400e46:	bd08      	pop	{r3, pc}
  400e48:	400e1400 	.word	0x400e1400
  400e4c:	00400d41 	.word	0x00400d41

00400e50 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e50:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e52:	2111      	movs	r1, #17
  400e54:	4801      	ldr	r0, [pc, #4]	; (400e5c <PIOE_Handler+0xc>)
  400e56:	4b02      	ldr	r3, [pc, #8]	; (400e60 <PIOE_Handler+0x10>)
  400e58:	4798      	blx	r3
  400e5a:	bd08      	pop	{r3, pc}
  400e5c:	400e1600 	.word	0x400e1600
  400e60:	00400d41 	.word	0x00400d41

00400e64 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e64:	2803      	cmp	r0, #3
  400e66:	d011      	beq.n	400e8c <pmc_mck_set_division+0x28>
  400e68:	2804      	cmp	r0, #4
  400e6a:	d012      	beq.n	400e92 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e6c:	2802      	cmp	r0, #2
  400e6e:	bf0c      	ite	eq
  400e70:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e74:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e76:	4a08      	ldr	r2, [pc, #32]	; (400e98 <pmc_mck_set_division+0x34>)
  400e78:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e7e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e80:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e82:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e84:	f013 0f08 	tst.w	r3, #8
  400e88:	d0fb      	beq.n	400e82 <pmc_mck_set_division+0x1e>
}
  400e8a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e8c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e90:	e7f1      	b.n	400e76 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e92:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e96:	e7ee      	b.n	400e76 <pmc_mck_set_division+0x12>
  400e98:	400e0600 	.word	0x400e0600

00400e9c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e9c:	4a17      	ldr	r2, [pc, #92]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400e9e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ea4:	4318      	orrs	r0, r3
  400ea6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ea8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eaa:	f013 0f08 	tst.w	r3, #8
  400eae:	d10a      	bne.n	400ec6 <pmc_switch_mck_to_pllack+0x2a>
  400eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400eb4:	4911      	ldr	r1, [pc, #68]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400eb6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400eb8:	f012 0f08 	tst.w	r2, #8
  400ebc:	d103      	bne.n	400ec6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ebe:	3b01      	subs	r3, #1
  400ec0:	d1f9      	bne.n	400eb6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ec2:	2001      	movs	r0, #1
  400ec4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ec6:	4a0d      	ldr	r2, [pc, #52]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400ec8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eca:	f023 0303 	bic.w	r3, r3, #3
  400ece:	f043 0302 	orr.w	r3, r3, #2
  400ed2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ed4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ed6:	f013 0f08 	tst.w	r3, #8
  400eda:	d10a      	bne.n	400ef2 <pmc_switch_mck_to_pllack+0x56>
  400edc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ee0:	4906      	ldr	r1, [pc, #24]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400ee2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ee4:	f012 0f08 	tst.w	r2, #8
  400ee8:	d105      	bne.n	400ef6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400eea:	3b01      	subs	r3, #1
  400eec:	d1f9      	bne.n	400ee2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400eee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ef0:	4770      	bx	lr
	return 0;
  400ef2:	2000      	movs	r0, #0
  400ef4:	4770      	bx	lr
  400ef6:	2000      	movs	r0, #0
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0600 	.word	0x400e0600

00400f00 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f00:	b9a0      	cbnz	r0, 400f2c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f02:	480e      	ldr	r0, [pc, #56]	; (400f3c <pmc_switch_mainck_to_xtal+0x3c>)
  400f04:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f06:	0209      	lsls	r1, r1, #8
  400f08:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f0a:	4a0d      	ldr	r2, [pc, #52]	; (400f40 <pmc_switch_mainck_to_xtal+0x40>)
  400f0c:	401a      	ands	r2, r3
  400f0e:	4b0d      	ldr	r3, [pc, #52]	; (400f44 <pmc_switch_mainck_to_xtal+0x44>)
  400f10:	4313      	orrs	r3, r2
  400f12:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f14:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f16:	4602      	mov	r2, r0
  400f18:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f1a:	f013 0f01 	tst.w	r3, #1
  400f1e:	d0fb      	beq.n	400f18 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f20:	4a06      	ldr	r2, [pc, #24]	; (400f3c <pmc_switch_mainck_to_xtal+0x3c>)
  400f22:	6a11      	ldr	r1, [r2, #32]
  400f24:	4b08      	ldr	r3, [pc, #32]	; (400f48 <pmc_switch_mainck_to_xtal+0x48>)
  400f26:	430b      	orrs	r3, r1
  400f28:	6213      	str	r3, [r2, #32]
  400f2a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f2c:	4903      	ldr	r1, [pc, #12]	; (400f3c <pmc_switch_mainck_to_xtal+0x3c>)
  400f2e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f30:	4a06      	ldr	r2, [pc, #24]	; (400f4c <pmc_switch_mainck_to_xtal+0x4c>)
  400f32:	401a      	ands	r2, r3
  400f34:	4b06      	ldr	r3, [pc, #24]	; (400f50 <pmc_switch_mainck_to_xtal+0x50>)
  400f36:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f38:	620b      	str	r3, [r1, #32]
  400f3a:	4770      	bx	lr
  400f3c:	400e0600 	.word	0x400e0600
  400f40:	ffc8fffc 	.word	0xffc8fffc
  400f44:	00370001 	.word	0x00370001
  400f48:	01370000 	.word	0x01370000
  400f4c:	fec8fffc 	.word	0xfec8fffc
  400f50:	01370002 	.word	0x01370002

00400f54 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f54:	4b02      	ldr	r3, [pc, #8]	; (400f60 <pmc_osc_is_ready_mainck+0xc>)
  400f56:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f58:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f5c:	4770      	bx	lr
  400f5e:	bf00      	nop
  400f60:	400e0600 	.word	0x400e0600

00400f64 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f64:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f68:	4b01      	ldr	r3, [pc, #4]	; (400f70 <pmc_disable_pllack+0xc>)
  400f6a:	629a      	str	r2, [r3, #40]	; 0x28
  400f6c:	4770      	bx	lr
  400f6e:	bf00      	nop
  400f70:	400e0600 	.word	0x400e0600

00400f74 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f74:	4b02      	ldr	r3, [pc, #8]	; (400f80 <pmc_is_locked_pllack+0xc>)
  400f76:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f78:	f000 0002 	and.w	r0, r0, #2
  400f7c:	4770      	bx	lr
  400f7e:	bf00      	nop
  400f80:	400e0600 	.word	0x400e0600

00400f84 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f84:	283f      	cmp	r0, #63	; 0x3f
  400f86:	d81e      	bhi.n	400fc6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f88:	281f      	cmp	r0, #31
  400f8a:	d80c      	bhi.n	400fa6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f8c:	4b11      	ldr	r3, [pc, #68]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400f8e:	699a      	ldr	r2, [r3, #24]
  400f90:	2301      	movs	r3, #1
  400f92:	4083      	lsls	r3, r0
  400f94:	4393      	bics	r3, r2
  400f96:	d018      	beq.n	400fca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f98:	2301      	movs	r3, #1
  400f9a:	fa03 f000 	lsl.w	r0, r3, r0
  400f9e:	4b0d      	ldr	r3, [pc, #52]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400fa0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fa2:	2000      	movs	r0, #0
  400fa4:	4770      	bx	lr
		ul_id -= 32;
  400fa6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fa8:	4b0a      	ldr	r3, [pc, #40]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400faa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fae:	2301      	movs	r3, #1
  400fb0:	4083      	lsls	r3, r0
  400fb2:	4393      	bics	r3, r2
  400fb4:	d00b      	beq.n	400fce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400fb6:	2301      	movs	r3, #1
  400fb8:	fa03 f000 	lsl.w	r0, r3, r0
  400fbc:	4b05      	ldr	r3, [pc, #20]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400fbe:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400fc2:	2000      	movs	r0, #0
  400fc4:	4770      	bx	lr
		return 1;
  400fc6:	2001      	movs	r0, #1
  400fc8:	4770      	bx	lr
	return 0;
  400fca:	2000      	movs	r0, #0
  400fcc:	4770      	bx	lr
  400fce:	2000      	movs	r0, #0
}
  400fd0:	4770      	bx	lr
  400fd2:	bf00      	nop
  400fd4:	400e0600 	.word	0x400e0600

00400fd8 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400fd8:	4770      	bx	lr
	...

00400fdc <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400fdc:	4a10      	ldr	r2, [pc, #64]	; (401020 <pmc_enable_waitmode+0x44>)
  400fde:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fe0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400fe4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400fe8:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400fea:	6a11      	ldr	r1, [r2, #32]
  400fec:	4b0d      	ldr	r3, [pc, #52]	; (401024 <pmc_enable_waitmode+0x48>)
  400fee:	430b      	orrs	r3, r1
  400ff0:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ff2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ff4:	f013 0f08 	tst.w	r3, #8
  400ff8:	d0fb      	beq.n	400ff2 <pmc_enable_waitmode+0x16>
  400ffa:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400ffe:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401000:	3b01      	subs	r3, #1
  401002:	d1fc      	bne.n	400ffe <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401004:	4a06      	ldr	r2, [pc, #24]	; (401020 <pmc_enable_waitmode+0x44>)
  401006:	6a13      	ldr	r3, [r2, #32]
  401008:	f013 0f08 	tst.w	r3, #8
  40100c:	d0fb      	beq.n	401006 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40100e:	4a04      	ldr	r2, [pc, #16]	; (401020 <pmc_enable_waitmode+0x44>)
  401010:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401012:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401016:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40101a:	6713      	str	r3, [r2, #112]	; 0x70
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop
  401020:	400e0600 	.word	0x400e0600
  401024:	00370004 	.word	0x00370004

00401028 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40102c:	1e43      	subs	r3, r0, #1
  40102e:	2b04      	cmp	r3, #4
  401030:	f200 8107 	bhi.w	401242 <pmc_sleep+0x21a>
  401034:	e8df f013 	tbh	[pc, r3, lsl #1]
  401038:	00050005 	.word	0x00050005
  40103c:	00150015 	.word	0x00150015
  401040:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401042:	4a81      	ldr	r2, [pc, #516]	; (401248 <pmc_sleep+0x220>)
  401044:	6913      	ldr	r3, [r2, #16]
  401046:	f023 0304 	bic.w	r3, r3, #4
  40104a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40104c:	2201      	movs	r2, #1
  40104e:	4b7f      	ldr	r3, [pc, #508]	; (40124c <pmc_sleep+0x224>)
  401050:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401052:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401056:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401058:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40105c:	bf30      	wfi
  40105e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401062:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401064:	2803      	cmp	r0, #3
  401066:	bf0c      	ite	eq
  401068:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40106a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40106e:	4b78      	ldr	r3, [pc, #480]	; (401250 <pmc_sleep+0x228>)
  401070:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401072:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401074:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401078:	2200      	movs	r2, #0
  40107a:	4b74      	ldr	r3, [pc, #464]	; (40124c <pmc_sleep+0x224>)
  40107c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40107e:	2201      	movs	r2, #1
  401080:	4b74      	ldr	r3, [pc, #464]	; (401254 <pmc_sleep+0x22c>)
  401082:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401084:	4b74      	ldr	r3, [pc, #464]	; (401258 <pmc_sleep+0x230>)
  401086:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401088:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40108a:	4a74      	ldr	r2, [pc, #464]	; (40125c <pmc_sleep+0x234>)
  40108c:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401090:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401092:	4a73      	ldr	r2, [pc, #460]	; (401260 <pmc_sleep+0x238>)
  401094:	433a      	orrs	r2, r7
  401096:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401098:	f005 0903 	and.w	r9, r5, #3
  40109c:	f1b9 0f01 	cmp.w	r9, #1
  4010a0:	f240 8089 	bls.w	4011b6 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4010a4:	f025 0103 	bic.w	r1, r5, #3
  4010a8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4010ac:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010ae:	461a      	mov	r2, r3
  4010b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010b2:	f013 0f08 	tst.w	r3, #8
  4010b6:	d0fb      	beq.n	4010b0 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4010b8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4010bc:	d008      	beq.n	4010d0 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4010be:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4010c2:	4b65      	ldr	r3, [pc, #404]	; (401258 <pmc_sleep+0x230>)
  4010c4:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010c6:	461a      	mov	r2, r3
  4010c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ca:	f013 0f08 	tst.w	r3, #8
  4010ce:	d0fb      	beq.n	4010c8 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4010d0:	4b64      	ldr	r3, [pc, #400]	; (401264 <pmc_sleep+0x23c>)
  4010d2:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4010d4:	4a60      	ldr	r2, [pc, #384]	; (401258 <pmc_sleep+0x230>)
  4010d6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010d8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4010dc:	d0fb      	beq.n	4010d6 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4010de:	4a5e      	ldr	r2, [pc, #376]	; (401258 <pmc_sleep+0x230>)
  4010e0:	6a11      	ldr	r1, [r2, #32]
  4010e2:	4b61      	ldr	r3, [pc, #388]	; (401268 <pmc_sleep+0x240>)
  4010e4:	400b      	ands	r3, r1
  4010e6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010ea:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4010ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4010f2:	d0fb      	beq.n	4010ec <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4010f4:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4010f8:	4a58      	ldr	r2, [pc, #352]	; (40125c <pmc_sleep+0x234>)
  4010fa:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4010fc:	2c04      	cmp	r4, #4
  4010fe:	d05c      	beq.n	4011ba <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401100:	4c52      	ldr	r4, [pc, #328]	; (40124c <pmc_sleep+0x224>)
  401102:	2301      	movs	r3, #1
  401104:	7023      	strb	r3, [r4, #0]
  401106:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40110a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40110c:	4b57      	ldr	r3, [pc, #348]	; (40126c <pmc_sleep+0x244>)
  40110e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401110:	b672      	cpsid	i
  401112:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401116:	2300      	movs	r3, #0
  401118:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40111a:	f017 0f02 	tst.w	r7, #2
  40111e:	d055      	beq.n	4011cc <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401120:	4a4d      	ldr	r2, [pc, #308]	; (401258 <pmc_sleep+0x230>)
  401122:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401124:	4952      	ldr	r1, [pc, #328]	; (401270 <pmc_sleep+0x248>)
  401126:	4019      	ands	r1, r3
  401128:	4b52      	ldr	r3, [pc, #328]	; (401274 <pmc_sleep+0x24c>)
  40112a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40112c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40112e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401130:	4b51      	ldr	r3, [pc, #324]	; (401278 <pmc_sleep+0x250>)
  401132:	400b      	ands	r3, r1
  401134:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401138:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40113a:	4b50      	ldr	r3, [pc, #320]	; (40127c <pmc_sleep+0x254>)
  40113c:	4033      	ands	r3, r6
  40113e:	2b00      	cmp	r3, #0
  401140:	d06e      	beq.n	401220 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401142:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401146:	4b44      	ldr	r3, [pc, #272]	; (401258 <pmc_sleep+0x230>)
  401148:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40114a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40114c:	f1b9 0f02 	cmp.w	r9, #2
  401150:	d104      	bne.n	40115c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401152:	4a41      	ldr	r2, [pc, #260]	; (401258 <pmc_sleep+0x230>)
  401154:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401156:	f013 0f02 	tst.w	r3, #2
  40115a:	d0fb      	beq.n	401154 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40115c:	4a3e      	ldr	r2, [pc, #248]	; (401258 <pmc_sleep+0x230>)
  40115e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401164:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401168:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40116a:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40116c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40116e:	f013 0f08 	tst.w	r3, #8
  401172:	d0fb      	beq.n	40116c <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401174:	4b39      	ldr	r3, [pc, #228]	; (40125c <pmc_sleep+0x234>)
  401176:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40117a:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40117e:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401180:	461a      	mov	r2, r3
  401182:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401184:	f013 0f08 	tst.w	r3, #8
  401188:	d0fb      	beq.n	401182 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  40118a:	4a33      	ldr	r2, [pc, #204]	; (401258 <pmc_sleep+0x230>)
  40118c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40118e:	420b      	tst	r3, r1
  401190:	d0fc      	beq.n	40118c <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401192:	2200      	movs	r2, #0
  401194:	4b2f      	ldr	r3, [pc, #188]	; (401254 <pmc_sleep+0x22c>)
  401196:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401198:	4b39      	ldr	r3, [pc, #228]	; (401280 <pmc_sleep+0x258>)
  40119a:	681b      	ldr	r3, [r3, #0]
  40119c:	b11b      	cbz	r3, 4011a6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40119e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011a0:	2200      	movs	r2, #0
  4011a2:	4b37      	ldr	r3, [pc, #220]	; (401280 <pmc_sleep+0x258>)
  4011a4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4011a6:	2201      	movs	r2, #1
  4011a8:	4b28      	ldr	r3, [pc, #160]	; (40124c <pmc_sleep+0x224>)
  4011aa:	701a      	strb	r2, [r3, #0]
  4011ac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011b0:	b662      	cpsie	i
  4011b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4011b6:	4629      	mov	r1, r5
  4011b8:	e77e      	b.n	4010b8 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ba:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4011be:	6a11      	ldr	r1, [r2, #32]
  4011c0:	4b30      	ldr	r3, [pc, #192]	; (401284 <pmc_sleep+0x25c>)
  4011c2:	400b      	ands	r3, r1
  4011c4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011c8:	6213      	str	r3, [r2, #32]
  4011ca:	e799      	b.n	401100 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4011cc:	f017 0f01 	tst.w	r7, #1
  4011d0:	d0b3      	beq.n	40113a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4011d2:	4b21      	ldr	r3, [pc, #132]	; (401258 <pmc_sleep+0x230>)
  4011d4:	6a1b      	ldr	r3, [r3, #32]
  4011d6:	f013 0f01 	tst.w	r3, #1
  4011da:	d10b      	bne.n	4011f4 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011dc:	491e      	ldr	r1, [pc, #120]	; (401258 <pmc_sleep+0x230>)
  4011de:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4011e0:	4a29      	ldr	r2, [pc, #164]	; (401288 <pmc_sleep+0x260>)
  4011e2:	401a      	ands	r2, r3
  4011e4:	4b29      	ldr	r3, [pc, #164]	; (40128c <pmc_sleep+0x264>)
  4011e6:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011e8:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011ea:	460a      	mov	r2, r1
  4011ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ee:	f013 0f01 	tst.w	r3, #1
  4011f2:	d0fb      	beq.n	4011ec <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4011f4:	4b18      	ldr	r3, [pc, #96]	; (401258 <pmc_sleep+0x230>)
  4011f6:	6a1b      	ldr	r3, [r3, #32]
  4011f8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011fc:	d108      	bne.n	401210 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011fe:	4a16      	ldr	r2, [pc, #88]	; (401258 <pmc_sleep+0x230>)
  401200:	6a11      	ldr	r1, [r2, #32]
  401202:	4b23      	ldr	r3, [pc, #140]	; (401290 <pmc_sleep+0x268>)
  401204:	430b      	orrs	r3, r1
  401206:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401208:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40120a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40120e:	d0fb      	beq.n	401208 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401210:	4a11      	ldr	r2, [pc, #68]	; (401258 <pmc_sleep+0x230>)
  401212:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401214:	4b18      	ldr	r3, [pc, #96]	; (401278 <pmc_sleep+0x250>)
  401216:	400b      	ands	r3, r1
  401218:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40121c:	6213      	str	r3, [r2, #32]
  40121e:	e78c      	b.n	40113a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401220:	2100      	movs	r1, #0
  401222:	e793      	b.n	40114c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401224:	4a08      	ldr	r2, [pc, #32]	; (401248 <pmc_sleep+0x220>)
  401226:	6913      	ldr	r3, [r2, #16]
  401228:	f043 0304 	orr.w	r3, r3, #4
  40122c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40122e:	4a19      	ldr	r2, [pc, #100]	; (401294 <pmc_sleep+0x26c>)
  401230:	4b19      	ldr	r3, [pc, #100]	; (401298 <pmc_sleep+0x270>)
  401232:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401234:	2201      	movs	r2, #1
  401236:	4b05      	ldr	r3, [pc, #20]	; (40124c <pmc_sleep+0x224>)
  401238:	701a      	strb	r2, [r3, #0]
  40123a:	f3bf 8f5f 	dmb	sy
  40123e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401240:	bf30      	wfi
  401242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401246:	bf00      	nop
  401248:	e000ed00 	.word	0xe000ed00
  40124c:	20400018 	.word	0x20400018
  401250:	00400fd9 	.word	0x00400fd9
  401254:	20400c68 	.word	0x20400c68
  401258:	400e0600 	.word	0x400e0600
  40125c:	400e0c00 	.word	0x400e0c00
  401260:	00370008 	.word	0x00370008
  401264:	00400f65 	.word	0x00400f65
  401268:	fec8ffff 	.word	0xfec8ffff
  40126c:	00400fdd 	.word	0x00400fdd
  401270:	fec8fffc 	.word	0xfec8fffc
  401274:	01370002 	.word	0x01370002
  401278:	ffc8ff87 	.word	0xffc8ff87
  40127c:	07ff0000 	.word	0x07ff0000
  401280:	20400c6c 	.word	0x20400c6c
  401284:	ffc8fffe 	.word	0xffc8fffe
  401288:	ffc8fffc 	.word	0xffc8fffc
  40128c:	00370001 	.word	0x00370001
  401290:	01370000 	.word	0x01370000
  401294:	a5000004 	.word	0xa5000004
  401298:	400e1810 	.word	0x400e1810

0040129c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40129c:	e7fe      	b.n	40129c <Dummy_Handler>
	...

004012a0 <Reset_Handler>:
{
  4012a0:	b500      	push	{lr}
  4012a2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012a4:	4b25      	ldr	r3, [pc, #148]	; (40133c <Reset_Handler+0x9c>)
  4012a6:	4a26      	ldr	r2, [pc, #152]	; (401340 <Reset_Handler+0xa0>)
  4012a8:	429a      	cmp	r2, r3
  4012aa:	d010      	beq.n	4012ce <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012ac:	4b25      	ldr	r3, [pc, #148]	; (401344 <Reset_Handler+0xa4>)
  4012ae:	4a23      	ldr	r2, [pc, #140]	; (40133c <Reset_Handler+0x9c>)
  4012b0:	429a      	cmp	r2, r3
  4012b2:	d20c      	bcs.n	4012ce <Reset_Handler+0x2e>
  4012b4:	3b01      	subs	r3, #1
  4012b6:	1a9b      	subs	r3, r3, r2
  4012b8:	f023 0303 	bic.w	r3, r3, #3
  4012bc:	3304      	adds	r3, #4
  4012be:	4413      	add	r3, r2
  4012c0:	491f      	ldr	r1, [pc, #124]	; (401340 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012c2:	f851 0b04 	ldr.w	r0, [r1], #4
  4012c6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012ca:	429a      	cmp	r2, r3
  4012cc:	d1f9      	bne.n	4012c2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012ce:	4b1e      	ldr	r3, [pc, #120]	; (401348 <Reset_Handler+0xa8>)
  4012d0:	4a1e      	ldr	r2, [pc, #120]	; (40134c <Reset_Handler+0xac>)
  4012d2:	429a      	cmp	r2, r3
  4012d4:	d20a      	bcs.n	4012ec <Reset_Handler+0x4c>
  4012d6:	3b01      	subs	r3, #1
  4012d8:	1a9b      	subs	r3, r3, r2
  4012da:	f023 0303 	bic.w	r3, r3, #3
  4012de:	3304      	adds	r3, #4
  4012e0:	4413      	add	r3, r2
                *pDest++ = 0;
  4012e2:	2100      	movs	r1, #0
  4012e4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4012e8:	4293      	cmp	r3, r2
  4012ea:	d1fb      	bne.n	4012e4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012ec:	4a18      	ldr	r2, [pc, #96]	; (401350 <Reset_Handler+0xb0>)
  4012ee:	4b19      	ldr	r3, [pc, #100]	; (401354 <Reset_Handler+0xb4>)
  4012f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012f4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012f6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012fa:	fab3 f383 	clz	r3, r3
  4012fe:	095b      	lsrs	r3, r3, #5
  401300:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401302:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401304:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401308:	2200      	movs	r2, #0
  40130a:	4b13      	ldr	r3, [pc, #76]	; (401358 <Reset_Handler+0xb8>)
  40130c:	701a      	strb	r2, [r3, #0]
	return flags;
  40130e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401310:	4a12      	ldr	r2, [pc, #72]	; (40135c <Reset_Handler+0xbc>)
  401312:	6813      	ldr	r3, [r2, #0]
  401314:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401318:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40131a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40131e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401322:	b129      	cbz	r1, 401330 <Reset_Handler+0x90>
		cpu_irq_enable();
  401324:	2201      	movs	r2, #1
  401326:	4b0c      	ldr	r3, [pc, #48]	; (401358 <Reset_Handler+0xb8>)
  401328:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40132a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40132e:	b662      	cpsie	i
        __libc_init_array();
  401330:	4b0b      	ldr	r3, [pc, #44]	; (401360 <Reset_Handler+0xc0>)
  401332:	4798      	blx	r3
        main();
  401334:	4b0b      	ldr	r3, [pc, #44]	; (401364 <Reset_Handler+0xc4>)
  401336:	4798      	blx	r3
  401338:	e7fe      	b.n	401338 <Reset_Handler+0x98>
  40133a:	bf00      	nop
  40133c:	20400000 	.word	0x20400000
  401340:	00407094 	.word	0x00407094
  401344:	204009d0 	.word	0x204009d0
  401348:	20400cf0 	.word	0x20400cf0
  40134c:	204009d0 	.word	0x204009d0
  401350:	e000ed00 	.word	0xe000ed00
  401354:	00400000 	.word	0x00400000
  401358:	20400018 	.word	0x20400018
  40135c:	e000ed88 	.word	0xe000ed88
  401360:	00401ded 	.word	0x00401ded
  401364:	00401949 	.word	0x00401949

00401368 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401368:	4b3b      	ldr	r3, [pc, #236]	; (401458 <SystemCoreClockUpdate+0xf0>)
  40136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40136c:	f003 0303 	and.w	r3, r3, #3
  401370:	2b01      	cmp	r3, #1
  401372:	d01d      	beq.n	4013b0 <SystemCoreClockUpdate+0x48>
  401374:	b183      	cbz	r3, 401398 <SystemCoreClockUpdate+0x30>
  401376:	2b02      	cmp	r3, #2
  401378:	d036      	beq.n	4013e8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40137a:	4b37      	ldr	r3, [pc, #220]	; (401458 <SystemCoreClockUpdate+0xf0>)
  40137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40137e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401382:	2b70      	cmp	r3, #112	; 0x70
  401384:	d05f      	beq.n	401446 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401386:	4b34      	ldr	r3, [pc, #208]	; (401458 <SystemCoreClockUpdate+0xf0>)
  401388:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40138a:	4934      	ldr	r1, [pc, #208]	; (40145c <SystemCoreClockUpdate+0xf4>)
  40138c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401390:	680b      	ldr	r3, [r1, #0]
  401392:	40d3      	lsrs	r3, r2
  401394:	600b      	str	r3, [r1, #0]
  401396:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401398:	4b31      	ldr	r3, [pc, #196]	; (401460 <SystemCoreClockUpdate+0xf8>)
  40139a:	695b      	ldr	r3, [r3, #20]
  40139c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013a0:	bf14      	ite	ne
  4013a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013aa:	4b2c      	ldr	r3, [pc, #176]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013ac:	601a      	str	r2, [r3, #0]
  4013ae:	e7e4      	b.n	40137a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013b0:	4b29      	ldr	r3, [pc, #164]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013b2:	6a1b      	ldr	r3, [r3, #32]
  4013b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b8:	d003      	beq.n	4013c2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ba:	4a2a      	ldr	r2, [pc, #168]	; (401464 <SystemCoreClockUpdate+0xfc>)
  4013bc:	4b27      	ldr	r3, [pc, #156]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013be:	601a      	str	r2, [r3, #0]
  4013c0:	e7db      	b.n	40137a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013c2:	4a29      	ldr	r2, [pc, #164]	; (401468 <SystemCoreClockUpdate+0x100>)
  4013c4:	4b25      	ldr	r3, [pc, #148]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013c6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013c8:	4b23      	ldr	r3, [pc, #140]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013ca:	6a1b      	ldr	r3, [r3, #32]
  4013cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013d0:	2b10      	cmp	r3, #16
  4013d2:	d005      	beq.n	4013e0 <SystemCoreClockUpdate+0x78>
  4013d4:	2b20      	cmp	r3, #32
  4013d6:	d1d0      	bne.n	40137a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4013d8:	4a22      	ldr	r2, [pc, #136]	; (401464 <SystemCoreClockUpdate+0xfc>)
  4013da:	4b20      	ldr	r3, [pc, #128]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013dc:	601a      	str	r2, [r3, #0]
          break;
  4013de:	e7cc      	b.n	40137a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4013e0:	4a22      	ldr	r2, [pc, #136]	; (40146c <SystemCoreClockUpdate+0x104>)
  4013e2:	4b1e      	ldr	r3, [pc, #120]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013e4:	601a      	str	r2, [r3, #0]
          break;
  4013e6:	e7c8      	b.n	40137a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e8:	4b1b      	ldr	r3, [pc, #108]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013ea:	6a1b      	ldr	r3, [r3, #32]
  4013ec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013f0:	d016      	beq.n	401420 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013f2:	4a1c      	ldr	r2, [pc, #112]	; (401464 <SystemCoreClockUpdate+0xfc>)
  4013f4:	4b19      	ldr	r3, [pc, #100]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013f6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013f8:	4b17      	ldr	r3, [pc, #92]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013fc:	f003 0303 	and.w	r3, r3, #3
  401400:	2b02      	cmp	r3, #2
  401402:	d1ba      	bne.n	40137a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401404:	4a14      	ldr	r2, [pc, #80]	; (401458 <SystemCoreClockUpdate+0xf0>)
  401406:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401408:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40140a:	4814      	ldr	r0, [pc, #80]	; (40145c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40140c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401410:	6803      	ldr	r3, [r0, #0]
  401412:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401416:	b2d2      	uxtb	r2, r2
  401418:	fbb3 f3f2 	udiv	r3, r3, r2
  40141c:	6003      	str	r3, [r0, #0]
  40141e:	e7ac      	b.n	40137a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401420:	4a11      	ldr	r2, [pc, #68]	; (401468 <SystemCoreClockUpdate+0x100>)
  401422:	4b0e      	ldr	r3, [pc, #56]	; (40145c <SystemCoreClockUpdate+0xf4>)
  401424:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401426:	4b0c      	ldr	r3, [pc, #48]	; (401458 <SystemCoreClockUpdate+0xf0>)
  401428:	6a1b      	ldr	r3, [r3, #32]
  40142a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142e:	2b10      	cmp	r3, #16
  401430:	d005      	beq.n	40143e <SystemCoreClockUpdate+0xd6>
  401432:	2b20      	cmp	r3, #32
  401434:	d1e0      	bne.n	4013f8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401436:	4a0b      	ldr	r2, [pc, #44]	; (401464 <SystemCoreClockUpdate+0xfc>)
  401438:	4b08      	ldr	r3, [pc, #32]	; (40145c <SystemCoreClockUpdate+0xf4>)
  40143a:	601a      	str	r2, [r3, #0]
          break;
  40143c:	e7dc      	b.n	4013f8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40143e:	4a0b      	ldr	r2, [pc, #44]	; (40146c <SystemCoreClockUpdate+0x104>)
  401440:	4b06      	ldr	r3, [pc, #24]	; (40145c <SystemCoreClockUpdate+0xf4>)
  401442:	601a      	str	r2, [r3, #0]
          break;
  401444:	e7d8      	b.n	4013f8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401446:	4a05      	ldr	r2, [pc, #20]	; (40145c <SystemCoreClockUpdate+0xf4>)
  401448:	6813      	ldr	r3, [r2, #0]
  40144a:	4909      	ldr	r1, [pc, #36]	; (401470 <SystemCoreClockUpdate+0x108>)
  40144c:	fba1 1303 	umull	r1, r3, r1, r3
  401450:	085b      	lsrs	r3, r3, #1
  401452:	6013      	str	r3, [r2, #0]
  401454:	4770      	bx	lr
  401456:	bf00      	nop
  401458:	400e0600 	.word	0x400e0600
  40145c:	2040001c 	.word	0x2040001c
  401460:	400e1810 	.word	0x400e1810
  401464:	00b71b00 	.word	0x00b71b00
  401468:	003d0900 	.word	0x003d0900
  40146c:	007a1200 	.word	0x007a1200
  401470:	aaaaaaab 	.word	0xaaaaaaab

00401474 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401474:	4b16      	ldr	r3, [pc, #88]	; (4014d0 <system_init_flash+0x5c>)
  401476:	4298      	cmp	r0, r3
  401478:	d913      	bls.n	4014a2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40147a:	4b16      	ldr	r3, [pc, #88]	; (4014d4 <system_init_flash+0x60>)
  40147c:	4298      	cmp	r0, r3
  40147e:	d915      	bls.n	4014ac <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401480:	4b15      	ldr	r3, [pc, #84]	; (4014d8 <system_init_flash+0x64>)
  401482:	4298      	cmp	r0, r3
  401484:	d916      	bls.n	4014b4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401486:	4b15      	ldr	r3, [pc, #84]	; (4014dc <system_init_flash+0x68>)
  401488:	4298      	cmp	r0, r3
  40148a:	d917      	bls.n	4014bc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40148c:	4b14      	ldr	r3, [pc, #80]	; (4014e0 <system_init_flash+0x6c>)
  40148e:	4298      	cmp	r0, r3
  401490:	d918      	bls.n	4014c4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401492:	4b14      	ldr	r3, [pc, #80]	; (4014e4 <system_init_flash+0x70>)
  401494:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401496:	bf94      	ite	ls
  401498:	4a13      	ldrls	r2, [pc, #76]	; (4014e8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40149a:	4a14      	ldrhi	r2, [pc, #80]	; (4014ec <system_init_flash+0x78>)
  40149c:	4b14      	ldr	r3, [pc, #80]	; (4014f0 <system_init_flash+0x7c>)
  40149e:	601a      	str	r2, [r3, #0]
  4014a0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014a2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014a6:	4b12      	ldr	r3, [pc, #72]	; (4014f0 <system_init_flash+0x7c>)
  4014a8:	601a      	str	r2, [r3, #0]
  4014aa:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ac:	4a11      	ldr	r2, [pc, #68]	; (4014f4 <system_init_flash+0x80>)
  4014ae:	4b10      	ldr	r3, [pc, #64]	; (4014f0 <system_init_flash+0x7c>)
  4014b0:	601a      	str	r2, [r3, #0]
  4014b2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014b4:	4a10      	ldr	r2, [pc, #64]	; (4014f8 <system_init_flash+0x84>)
  4014b6:	4b0e      	ldr	r3, [pc, #56]	; (4014f0 <system_init_flash+0x7c>)
  4014b8:	601a      	str	r2, [r3, #0]
  4014ba:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014bc:	4a0f      	ldr	r2, [pc, #60]	; (4014fc <system_init_flash+0x88>)
  4014be:	4b0c      	ldr	r3, [pc, #48]	; (4014f0 <system_init_flash+0x7c>)
  4014c0:	601a      	str	r2, [r3, #0]
  4014c2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014c4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014c8:	4b09      	ldr	r3, [pc, #36]	; (4014f0 <system_init_flash+0x7c>)
  4014ca:	601a      	str	r2, [r3, #0]
  4014cc:	4770      	bx	lr
  4014ce:	bf00      	nop
  4014d0:	015ef3bf 	.word	0x015ef3bf
  4014d4:	02bde77f 	.word	0x02bde77f
  4014d8:	041cdb3f 	.word	0x041cdb3f
  4014dc:	057bceff 	.word	0x057bceff
  4014e0:	06dac2bf 	.word	0x06dac2bf
  4014e4:	0839b67f 	.word	0x0839b67f
  4014e8:	04000500 	.word	0x04000500
  4014ec:	04000600 	.word	0x04000600
  4014f0:	400e0c00 	.word	0x400e0c00
  4014f4:	04000100 	.word	0x04000100
  4014f8:	04000200 	.word	0x04000200
  4014fc:	04000300 	.word	0x04000300

00401500 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401500:	4b0a      	ldr	r3, [pc, #40]	; (40152c <_sbrk+0x2c>)
  401502:	681b      	ldr	r3, [r3, #0]
  401504:	b153      	cbz	r3, 40151c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401506:	4b09      	ldr	r3, [pc, #36]	; (40152c <_sbrk+0x2c>)
  401508:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40150a:	181a      	adds	r2, r3, r0
  40150c:	4908      	ldr	r1, [pc, #32]	; (401530 <_sbrk+0x30>)
  40150e:	4291      	cmp	r1, r2
  401510:	db08      	blt.n	401524 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401512:	4610      	mov	r0, r2
  401514:	4a05      	ldr	r2, [pc, #20]	; (40152c <_sbrk+0x2c>)
  401516:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401518:	4618      	mov	r0, r3
  40151a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40151c:	4a05      	ldr	r2, [pc, #20]	; (401534 <_sbrk+0x34>)
  40151e:	4b03      	ldr	r3, [pc, #12]	; (40152c <_sbrk+0x2c>)
  401520:	601a      	str	r2, [r3, #0]
  401522:	e7f0      	b.n	401506 <_sbrk+0x6>
		return (caddr_t) -1;	
  401524:	f04f 30ff 	mov.w	r0, #4294967295
}
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	20400c70 	.word	0x20400c70
  401530:	2045fffc 	.word	0x2045fffc
  401534:	20402ef0 	.word	0x20402ef0

00401538 <but_callback>:
/************************************************************************/
/* CALLBACKS                                                            */
/************************************************************************/
void but_callback(void)
{
	but_flag = 1;
  401538:	2201      	movs	r2, #1
  40153a:	4b01      	ldr	r3, [pc, #4]	; (401540 <but_callback+0x8>)
  40153c:	701a      	strb	r2, [r3, #0]
  40153e:	4770      	bx	lr
  401540:	20400cc6 	.word	0x20400cc6

00401544 <echo_callback>:
}

void echo_callback(void)
{
  401544:	b510      	push	{r4, lr}
  401546:	ed2d 8b02 	vpush	{d8}
  40154a:	b082      	sub	sp, #8
	if (!echo_flag)
  40154c:	4b21      	ldr	r3, [pc, #132]	; (4015d4 <echo_callback+0x90>)
  40154e:	781b      	ldrb	r3, [r3, #0]
  401550:	b1b3      	cbz	r3, 401580 <echo_callback+0x3c>
	}
	else
	{
		// Caso contrrio, recebe o valor atual do contador
		// para calcular a distancia
		timer_count = rtt_read_timer_value(RTT);
  401552:	4821      	ldr	r0, [pc, #132]	; (4015d8 <echo_callback+0x94>)
  401554:	4b21      	ldr	r3, [pc, #132]	; (4015dc <echo_callback+0x98>)
  401556:	4798      	blx	r3
  401558:	ee07 0a90 	vmov	s15, r0
  40155c:	eef8 7a67 	vcvt.f32.u32	s15, s15
  401560:	4b1f      	ldr	r3, [pc, #124]	; (4015e0 <echo_callback+0x9c>)
  401562:	edc3 7a00 	vstr	s15, [r3]
		display_flag = 1;
  401566:	2201      	movs	r2, #1
  401568:	4b1e      	ldr	r3, [pc, #120]	; (4015e4 <echo_callback+0xa0>)
  40156a:	701a      	strb	r2, [r3, #0]
	}
	echo_flag = !echo_flag;
  40156c:	4a19      	ldr	r2, [pc, #100]	; (4015d4 <echo_callback+0x90>)
  40156e:	7813      	ldrb	r3, [r2, #0]
  401570:	fab3 f383 	clz	r3, r3
  401574:	095b      	lsrs	r3, r3, #5
  401576:	7013      	strb	r3, [r2, #0]
}
  401578:	b002      	add	sp, #8
  40157a:	ecbd 8b02 	vpop	{d8}
  40157e:	bd10      	pop	{r4, pc}
		tc_stop(TC0, 0);
  401580:	2100      	movs	r1, #0
  401582:	4819      	ldr	r0, [pc, #100]	; (4015e8 <echo_callback+0xa4>)
  401584:	4b19      	ldr	r3, [pc, #100]	; (4015ec <echo_callback+0xa8>)
  401586:	4798      	blx	r3
		RTT_init(freqPrescale, 0, 0);
  401588:	4b19      	ldr	r3, [pc, #100]	; (4015f0 <echo_callback+0xac>)
  40158a:	ed93 8a00 	vldr	s16, [r3]
static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource)
{

	uint16_t pllPreScale = (int)(((float)32768) / freqPrescale);

	rtt_sel_source(RTT, false);
  40158e:	4c12      	ldr	r4, [pc, #72]	; (4015d8 <echo_callback+0x94>)
  401590:	2100      	movs	r1, #0
  401592:	4620      	mov	r0, r4
  401594:	4b17      	ldr	r3, [pc, #92]	; (4015f4 <echo_callback+0xb0>)
  401596:	4798      	blx	r3
	uint16_t pllPreScale = (int)(((float)32768) / freqPrescale);
  401598:	ed9f 7a17 	vldr	s14, [pc, #92]	; 4015f8 <echo_callback+0xb4>
  40159c:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4015a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4015a4:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  4015a8:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  4015ac:	4620      	mov	r0, r4
  4015ae:	4b13      	ldr	r3, [pc, #76]	; (4015fc <echo_callback+0xb8>)
  4015b0:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4015b2:	4b13      	ldr	r3, [pc, #76]	; (401600 <echo_callback+0xbc>)
  4015b4:	2208      	movs	r2, #8
  4015b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4015ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4015be:	2180      	movs	r1, #128	; 0x80
  4015c0:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015c4:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(RTT_IRQn);

	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
		rtt_enable_interrupt(RTT, rttIRQSource);
	else
		rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4015c6:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4015ca:	4620      	mov	r0, r4
  4015cc:	4b0d      	ldr	r3, [pc, #52]	; (401604 <echo_callback+0xc0>)
  4015ce:	4798      	blx	r3
  4015d0:	e7cc      	b.n	40156c <echo_callback+0x28>
  4015d2:	bf00      	nop
  4015d4:	20400cc4 	.word	0x20400cc4
  4015d8:	400e1830 	.word	0x400e1830
  4015dc:	00400201 	.word	0x00400201
  4015e0:	20400c8c 	.word	0x20400c8c
  4015e4:	20400cc7 	.word	0x20400cc7
  4015e8:	4000c000 	.word	0x4000c000
  4015ec:	00400385 	.word	0x00400385
  4015f0:	20400020 	.word	0x20400020
  4015f4:	004001c1 	.word	0x004001c1
  4015f8:	47000000 	.word	0x47000000
  4015fc:	004001ad 	.word	0x004001ad
  401600:	e000e100 	.word	0xe000e100
  401604:	004001ed 	.word	0x004001ed

00401608 <RTT_Handler>:
{
  401608:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  40160a:	4802      	ldr	r0, [pc, #8]	; (401614 <RTT_Handler+0xc>)
  40160c:	4b02      	ldr	r3, [pc, #8]	; (401618 <RTT_Handler+0x10>)
  40160e:	4798      	blx	r3
  401610:	bd08      	pop	{r3, pc}
  401612:	bf00      	nop
  401614:	400e1830 	.word	0x400e1830
  401618:	00400215 	.word	0x00400215

0040161c <TC0_Handler>:
{
  40161c:	b500      	push	{lr}
  40161e:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  401620:	2100      	movs	r1, #0
  401622:	4805      	ldr	r0, [pc, #20]	; (401638 <TC0_Handler+0x1c>)
  401624:	4b05      	ldr	r3, [pc, #20]	; (40163c <TC0_Handler+0x20>)
  401626:	4798      	blx	r3
  401628:	9001      	str	r0, [sp, #4]
	timeout_flag = 1;
  40162a:	2201      	movs	r2, #1
  40162c:	4b04      	ldr	r3, [pc, #16]	; (401640 <TC0_Handler+0x24>)
  40162e:	701a      	strb	r2, [r3, #0]
}
  401630:	b003      	add	sp, #12
  401632:	f85d fb04 	ldr.w	pc, [sp], #4
  401636:	bf00      	nop
  401638:	4000c000 	.word	0x4000c000
  40163c:	0040039d 	.word	0x0040039d
  401640:	20400cc5 	.word	0x20400cc5

00401644 <TC_init>:
}

void TC_init(Tc *TC, int ID_TC, int TC_CHANNEL, int freq)
{
  401644:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401648:	b085      	sub	sp, #20
  40164a:	4606      	mov	r6, r0
  40164c:	460c      	mov	r4, r1
  40164e:	4617      	mov	r7, r2
  401650:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  401652:	4608      	mov	r0, r1
  401654:	4b1c      	ldr	r3, [pc, #112]	; (4016c8 <TC_init+0x84>)
  401656:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401658:	4d1c      	ldr	r5, [pc, #112]	; (4016cc <TC_init+0x88>)
  40165a:	9500      	str	r5, [sp, #0]
  40165c:	ab02      	add	r3, sp, #8
  40165e:	aa03      	add	r2, sp, #12
  401660:	4629      	mov	r1, r5
  401662:	4640      	mov	r0, r8
  401664:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4016e8 <TC_init+0xa4>
  401668:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40166a:	9a02      	ldr	r2, [sp, #8]
  40166c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401670:	4639      	mov	r1, r7
  401672:	4630      	mov	r0, r6
  401674:	4b16      	ldr	r3, [pc, #88]	; (4016d0 <TC_init+0x8c>)
  401676:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401678:	9a03      	ldr	r2, [sp, #12]
  40167a:	fbb5 f2f2 	udiv	r2, r5, r2
  40167e:	fbb2 f2f8 	udiv	r2, r2, r8
  401682:	4639      	mov	r1, r7
  401684:	4630      	mov	r0, r6
  401686:	4b13      	ldr	r3, [pc, #76]	; (4016d4 <TC_init+0x90>)
  401688:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40168a:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  40168c:	2b00      	cmp	r3, #0
  40168e:	db13      	blt.n	4016b8 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401690:	4a11      	ldr	r2, [pc, #68]	; (4016d8 <TC_init+0x94>)
  401692:	2180      	movs	r1, #128	; 0x80
  401694:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401696:	095b      	lsrs	r3, r3, #5
  401698:	f004 041f 	and.w	r4, r4, #31
  40169c:	2201      	movs	r2, #1
  40169e:	fa02 f404 	lsl.w	r4, r2, r4
  4016a2:	4a0e      	ldr	r2, [pc, #56]	; (4016dc <TC_init+0x98>)
  4016a4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type)ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4016a8:	2210      	movs	r2, #16
  4016aa:	4639      	mov	r1, r7
  4016ac:	4630      	mov	r0, r6
  4016ae:	4b0c      	ldr	r3, [pc, #48]	; (4016e0 <TC_init+0x9c>)
  4016b0:	4798      	blx	r3
}
  4016b2:	b005      	add	sp, #20
  4016b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4016b8:	f004 010f 	and.w	r1, r4, #15
  4016bc:	4a09      	ldr	r2, [pc, #36]	; (4016e4 <TC_init+0xa0>)
  4016be:	440a      	add	r2, r1
  4016c0:	2180      	movs	r1, #128	; 0x80
  4016c2:	7611      	strb	r1, [r2, #24]
  4016c4:	e7e7      	b.n	401696 <TC_init+0x52>
  4016c6:	bf00      	nop
  4016c8:	00400f85 	.word	0x00400f85
  4016cc:	11e1a300 	.word	0x11e1a300
  4016d0:	00400363 	.word	0x00400363
  4016d4:	0040038d 	.word	0x0040038d
  4016d8:	e000e400 	.word	0xe000e400
  4016dc:	e000e100 	.word	0xe000e100
  4016e0:	00400395 	.word	0x00400395
  4016e4:	e000ecfc 	.word	0xe000ecfc
  4016e8:	004003a5 	.word	0x004003a5

004016ec <pulse>:

/************************************************************************/
/* FUNCTIONS                                                            */
/************************************************************************/

void pulse(void) {
  4016ec:	b510      	push	{r4, lr}
	pio_set(PINY_TRIGGER_PIO, PINY_TRIGGER_PIO_IDX_MASK);
  4016ee:	4c08      	ldr	r4, [pc, #32]	; (401710 <pulse+0x24>)
  4016f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4016f4:	4620      	mov	r0, r4
  4016f6:	4b07      	ldr	r3, [pc, #28]	; (401714 <pulse+0x28>)
  4016f8:	4798      	blx	r3
	delay_us(10);
  4016fa:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4016fe:	4b06      	ldr	r3, [pc, #24]	; (401718 <pulse+0x2c>)
  401700:	4798      	blx	r3
	pio_clear(PINY_TRIGGER_PIO, PINY_TRIGGER_PIO_IDX_MASK);
  401702:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401706:	4620      	mov	r0, r4
  401708:	4b04      	ldr	r3, [pc, #16]	; (40171c <pulse+0x30>)
  40170a:	4798      	blx	r3
  40170c:	bd10      	pop	{r4, pc}
  40170e:	bf00      	nop
  401710:	400e1200 	.word	0x400e1200
  401714:	00400b77 	.word	0x00400b77
  401718:	20400001 	.word	0x20400001
  40171c:	00400b7b 	.word	0x00400b7b

00401720 <update_memo>:
}

void update_memo(float measurements[], float new_value, int n)
{
	for (int i = n - 1; i > 0; i--)
  401720:	1e53      	subs	r3, r2, #1
  401722:	2b00      	cmp	r3, #0
  401724:	dd0d      	ble.n	401742 <update_memo+0x22>
{
  401726:	b410      	push	{r4}
  401728:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40172c:	1d04      	adds	r4, r0, #4
	{
		measurements[i] = measurements[i - 1];
  40172e:	f852 3c08 	ldr.w	r3, [r2, #-8]
  401732:	f842 3d04 	str.w	r3, [r2, #-4]!
	for (int i = n - 1; i > 0; i--)
  401736:	42a2      	cmp	r2, r4
  401738:	d1f9      	bne.n	40172e <update_memo+0xe>
	}
	measurements[0] = new_value;
  40173a:	6001      	str	r1, [r0, #0]
}
  40173c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401740:	4770      	bx	lr
	measurements[0] = new_value;
  401742:	6001      	str	r1, [r0, #0]
  401744:	4770      	bx	lr
	...

00401748 <clear_display>:

void clear_display(void)
{
  401748:	b510      	push	{r4, lr}
  40174a:	b082      	sub	sp, #8
	gfx_mono_draw_filled_rect(0, 0, 128, 32, GFX_PIXEL_CLR);
  40174c:	2000      	movs	r0, #0
  40174e:	9000      	str	r0, [sp, #0]
  401750:	2320      	movs	r3, #32
  401752:	2280      	movs	r2, #128	; 0x80
  401754:	4601      	mov	r1, r0
  401756:	4c02      	ldr	r4, [pc, #8]	; (401760 <clear_display+0x18>)
  401758:	47a0      	blx	r4
}
  40175a:	b002      	add	sp, #8
  40175c:	bd10      	pop	{r4, pc}
  40175e:	bf00      	nop
  401760:	00400511 	.word	0x00400511

00401764 <draw_display_distance>:

void draw_display_distance(float distance)
{
  401764:	b530      	push	{r4, r5, lr}
  401766:	b085      	sub	sp, #20
  401768:	4604      	mov	r4, r0
	clear_display();
  40176a:	4b0c      	ldr	r3, [pc, #48]	; (40179c <draw_display_distance+0x38>)
  40176c:	4798      	blx	r3
	char str[10];
	sprintf(str, "%2.2f", distance);
  40176e:	4620      	mov	r0, r4
  401770:	4b0b      	ldr	r3, [pc, #44]	; (4017a0 <draw_display_distance+0x3c>)
  401772:	4798      	blx	r3
  401774:	4602      	mov	r2, r0
  401776:	460b      	mov	r3, r1
  401778:	490a      	ldr	r1, [pc, #40]	; (4017a4 <draw_display_distance+0x40>)
  40177a:	a801      	add	r0, sp, #4
  40177c:	4c0a      	ldr	r4, [pc, #40]	; (4017a8 <draw_display_distance+0x44>)
  40177e:	47a0      	blx	r4
	gfx_mono_draw_string(str, 0, 0, &sysfont);
  401780:	4d0a      	ldr	r5, [pc, #40]	; (4017ac <draw_display_distance+0x48>)
  401782:	462b      	mov	r3, r5
  401784:	2200      	movs	r2, #0
  401786:	4611      	mov	r1, r2
  401788:	a801      	add	r0, sp, #4
  40178a:	4c09      	ldr	r4, [pc, #36]	; (4017b0 <draw_display_distance+0x4c>)
  40178c:	47a0      	blx	r4
	gfx_mono_draw_string("cm", 8, 16, &sysfont);
  40178e:	462b      	mov	r3, r5
  401790:	2210      	movs	r2, #16
  401792:	2108      	movs	r1, #8
  401794:	4807      	ldr	r0, [pc, #28]	; (4017b4 <draw_display_distance+0x50>)
  401796:	47a0      	blx	r4
}
  401798:	b005      	add	sp, #20
  40179a:	bd30      	pop	{r4, r5, pc}
  40179c:	00401749 	.word	0x00401749
  4017a0:	00401d45 	.word	0x00401d45
  4017a4:	00406dcc 	.word	0x00406dcc
  4017a8:	00401ed9 	.word	0x00401ed9
  4017ac:	2040000c 	.word	0x2040000c
  4017b0:	004005f5 	.word	0x004005f5
  4017b4:	00406dd4 	.word	0x00406dd4

004017b8 <draw_display_error>:

void draw_display_error(void)
{
  4017b8:	b510      	push	{r4, lr}
	clear_display();
  4017ba:	4b04      	ldr	r3, [pc, #16]	; (4017cc <draw_display_error+0x14>)
  4017bc:	4798      	blx	r3
	gfx_mono_draw_string("Erro!", 0, 8, &sysfont);
  4017be:	4b04      	ldr	r3, [pc, #16]	; (4017d0 <draw_display_error+0x18>)
  4017c0:	2208      	movs	r2, #8
  4017c2:	2100      	movs	r1, #0
  4017c4:	4803      	ldr	r0, [pc, #12]	; (4017d4 <draw_display_error+0x1c>)
  4017c6:	4c04      	ldr	r4, [pc, #16]	; (4017d8 <draw_display_error+0x20>)
  4017c8:	47a0      	blx	r4
  4017ca:	bd10      	pop	{r4, pc}
  4017cc:	00401749 	.word	0x00401749
  4017d0:	2040000c 	.word	0x2040000c
  4017d4:	00406dd8 	.word	0x00406dd8
  4017d8:	004005f5 	.word	0x004005f5

004017dc <draw_display_graphic>:
}

void draw_display_graphic(float measurements[], int n)
{
  4017dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4017e0:	ed2d 8b02 	vpush	{d8}
  4017e4:	b082      	sub	sp, #8
	int x = 64;
	int bar_width = 5;
	for (int i = 0; i < n; i++)
  4017e6:	f1b1 0a00 	subs.w	sl, r1, #0
  4017ea:	dd38      	ble.n	40185e <draw_display_graphic+0x82>
  4017ec:	4680      	mov	r8, r0
  4017ee:	2600      	movs	r6, #0
  4017f0:	2540      	movs	r5, #64	; 0x40
	{
		int n_pixels = measurements[i] * 32 / 400;
  4017f2:	eddf 8a1d 	vldr	s17, [pc, #116]	; 401868 <draw_display_graphic+0x8c>
  4017f6:	ed9f 8a1d 	vldr	s16, [pc, #116]	; 40186c <draw_display_graphic+0x90>
			gfx_mono_generic_draw_filled_rect(x, 0, bar_width, 32, GFX_PIXEL_SET);
			gfx_mono_generic_draw_filled_rect(x, 0, bar_width, 31, GFX_PIXEL_CLR);
		}
		else
		{
			gfx_mono_generic_draw_filled_rect(x, 0, bar_width, 32, GFX_PIXEL_SET);
  4017fa:	f8df 9074 	ldr.w	r9, [pc, #116]	; 401870 <draw_display_graphic+0x94>
  4017fe:	e013      	b.n	401828 <draw_display_graphic+0x4c>
  401800:	b2ef      	uxtb	r7, r5
  401802:	2301      	movs	r3, #1
  401804:	9300      	str	r3, [sp, #0]
  401806:	2320      	movs	r3, #32
  401808:	2205      	movs	r2, #5
  40180a:	2100      	movs	r1, #0
  40180c:	4638      	mov	r0, r7
  40180e:	47c8      	blx	r9
			gfx_mono_generic_draw_filled_rect(x, 0, bar_width, 32 - n_pixels, GFX_PIXEL_CLR);
  401810:	f1c4 0320 	rsb	r3, r4, #32
  401814:	2100      	movs	r1, #0
  401816:	9100      	str	r1, [sp, #0]
  401818:	b2db      	uxtb	r3, r3
  40181a:	2205      	movs	r2, #5
  40181c:	4638      	mov	r0, r7
  40181e:	47c8      	blx	r9
		}
		x += 8;
  401820:	3508      	adds	r5, #8
	for (int i = 0; i < n; i++)
  401822:	3601      	adds	r6, #1
  401824:	45b2      	cmp	sl, r6
  401826:	d01a      	beq.n	40185e <draw_display_graphic+0x82>
		int n_pixels = measurements[i] * 32 / 400;
  401828:	ecb8 7a01 	vldmia	r8!, {s14}
  40182c:	ee27 7a28 	vmul.f32	s14, s14, s17
  401830:	eec7 7a08 	vdiv.f32	s15, s14, s16
  401834:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401838:	ee17 4a90 	vmov	r4, s15
		if (n_pixels == 0)
  40183c:	2c00      	cmp	r4, #0
  40183e:	d1df      	bne.n	401800 <draw_display_graphic+0x24>
			gfx_mono_generic_draw_filled_rect(x, 0, bar_width, 32, GFX_PIXEL_SET);
  401840:	b2ec      	uxtb	r4, r5
  401842:	2301      	movs	r3, #1
  401844:	9300      	str	r3, [sp, #0]
  401846:	2320      	movs	r3, #32
  401848:	2205      	movs	r2, #5
  40184a:	2100      	movs	r1, #0
  40184c:	4620      	mov	r0, r4
  40184e:	47c8      	blx	r9
			gfx_mono_generic_draw_filled_rect(x, 0, bar_width, 31, GFX_PIXEL_CLR);
  401850:	2100      	movs	r1, #0
  401852:	9100      	str	r1, [sp, #0]
  401854:	231f      	movs	r3, #31
  401856:	2205      	movs	r2, #5
  401858:	4620      	mov	r0, r4
  40185a:	47c8      	blx	r9
  40185c:	e7e0      	b.n	401820 <draw_display_graphic+0x44>
	}
}
  40185e:	b002      	add	sp, #8
  401860:	ecbd 8b02 	vpop	{d8}
  401864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401868:	42000000 	.word	0x42000000
  40186c:	43c80000 	.word	0x43c80000
  401870:	00400511 	.word	0x00400511

00401874 <io_init>:
/************************************************************************/
/* INITS                                                                */
/************************************************************************/

void io_init(void)
{
  401874:	b570      	push	{r4, r5, r6, lr}
  401876:	b082      	sub	sp, #8
	// Configura Trigger
	pmc_enable_periph_clk(PINY_TRIGGER_PIO_ID);
  401878:	200c      	movs	r0, #12
  40187a:	4d26      	ldr	r5, [pc, #152]	; (401914 <io_init+0xa0>)
  40187c:	47a8      	blx	r5
	pio_configure(PINY_TRIGGER_PIO, PIO_OUTPUT_0, PINY_TRIGGER_PIO_IDX_MASK, PIO_DEFAULT);
  40187e:	2300      	movs	r3, #0
  401880:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401884:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401888:	4823      	ldr	r0, [pc, #140]	; (401918 <io_init+0xa4>)
  40188a:	4e24      	ldr	r6, [pc, #144]	; (40191c <io_init+0xa8>)
  40188c:	47b0      	blx	r6

	// Configura Echo
	pmc_enable_periph_clk(PINX_ECHO_PIO_ID);
  40188e:	200a      	movs	r0, #10
  401890:	47a8      	blx	r5
	pio_set_input(PINX_ECHO, PINX_ECHO_PIO_IDX_MASK, PIO_DEFAULT);
  401892:	4c23      	ldr	r4, [pc, #140]	; (401920 <io_init+0xac>)
  401894:	2200      	movs	r2, #0
  401896:	2110      	movs	r1, #16
  401898:	4620      	mov	r0, r4
  40189a:	4b22      	ldr	r3, [pc, #136]	; (401924 <io_init+0xb0>)
  40189c:	4798      	blx	r3

	// Configura botao 1 da placa OLED
	pmc_enable_periph_clk(BUT1_PIO_ID);
  40189e:	2010      	movs	r0, #16
  4018a0:	47a8      	blx	r5
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4018a2:	4d21      	ldr	r5, [pc, #132]	; (401928 <io_init+0xb4>)
  4018a4:	2309      	movs	r3, #9
  4018a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018aa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018ae:	4628      	mov	r0, r5
  4018b0:	47b0      	blx	r6
	pio_set_debounce_filter(PINX_ECHO, BUT1_PIO_IDX_MASK, 60);
  4018b2:	223c      	movs	r2, #60	; 0x3c
  4018b4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4018b8:	4620      	mov	r0, r4
  4018ba:	4b1c      	ldr	r3, [pc, #112]	; (40192c <io_init+0xb8>)
  4018bc:	4798      	blx	r3

	pio_handler_set(PINX_ECHO,
  4018be:	4b1c      	ldr	r3, [pc, #112]	; (401930 <io_init+0xbc>)
  4018c0:	9300      	str	r3, [sp, #0]
  4018c2:	2340      	movs	r3, #64	; 0x40
  4018c4:	2210      	movs	r2, #16
  4018c6:	210a      	movs	r1, #10
  4018c8:	4620      	mov	r0, r4
  4018ca:	4e1a      	ldr	r6, [pc, #104]	; (401934 <io_init+0xc0>)
  4018cc:	47b0      	blx	r6
		PINX_ECHO_PIO_IDX_MASK,
		PIO_IT_EDGE,
		echo_callback
	);

	pio_handler_set(BUT1_PIO,
  4018ce:	4b1a      	ldr	r3, [pc, #104]	; (401938 <io_init+0xc4>)
  4018d0:	9300      	str	r3, [sp, #0]
  4018d2:	2350      	movs	r3, #80	; 0x50
  4018d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018d8:	2110      	movs	r1, #16
  4018da:	4628      	mov	r0, r5
  4018dc:	47b0      	blx	r6
		BUT1_PIO_IDX_MASK,
		PIO_IT_FALL_EDGE,
		but_callback
	);

	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4018de:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4018e2:	4628      	mov	r0, r5
  4018e4:	4e15      	ldr	r6, [pc, #84]	; (40193c <io_init+0xc8>)
  4018e6:	47b0      	blx	r6
	pio_get_interrupt_status(BUT1_PIO);
  4018e8:	4628      	mov	r0, r5
  4018ea:	4d15      	ldr	r5, [pc, #84]	; (401940 <io_init+0xcc>)
  4018ec:	47a8      	blx	r5

	pio_enable_interrupt(PINX_ECHO, PINX_ECHO_PIO_IDX_MASK);
  4018ee:	2110      	movs	r1, #16
  4018f0:	4620      	mov	r0, r4
  4018f2:	47b0      	blx	r6
	pio_get_interrupt_status(PINX_ECHO);
  4018f4:	4620      	mov	r0, r4
  4018f6:	47a8      	blx	r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4018f8:	4b12      	ldr	r3, [pc, #72]	; (401944 <io_init+0xd0>)
  4018fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4018fe:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401900:	2280      	movs	r2, #128	; 0x80
  401902:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401906:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40190a:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40190c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 4);

	NVIC_EnableIRQ(PINX_ECHO_PIO_ID);
	NVIC_SetPriority(PINX_ECHO_PIO_ID, 4);
}
  401910:	b002      	add	sp, #8
  401912:	bd70      	pop	{r4, r5, r6, pc}
  401914:	00400f85 	.word	0x00400f85
  401918:	400e1200 	.word	0x400e1200
  40191c:	00400c71 	.word	0x00400c71
  401920:	400e0e00 	.word	0x400e0e00
  401924:	00400c11 	.word	0x00400c11
  401928:	400e1400 	.word	0x400e1400
  40192c:	00400b5d 	.word	0x00400b5d
  401930:	00401545 	.word	0x00401545
  401934:	00400d91 	.word	0x00400d91
  401938:	00401539 	.word	0x00401539
  40193c:	00400d33 	.word	0x00400d33
  401940:	00400d37 	.word	0x00400d37
  401944:	e000e100 	.word	0xe000e100

00401948 <main>:

int main(void)
{
  401948:	b538      	push	{r3, r4, r5, lr}
  40194a:	ed2d 8b04 	vpush	{d8-d9}
	board_init();
  40194e:	4b34      	ldr	r3, [pc, #208]	; (401a20 <main+0xd8>)
  401950:	4798      	blx	r3
	sysclk_init();
  401952:	4b34      	ldr	r3, [pc, #208]	; (401a24 <main+0xdc>)
  401954:	4798      	blx	r3
	delay_init();
	io_init();
  401956:	4b34      	ldr	r3, [pc, #208]	; (401a28 <main+0xe0>)
  401958:	4798      	blx	r3

	gfx_mono_ssd1306_init();
  40195a:	4b34      	ldr	r3, [pc, #208]	; (401a2c <main+0xe4>)
  40195c:	4798      	blx	r3
			but_flag = 0;
		}
		
		if (display_flag)
		{
			float dist = (float)(340 * timer_count * 100) / (2 * freqPrescale);
  40195e:	eddf 9a34 	vldr	s19, [pc, #208]	; 401a30 <main+0xe8>
  401962:	ed9f 9a34 	vldr	s18, [pc, #208]	; 401a34 <main+0xec>
			if (dist > 400 || dist < 2)
  401966:	eddf 8a34 	vldr	s17, [pc, #208]	; 401a38 <main+0xf0>
  40196a:	e01c      	b.n	4019a6 <main+0x5e>
			pulse();
  40196c:	4b33      	ldr	r3, [pc, #204]	; (401a3c <main+0xf4>)
  40196e:	4798      	blx	r3
			TC_init(TC0, ID_TC0, 0, 40);
  401970:	4c33      	ldr	r4, [pc, #204]	; (401a40 <main+0xf8>)
  401972:	2328      	movs	r3, #40	; 0x28
  401974:	2200      	movs	r2, #0
  401976:	2117      	movs	r1, #23
  401978:	4620      	mov	r0, r4
  40197a:	4d32      	ldr	r5, [pc, #200]	; (401a44 <main+0xfc>)
  40197c:	47a8      	blx	r5
			tc_start(TC0, 0);
  40197e:	2100      	movs	r1, #0
  401980:	4620      	mov	r0, r4
  401982:	4b31      	ldr	r3, [pc, #196]	; (401a48 <main+0x100>)
  401984:	4798      	blx	r3
			but_flag = 0;
  401986:	2200      	movs	r2, #0
  401988:	4b30      	ldr	r3, [pc, #192]	; (401a4c <main+0x104>)
  40198a:	701a      	strb	r2, [r3, #0]
  40198c:	e00f      	b.n	4019ae <main+0x66>
			{
				draw_display_error();
  40198e:	4b30      	ldr	r3, [pc, #192]	; (401a50 <main+0x108>)
  401990:	4798      	blx	r3
			{
				update_memo(memory, dist, memo_size);
				draw_display_distance(dist);
				draw_display_graphic(memory, memo_size);
			}
			display_flag = 0;
  401992:	2200      	movs	r2, #0
  401994:	4b2f      	ldr	r3, [pc, #188]	; (401a54 <main+0x10c>)
  401996:	701a      	strb	r2, [r3, #0]
		}

		if (timeout_flag)
  401998:	4b2f      	ldr	r3, [pc, #188]	; (401a58 <main+0x110>)
  40199a:	781b      	ldrb	r3, [r3, #0]
  40199c:	2b00      	cmp	r3, #0
  40199e:	d134      	bne.n	401a0a <main+0xc2>
			draw_display_error();
			tc_stop(TC0, 0);
			timeout_flag = 0;
		}

		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4019a0:	2002      	movs	r0, #2
  4019a2:	4b2e      	ldr	r3, [pc, #184]	; (401a5c <main+0x114>)
  4019a4:	4798      	blx	r3
		if (but_flag)
  4019a6:	4b29      	ldr	r3, [pc, #164]	; (401a4c <main+0x104>)
  4019a8:	781b      	ldrb	r3, [r3, #0]
  4019aa:	2b00      	cmp	r3, #0
  4019ac:	d1de      	bne.n	40196c <main+0x24>
		if (display_flag)
  4019ae:	4b29      	ldr	r3, [pc, #164]	; (401a54 <main+0x10c>)
  4019b0:	781b      	ldrb	r3, [r3, #0]
  4019b2:	2b00      	cmp	r3, #0
  4019b4:	d0f0      	beq.n	401998 <main+0x50>
			float dist = (float)(340 * timer_count * 100) / (2 * freqPrescale);
  4019b6:	4b2a      	ldr	r3, [pc, #168]	; (401a60 <main+0x118>)
  4019b8:	edd3 7a00 	vldr	s15, [r3]
  4019bc:	4b29      	ldr	r3, [pc, #164]	; (401a64 <main+0x11c>)
  4019be:	ed93 7a00 	vldr	s14, [r3]
  4019c2:	ee67 7aa9 	vmul.f32	s15, s15, s19
  4019c6:	ee67 7a89 	vmul.f32	s15, s15, s18
  4019ca:	ee37 7a07 	vadd.f32	s14, s14, s14
  4019ce:	ee87 8a87 	vdiv.f32	s16, s15, s14
			if (dist > 400 || dist < 2)
  4019d2:	eeb4 8ae8 	vcmpe.f32	s16, s17
  4019d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4019da:	dcd8      	bgt.n	40198e <main+0x46>
  4019dc:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
  4019e0:	eeb4 8ae7 	vcmpe.f32	s16, s15
  4019e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4019e8:	d4d1      	bmi.n	40198e <main+0x46>
				update_memo(memory, dist, memo_size);
  4019ea:	4c1f      	ldr	r4, [pc, #124]	; (401a68 <main+0x120>)
  4019ec:	2206      	movs	r2, #6
  4019ee:	ee18 1a10 	vmov	r1, s16
  4019f2:	4620      	mov	r0, r4
  4019f4:	4b1d      	ldr	r3, [pc, #116]	; (401a6c <main+0x124>)
  4019f6:	4798      	blx	r3
				draw_display_distance(dist);
  4019f8:	ee18 0a10 	vmov	r0, s16
  4019fc:	4b1c      	ldr	r3, [pc, #112]	; (401a70 <main+0x128>)
  4019fe:	4798      	blx	r3
				draw_display_graphic(memory, memo_size);
  401a00:	2106      	movs	r1, #6
  401a02:	4620      	mov	r0, r4
  401a04:	4b1b      	ldr	r3, [pc, #108]	; (401a74 <main+0x12c>)
  401a06:	4798      	blx	r3
  401a08:	e7c3      	b.n	401992 <main+0x4a>
			draw_display_error();
  401a0a:	4b11      	ldr	r3, [pc, #68]	; (401a50 <main+0x108>)
  401a0c:	4798      	blx	r3
			tc_stop(TC0, 0);
  401a0e:	2100      	movs	r1, #0
  401a10:	480b      	ldr	r0, [pc, #44]	; (401a40 <main+0xf8>)
  401a12:	4b19      	ldr	r3, [pc, #100]	; (401a78 <main+0x130>)
  401a14:	4798      	blx	r3
			timeout_flag = 0;
  401a16:	2200      	movs	r2, #0
  401a18:	4b0f      	ldr	r3, [pc, #60]	; (401a58 <main+0x110>)
  401a1a:	701a      	strb	r2, [r3, #0]
  401a1c:	e7c0      	b.n	4019a0 <main+0x58>
  401a1e:	bf00      	nop
  401a20:	00400a1d 	.word	0x00400a1d
  401a24:	004009ad 	.word	0x004009ad
  401a28:	00401875 	.word	0x00401875
  401a2c:	0040068d 	.word	0x0040068d
  401a30:	43aa0000 	.word	0x43aa0000
  401a34:	42c80000 	.word	0x42c80000
  401a38:	43c80000 	.word	0x43c80000
  401a3c:	004016ed 	.word	0x004016ed
  401a40:	4000c000 	.word	0x4000c000
  401a44:	00401645 	.word	0x00401645
  401a48:	0040037d 	.word	0x0040037d
  401a4c:	20400cc6 	.word	0x20400cc6
  401a50:	004017b9 	.word	0x004017b9
  401a54:	20400cc7 	.word	0x20400cc7
  401a58:	20400cc5 	.word	0x20400cc5
  401a5c:	00401029 	.word	0x00401029
  401a60:	20400c8c 	.word	0x20400c8c
  401a64:	20400020 	.word	0x20400020
  401a68:	20400c74 	.word	0x20400c74
  401a6c:	00401721 	.word	0x00401721
  401a70:	00401765 	.word	0x00401765
  401a74:	004017dd 	.word	0x004017dd
  401a78:	00400385 	.word	0x00400385

00401a7c <__aeabi_drsub>:
  401a7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401a80:	e002      	b.n	401a88 <__adddf3>
  401a82:	bf00      	nop

00401a84 <__aeabi_dsub>:
  401a84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401a88 <__adddf3>:
  401a88:	b530      	push	{r4, r5, lr}
  401a8a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401a8e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401a92:	ea94 0f05 	teq	r4, r5
  401a96:	bf08      	it	eq
  401a98:	ea90 0f02 	teqeq	r0, r2
  401a9c:	bf1f      	itttt	ne
  401a9e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401aa2:	ea55 0c02 	orrsne.w	ip, r5, r2
  401aa6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401aaa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401aae:	f000 80e2 	beq.w	401c76 <__adddf3+0x1ee>
  401ab2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401ab6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401aba:	bfb8      	it	lt
  401abc:	426d      	neglt	r5, r5
  401abe:	dd0c      	ble.n	401ada <__adddf3+0x52>
  401ac0:	442c      	add	r4, r5
  401ac2:	ea80 0202 	eor.w	r2, r0, r2
  401ac6:	ea81 0303 	eor.w	r3, r1, r3
  401aca:	ea82 0000 	eor.w	r0, r2, r0
  401ace:	ea83 0101 	eor.w	r1, r3, r1
  401ad2:	ea80 0202 	eor.w	r2, r0, r2
  401ad6:	ea81 0303 	eor.w	r3, r1, r3
  401ada:	2d36      	cmp	r5, #54	; 0x36
  401adc:	bf88      	it	hi
  401ade:	bd30      	pophi	{r4, r5, pc}
  401ae0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401ae4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401ae8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401aec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401af0:	d002      	beq.n	401af8 <__adddf3+0x70>
  401af2:	4240      	negs	r0, r0
  401af4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401af8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401afc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401b00:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401b04:	d002      	beq.n	401b0c <__adddf3+0x84>
  401b06:	4252      	negs	r2, r2
  401b08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401b0c:	ea94 0f05 	teq	r4, r5
  401b10:	f000 80a7 	beq.w	401c62 <__adddf3+0x1da>
  401b14:	f1a4 0401 	sub.w	r4, r4, #1
  401b18:	f1d5 0e20 	rsbs	lr, r5, #32
  401b1c:	db0d      	blt.n	401b3a <__adddf3+0xb2>
  401b1e:	fa02 fc0e 	lsl.w	ip, r2, lr
  401b22:	fa22 f205 	lsr.w	r2, r2, r5
  401b26:	1880      	adds	r0, r0, r2
  401b28:	f141 0100 	adc.w	r1, r1, #0
  401b2c:	fa03 f20e 	lsl.w	r2, r3, lr
  401b30:	1880      	adds	r0, r0, r2
  401b32:	fa43 f305 	asr.w	r3, r3, r5
  401b36:	4159      	adcs	r1, r3
  401b38:	e00e      	b.n	401b58 <__adddf3+0xd0>
  401b3a:	f1a5 0520 	sub.w	r5, r5, #32
  401b3e:	f10e 0e20 	add.w	lr, lr, #32
  401b42:	2a01      	cmp	r2, #1
  401b44:	fa03 fc0e 	lsl.w	ip, r3, lr
  401b48:	bf28      	it	cs
  401b4a:	f04c 0c02 	orrcs.w	ip, ip, #2
  401b4e:	fa43 f305 	asr.w	r3, r3, r5
  401b52:	18c0      	adds	r0, r0, r3
  401b54:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401b58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b5c:	d507      	bpl.n	401b6e <__adddf3+0xe6>
  401b5e:	f04f 0e00 	mov.w	lr, #0
  401b62:	f1dc 0c00 	rsbs	ip, ip, #0
  401b66:	eb7e 0000 	sbcs.w	r0, lr, r0
  401b6a:	eb6e 0101 	sbc.w	r1, lr, r1
  401b6e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401b72:	d31b      	bcc.n	401bac <__adddf3+0x124>
  401b74:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401b78:	d30c      	bcc.n	401b94 <__adddf3+0x10c>
  401b7a:	0849      	lsrs	r1, r1, #1
  401b7c:	ea5f 0030 	movs.w	r0, r0, rrx
  401b80:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401b84:	f104 0401 	add.w	r4, r4, #1
  401b88:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401b8c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401b90:	f080 809a 	bcs.w	401cc8 <__adddf3+0x240>
  401b94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401b98:	bf08      	it	eq
  401b9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401b9e:	f150 0000 	adcs.w	r0, r0, #0
  401ba2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401ba6:	ea41 0105 	orr.w	r1, r1, r5
  401baa:	bd30      	pop	{r4, r5, pc}
  401bac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401bb0:	4140      	adcs	r0, r0
  401bb2:	eb41 0101 	adc.w	r1, r1, r1
  401bb6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401bba:	f1a4 0401 	sub.w	r4, r4, #1
  401bbe:	d1e9      	bne.n	401b94 <__adddf3+0x10c>
  401bc0:	f091 0f00 	teq	r1, #0
  401bc4:	bf04      	itt	eq
  401bc6:	4601      	moveq	r1, r0
  401bc8:	2000      	moveq	r0, #0
  401bca:	fab1 f381 	clz	r3, r1
  401bce:	bf08      	it	eq
  401bd0:	3320      	addeq	r3, #32
  401bd2:	f1a3 030b 	sub.w	r3, r3, #11
  401bd6:	f1b3 0220 	subs.w	r2, r3, #32
  401bda:	da0c      	bge.n	401bf6 <__adddf3+0x16e>
  401bdc:	320c      	adds	r2, #12
  401bde:	dd08      	ble.n	401bf2 <__adddf3+0x16a>
  401be0:	f102 0c14 	add.w	ip, r2, #20
  401be4:	f1c2 020c 	rsb	r2, r2, #12
  401be8:	fa01 f00c 	lsl.w	r0, r1, ip
  401bec:	fa21 f102 	lsr.w	r1, r1, r2
  401bf0:	e00c      	b.n	401c0c <__adddf3+0x184>
  401bf2:	f102 0214 	add.w	r2, r2, #20
  401bf6:	bfd8      	it	le
  401bf8:	f1c2 0c20 	rsble	ip, r2, #32
  401bfc:	fa01 f102 	lsl.w	r1, r1, r2
  401c00:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c04:	bfdc      	itt	le
  401c06:	ea41 010c 	orrle.w	r1, r1, ip
  401c0a:	4090      	lslle	r0, r2
  401c0c:	1ae4      	subs	r4, r4, r3
  401c0e:	bfa2      	ittt	ge
  401c10:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401c14:	4329      	orrge	r1, r5
  401c16:	bd30      	popge	{r4, r5, pc}
  401c18:	ea6f 0404 	mvn.w	r4, r4
  401c1c:	3c1f      	subs	r4, #31
  401c1e:	da1c      	bge.n	401c5a <__adddf3+0x1d2>
  401c20:	340c      	adds	r4, #12
  401c22:	dc0e      	bgt.n	401c42 <__adddf3+0x1ba>
  401c24:	f104 0414 	add.w	r4, r4, #20
  401c28:	f1c4 0220 	rsb	r2, r4, #32
  401c2c:	fa20 f004 	lsr.w	r0, r0, r4
  401c30:	fa01 f302 	lsl.w	r3, r1, r2
  401c34:	ea40 0003 	orr.w	r0, r0, r3
  401c38:	fa21 f304 	lsr.w	r3, r1, r4
  401c3c:	ea45 0103 	orr.w	r1, r5, r3
  401c40:	bd30      	pop	{r4, r5, pc}
  401c42:	f1c4 040c 	rsb	r4, r4, #12
  401c46:	f1c4 0220 	rsb	r2, r4, #32
  401c4a:	fa20 f002 	lsr.w	r0, r0, r2
  401c4e:	fa01 f304 	lsl.w	r3, r1, r4
  401c52:	ea40 0003 	orr.w	r0, r0, r3
  401c56:	4629      	mov	r1, r5
  401c58:	bd30      	pop	{r4, r5, pc}
  401c5a:	fa21 f004 	lsr.w	r0, r1, r4
  401c5e:	4629      	mov	r1, r5
  401c60:	bd30      	pop	{r4, r5, pc}
  401c62:	f094 0f00 	teq	r4, #0
  401c66:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401c6a:	bf06      	itte	eq
  401c6c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401c70:	3401      	addeq	r4, #1
  401c72:	3d01      	subne	r5, #1
  401c74:	e74e      	b.n	401b14 <__adddf3+0x8c>
  401c76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401c7a:	bf18      	it	ne
  401c7c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401c80:	d029      	beq.n	401cd6 <__adddf3+0x24e>
  401c82:	ea94 0f05 	teq	r4, r5
  401c86:	bf08      	it	eq
  401c88:	ea90 0f02 	teqeq	r0, r2
  401c8c:	d005      	beq.n	401c9a <__adddf3+0x212>
  401c8e:	ea54 0c00 	orrs.w	ip, r4, r0
  401c92:	bf04      	itt	eq
  401c94:	4619      	moveq	r1, r3
  401c96:	4610      	moveq	r0, r2
  401c98:	bd30      	pop	{r4, r5, pc}
  401c9a:	ea91 0f03 	teq	r1, r3
  401c9e:	bf1e      	ittt	ne
  401ca0:	2100      	movne	r1, #0
  401ca2:	2000      	movne	r0, #0
  401ca4:	bd30      	popne	{r4, r5, pc}
  401ca6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401caa:	d105      	bne.n	401cb8 <__adddf3+0x230>
  401cac:	0040      	lsls	r0, r0, #1
  401cae:	4149      	adcs	r1, r1
  401cb0:	bf28      	it	cs
  401cb2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401cb6:	bd30      	pop	{r4, r5, pc}
  401cb8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401cbc:	bf3c      	itt	cc
  401cbe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401cc2:	bd30      	popcc	{r4, r5, pc}
  401cc4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401cc8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401ccc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401cd0:	f04f 0000 	mov.w	r0, #0
  401cd4:	bd30      	pop	{r4, r5, pc}
  401cd6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401cda:	bf1a      	itte	ne
  401cdc:	4619      	movne	r1, r3
  401cde:	4610      	movne	r0, r2
  401ce0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401ce4:	bf1c      	itt	ne
  401ce6:	460b      	movne	r3, r1
  401ce8:	4602      	movne	r2, r0
  401cea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401cee:	bf06      	itte	eq
  401cf0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401cf4:	ea91 0f03 	teqeq	r1, r3
  401cf8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401cfc:	bd30      	pop	{r4, r5, pc}
  401cfe:	bf00      	nop

00401d00 <__aeabi_ui2d>:
  401d00:	f090 0f00 	teq	r0, #0
  401d04:	bf04      	itt	eq
  401d06:	2100      	moveq	r1, #0
  401d08:	4770      	bxeq	lr
  401d0a:	b530      	push	{r4, r5, lr}
  401d0c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d10:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d14:	f04f 0500 	mov.w	r5, #0
  401d18:	f04f 0100 	mov.w	r1, #0
  401d1c:	e750      	b.n	401bc0 <__adddf3+0x138>
  401d1e:	bf00      	nop

00401d20 <__aeabi_i2d>:
  401d20:	f090 0f00 	teq	r0, #0
  401d24:	bf04      	itt	eq
  401d26:	2100      	moveq	r1, #0
  401d28:	4770      	bxeq	lr
  401d2a:	b530      	push	{r4, r5, lr}
  401d2c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d30:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d34:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401d38:	bf48      	it	mi
  401d3a:	4240      	negmi	r0, r0
  401d3c:	f04f 0100 	mov.w	r1, #0
  401d40:	e73e      	b.n	401bc0 <__adddf3+0x138>
  401d42:	bf00      	nop

00401d44 <__aeabi_f2d>:
  401d44:	0042      	lsls	r2, r0, #1
  401d46:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401d4a:	ea4f 0131 	mov.w	r1, r1, rrx
  401d4e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401d52:	bf1f      	itttt	ne
  401d54:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401d58:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d5c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401d60:	4770      	bxne	lr
  401d62:	f092 0f00 	teq	r2, #0
  401d66:	bf14      	ite	ne
  401d68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d6c:	4770      	bxeq	lr
  401d6e:	b530      	push	{r4, r5, lr}
  401d70:	f44f 7460 	mov.w	r4, #896	; 0x380
  401d74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401d78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d7c:	e720      	b.n	401bc0 <__adddf3+0x138>
  401d7e:	bf00      	nop

00401d80 <__aeabi_ul2d>:
  401d80:	ea50 0201 	orrs.w	r2, r0, r1
  401d84:	bf08      	it	eq
  401d86:	4770      	bxeq	lr
  401d88:	b530      	push	{r4, r5, lr}
  401d8a:	f04f 0500 	mov.w	r5, #0
  401d8e:	e00a      	b.n	401da6 <__aeabi_l2d+0x16>

00401d90 <__aeabi_l2d>:
  401d90:	ea50 0201 	orrs.w	r2, r0, r1
  401d94:	bf08      	it	eq
  401d96:	4770      	bxeq	lr
  401d98:	b530      	push	{r4, r5, lr}
  401d9a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401d9e:	d502      	bpl.n	401da6 <__aeabi_l2d+0x16>
  401da0:	4240      	negs	r0, r0
  401da2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401da6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401daa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401dae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401db2:	f43f aedc 	beq.w	401b6e <__adddf3+0xe6>
  401db6:	f04f 0203 	mov.w	r2, #3
  401dba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dbe:	bf18      	it	ne
  401dc0:	3203      	addne	r2, #3
  401dc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dc6:	bf18      	it	ne
  401dc8:	3203      	addne	r2, #3
  401dca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401dce:	f1c2 0320 	rsb	r3, r2, #32
  401dd2:	fa00 fc03 	lsl.w	ip, r0, r3
  401dd6:	fa20 f002 	lsr.w	r0, r0, r2
  401dda:	fa01 fe03 	lsl.w	lr, r1, r3
  401dde:	ea40 000e 	orr.w	r0, r0, lr
  401de2:	fa21 f102 	lsr.w	r1, r1, r2
  401de6:	4414      	add	r4, r2
  401de8:	e6c1      	b.n	401b6e <__adddf3+0xe6>
  401dea:	bf00      	nop

00401dec <__libc_init_array>:
  401dec:	b570      	push	{r4, r5, r6, lr}
  401dee:	4e0f      	ldr	r6, [pc, #60]	; (401e2c <__libc_init_array+0x40>)
  401df0:	4d0f      	ldr	r5, [pc, #60]	; (401e30 <__libc_init_array+0x44>)
  401df2:	1b76      	subs	r6, r6, r5
  401df4:	10b6      	asrs	r6, r6, #2
  401df6:	bf18      	it	ne
  401df8:	2400      	movne	r4, #0
  401dfa:	d005      	beq.n	401e08 <__libc_init_array+0x1c>
  401dfc:	3401      	adds	r4, #1
  401dfe:	f855 3b04 	ldr.w	r3, [r5], #4
  401e02:	4798      	blx	r3
  401e04:	42a6      	cmp	r6, r4
  401e06:	d1f9      	bne.n	401dfc <__libc_init_array+0x10>
  401e08:	4e0a      	ldr	r6, [pc, #40]	; (401e34 <__libc_init_array+0x48>)
  401e0a:	4d0b      	ldr	r5, [pc, #44]	; (401e38 <__libc_init_array+0x4c>)
  401e0c:	1b76      	subs	r6, r6, r5
  401e0e:	f005 f92b 	bl	407068 <_init>
  401e12:	10b6      	asrs	r6, r6, #2
  401e14:	bf18      	it	ne
  401e16:	2400      	movne	r4, #0
  401e18:	d006      	beq.n	401e28 <__libc_init_array+0x3c>
  401e1a:	3401      	adds	r4, #1
  401e1c:	f855 3b04 	ldr.w	r3, [r5], #4
  401e20:	4798      	blx	r3
  401e22:	42a6      	cmp	r6, r4
  401e24:	d1f9      	bne.n	401e1a <__libc_init_array+0x2e>
  401e26:	bd70      	pop	{r4, r5, r6, pc}
  401e28:	bd70      	pop	{r4, r5, r6, pc}
  401e2a:	bf00      	nop
  401e2c:	00407074 	.word	0x00407074
  401e30:	00407074 	.word	0x00407074
  401e34:	0040707c 	.word	0x0040707c
  401e38:	00407074 	.word	0x00407074

00401e3c <memset>:
  401e3c:	b470      	push	{r4, r5, r6}
  401e3e:	0786      	lsls	r6, r0, #30
  401e40:	d046      	beq.n	401ed0 <memset+0x94>
  401e42:	1e54      	subs	r4, r2, #1
  401e44:	2a00      	cmp	r2, #0
  401e46:	d041      	beq.n	401ecc <memset+0x90>
  401e48:	b2ca      	uxtb	r2, r1
  401e4a:	4603      	mov	r3, r0
  401e4c:	e002      	b.n	401e54 <memset+0x18>
  401e4e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401e52:	d33b      	bcc.n	401ecc <memset+0x90>
  401e54:	f803 2b01 	strb.w	r2, [r3], #1
  401e58:	079d      	lsls	r5, r3, #30
  401e5a:	d1f8      	bne.n	401e4e <memset+0x12>
  401e5c:	2c03      	cmp	r4, #3
  401e5e:	d92e      	bls.n	401ebe <memset+0x82>
  401e60:	b2cd      	uxtb	r5, r1
  401e62:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401e66:	2c0f      	cmp	r4, #15
  401e68:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401e6c:	d919      	bls.n	401ea2 <memset+0x66>
  401e6e:	f103 0210 	add.w	r2, r3, #16
  401e72:	4626      	mov	r6, r4
  401e74:	3e10      	subs	r6, #16
  401e76:	2e0f      	cmp	r6, #15
  401e78:	f842 5c10 	str.w	r5, [r2, #-16]
  401e7c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401e80:	f842 5c08 	str.w	r5, [r2, #-8]
  401e84:	f842 5c04 	str.w	r5, [r2, #-4]
  401e88:	f102 0210 	add.w	r2, r2, #16
  401e8c:	d8f2      	bhi.n	401e74 <memset+0x38>
  401e8e:	f1a4 0210 	sub.w	r2, r4, #16
  401e92:	f022 020f 	bic.w	r2, r2, #15
  401e96:	f004 040f 	and.w	r4, r4, #15
  401e9a:	3210      	adds	r2, #16
  401e9c:	2c03      	cmp	r4, #3
  401e9e:	4413      	add	r3, r2
  401ea0:	d90d      	bls.n	401ebe <memset+0x82>
  401ea2:	461e      	mov	r6, r3
  401ea4:	4622      	mov	r2, r4
  401ea6:	3a04      	subs	r2, #4
  401ea8:	2a03      	cmp	r2, #3
  401eaa:	f846 5b04 	str.w	r5, [r6], #4
  401eae:	d8fa      	bhi.n	401ea6 <memset+0x6a>
  401eb0:	1f22      	subs	r2, r4, #4
  401eb2:	f022 0203 	bic.w	r2, r2, #3
  401eb6:	3204      	adds	r2, #4
  401eb8:	4413      	add	r3, r2
  401eba:	f004 0403 	and.w	r4, r4, #3
  401ebe:	b12c      	cbz	r4, 401ecc <memset+0x90>
  401ec0:	b2c9      	uxtb	r1, r1
  401ec2:	441c      	add	r4, r3
  401ec4:	f803 1b01 	strb.w	r1, [r3], #1
  401ec8:	429c      	cmp	r4, r3
  401eca:	d1fb      	bne.n	401ec4 <memset+0x88>
  401ecc:	bc70      	pop	{r4, r5, r6}
  401ece:	4770      	bx	lr
  401ed0:	4614      	mov	r4, r2
  401ed2:	4603      	mov	r3, r0
  401ed4:	e7c2      	b.n	401e5c <memset+0x20>
  401ed6:	bf00      	nop

00401ed8 <sprintf>:
  401ed8:	b40e      	push	{r1, r2, r3}
  401eda:	b5f0      	push	{r4, r5, r6, r7, lr}
  401edc:	b09c      	sub	sp, #112	; 0x70
  401ede:	ab21      	add	r3, sp, #132	; 0x84
  401ee0:	490f      	ldr	r1, [pc, #60]	; (401f20 <sprintf+0x48>)
  401ee2:	f853 2b04 	ldr.w	r2, [r3], #4
  401ee6:	9301      	str	r3, [sp, #4]
  401ee8:	4605      	mov	r5, r0
  401eea:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401eee:	6808      	ldr	r0, [r1, #0]
  401ef0:	9502      	str	r5, [sp, #8]
  401ef2:	f44f 7702 	mov.w	r7, #520	; 0x208
  401ef6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401efa:	a902      	add	r1, sp, #8
  401efc:	9506      	str	r5, [sp, #24]
  401efe:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f02:	9404      	str	r4, [sp, #16]
  401f04:	9407      	str	r4, [sp, #28]
  401f06:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f0a:	f000 f80b 	bl	401f24 <_svfprintf_r>
  401f0e:	9b02      	ldr	r3, [sp, #8]
  401f10:	2200      	movs	r2, #0
  401f12:	701a      	strb	r2, [r3, #0]
  401f14:	b01c      	add	sp, #112	; 0x70
  401f16:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f1a:	b003      	add	sp, #12
  401f1c:	4770      	bx	lr
  401f1e:	bf00      	nop
  401f20:	20400024 	.word	0x20400024

00401f24 <_svfprintf_r>:
  401f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f28:	b0c3      	sub	sp, #268	; 0x10c
  401f2a:	460c      	mov	r4, r1
  401f2c:	910b      	str	r1, [sp, #44]	; 0x2c
  401f2e:	4692      	mov	sl, r2
  401f30:	930f      	str	r3, [sp, #60]	; 0x3c
  401f32:	900c      	str	r0, [sp, #48]	; 0x30
  401f34:	f002 fa0c 	bl	404350 <_localeconv_r>
  401f38:	6803      	ldr	r3, [r0, #0]
  401f3a:	931a      	str	r3, [sp, #104]	; 0x68
  401f3c:	4618      	mov	r0, r3
  401f3e:	f003 f8df 	bl	405100 <strlen>
  401f42:	89a3      	ldrh	r3, [r4, #12]
  401f44:	9019      	str	r0, [sp, #100]	; 0x64
  401f46:	0619      	lsls	r1, r3, #24
  401f48:	d503      	bpl.n	401f52 <_svfprintf_r+0x2e>
  401f4a:	6923      	ldr	r3, [r4, #16]
  401f4c:	2b00      	cmp	r3, #0
  401f4e:	f001 8003 	beq.w	402f58 <_svfprintf_r+0x1034>
  401f52:	2300      	movs	r3, #0
  401f54:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401f58:	9313      	str	r3, [sp, #76]	; 0x4c
  401f5a:	9315      	str	r3, [sp, #84]	; 0x54
  401f5c:	9314      	str	r3, [sp, #80]	; 0x50
  401f5e:	9327      	str	r3, [sp, #156]	; 0x9c
  401f60:	9326      	str	r3, [sp, #152]	; 0x98
  401f62:	9318      	str	r3, [sp, #96]	; 0x60
  401f64:	931b      	str	r3, [sp, #108]	; 0x6c
  401f66:	9309      	str	r3, [sp, #36]	; 0x24
  401f68:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401f6c:	46c8      	mov	r8, r9
  401f6e:	9316      	str	r3, [sp, #88]	; 0x58
  401f70:	9317      	str	r3, [sp, #92]	; 0x5c
  401f72:	f89a 3000 	ldrb.w	r3, [sl]
  401f76:	4654      	mov	r4, sl
  401f78:	b1e3      	cbz	r3, 401fb4 <_svfprintf_r+0x90>
  401f7a:	2b25      	cmp	r3, #37	; 0x25
  401f7c:	d102      	bne.n	401f84 <_svfprintf_r+0x60>
  401f7e:	e019      	b.n	401fb4 <_svfprintf_r+0x90>
  401f80:	2b25      	cmp	r3, #37	; 0x25
  401f82:	d003      	beq.n	401f8c <_svfprintf_r+0x68>
  401f84:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401f88:	2b00      	cmp	r3, #0
  401f8a:	d1f9      	bne.n	401f80 <_svfprintf_r+0x5c>
  401f8c:	eba4 050a 	sub.w	r5, r4, sl
  401f90:	b185      	cbz	r5, 401fb4 <_svfprintf_r+0x90>
  401f92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f94:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401f96:	f8c8 a000 	str.w	sl, [r8]
  401f9a:	3301      	adds	r3, #1
  401f9c:	442a      	add	r2, r5
  401f9e:	2b07      	cmp	r3, #7
  401fa0:	f8c8 5004 	str.w	r5, [r8, #4]
  401fa4:	9227      	str	r2, [sp, #156]	; 0x9c
  401fa6:	9326      	str	r3, [sp, #152]	; 0x98
  401fa8:	dc7f      	bgt.n	4020aa <_svfprintf_r+0x186>
  401faa:	f108 0808 	add.w	r8, r8, #8
  401fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401fb0:	442b      	add	r3, r5
  401fb2:	9309      	str	r3, [sp, #36]	; 0x24
  401fb4:	7823      	ldrb	r3, [r4, #0]
  401fb6:	2b00      	cmp	r3, #0
  401fb8:	d07f      	beq.n	4020ba <_svfprintf_r+0x196>
  401fba:	2300      	movs	r3, #0
  401fbc:	461a      	mov	r2, r3
  401fbe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401fc2:	4619      	mov	r1, r3
  401fc4:	930d      	str	r3, [sp, #52]	; 0x34
  401fc6:	469b      	mov	fp, r3
  401fc8:	f04f 30ff 	mov.w	r0, #4294967295
  401fcc:	7863      	ldrb	r3, [r4, #1]
  401fce:	900a      	str	r0, [sp, #40]	; 0x28
  401fd0:	f104 0a01 	add.w	sl, r4, #1
  401fd4:	f10a 0a01 	add.w	sl, sl, #1
  401fd8:	f1a3 0020 	sub.w	r0, r3, #32
  401fdc:	2858      	cmp	r0, #88	; 0x58
  401fde:	f200 83c1 	bhi.w	402764 <_svfprintf_r+0x840>
  401fe2:	e8df f010 	tbh	[pc, r0, lsl #1]
  401fe6:	0238      	.short	0x0238
  401fe8:	03bf03bf 	.word	0x03bf03bf
  401fec:	03bf0240 	.word	0x03bf0240
  401ff0:	03bf03bf 	.word	0x03bf03bf
  401ff4:	03bf03bf 	.word	0x03bf03bf
  401ff8:	024503bf 	.word	0x024503bf
  401ffc:	03bf0203 	.word	0x03bf0203
  402000:	026b005d 	.word	0x026b005d
  402004:	028603bf 	.word	0x028603bf
  402008:	039d039d 	.word	0x039d039d
  40200c:	039d039d 	.word	0x039d039d
  402010:	039d039d 	.word	0x039d039d
  402014:	039d039d 	.word	0x039d039d
  402018:	03bf039d 	.word	0x03bf039d
  40201c:	03bf03bf 	.word	0x03bf03bf
  402020:	03bf03bf 	.word	0x03bf03bf
  402024:	03bf03bf 	.word	0x03bf03bf
  402028:	03bf03bf 	.word	0x03bf03bf
  40202c:	033703bf 	.word	0x033703bf
  402030:	03bf0357 	.word	0x03bf0357
  402034:	03bf0357 	.word	0x03bf0357
  402038:	03bf03bf 	.word	0x03bf03bf
  40203c:	039803bf 	.word	0x039803bf
  402040:	03bf03bf 	.word	0x03bf03bf
  402044:	03bf03ad 	.word	0x03bf03ad
  402048:	03bf03bf 	.word	0x03bf03bf
  40204c:	03bf03bf 	.word	0x03bf03bf
  402050:	03bf0259 	.word	0x03bf0259
  402054:	031e03bf 	.word	0x031e03bf
  402058:	03bf03bf 	.word	0x03bf03bf
  40205c:	03bf03bf 	.word	0x03bf03bf
  402060:	03bf03bf 	.word	0x03bf03bf
  402064:	03bf03bf 	.word	0x03bf03bf
  402068:	03bf03bf 	.word	0x03bf03bf
  40206c:	02db02c6 	.word	0x02db02c6
  402070:	03570357 	.word	0x03570357
  402074:	028b0357 	.word	0x028b0357
  402078:	03bf02db 	.word	0x03bf02db
  40207c:	029003bf 	.word	0x029003bf
  402080:	029d03bf 	.word	0x029d03bf
  402084:	02b401cc 	.word	0x02b401cc
  402088:	03bf0208 	.word	0x03bf0208
  40208c:	03bf01e1 	.word	0x03bf01e1
  402090:	03bf007e 	.word	0x03bf007e
  402094:	020d03bf 	.word	0x020d03bf
  402098:	980d      	ldr	r0, [sp, #52]	; 0x34
  40209a:	930f      	str	r3, [sp, #60]	; 0x3c
  40209c:	4240      	negs	r0, r0
  40209e:	900d      	str	r0, [sp, #52]	; 0x34
  4020a0:	f04b 0b04 	orr.w	fp, fp, #4
  4020a4:	f89a 3000 	ldrb.w	r3, [sl]
  4020a8:	e794      	b.n	401fd4 <_svfprintf_r+0xb0>
  4020aa:	aa25      	add	r2, sp, #148	; 0x94
  4020ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020b0:	f003 f894 	bl	4051dc <__ssprint_r>
  4020b4:	b940      	cbnz	r0, 4020c8 <_svfprintf_r+0x1a4>
  4020b6:	46c8      	mov	r8, r9
  4020b8:	e779      	b.n	401fae <_svfprintf_r+0x8a>
  4020ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4020bc:	b123      	cbz	r3, 4020c8 <_svfprintf_r+0x1a4>
  4020be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020c2:	aa25      	add	r2, sp, #148	; 0x94
  4020c4:	f003 f88a 	bl	4051dc <__ssprint_r>
  4020c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4020ca:	899b      	ldrh	r3, [r3, #12]
  4020cc:	f013 0f40 	tst.w	r3, #64	; 0x40
  4020d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020d2:	bf18      	it	ne
  4020d4:	f04f 33ff 	movne.w	r3, #4294967295
  4020d8:	9309      	str	r3, [sp, #36]	; 0x24
  4020da:	9809      	ldr	r0, [sp, #36]	; 0x24
  4020dc:	b043      	add	sp, #268	; 0x10c
  4020de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020e2:	f01b 0f20 	tst.w	fp, #32
  4020e6:	9311      	str	r3, [sp, #68]	; 0x44
  4020e8:	f040 81dd 	bne.w	4024a6 <_svfprintf_r+0x582>
  4020ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020ee:	f01b 0f10 	tst.w	fp, #16
  4020f2:	4613      	mov	r3, r2
  4020f4:	f040 856e 	bne.w	402bd4 <_svfprintf_r+0xcb0>
  4020f8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4020fc:	f000 856a 	beq.w	402bd4 <_svfprintf_r+0xcb0>
  402100:	8814      	ldrh	r4, [r2, #0]
  402102:	3204      	adds	r2, #4
  402104:	2500      	movs	r5, #0
  402106:	2301      	movs	r3, #1
  402108:	920f      	str	r2, [sp, #60]	; 0x3c
  40210a:	2700      	movs	r7, #0
  40210c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402110:	990a      	ldr	r1, [sp, #40]	; 0x28
  402112:	1c4a      	adds	r2, r1, #1
  402114:	f000 8265 	beq.w	4025e2 <_svfprintf_r+0x6be>
  402118:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40211c:	9207      	str	r2, [sp, #28]
  40211e:	ea54 0205 	orrs.w	r2, r4, r5
  402122:	f040 8264 	bne.w	4025ee <_svfprintf_r+0x6ca>
  402126:	2900      	cmp	r1, #0
  402128:	f040 843c 	bne.w	4029a4 <_svfprintf_r+0xa80>
  40212c:	2b00      	cmp	r3, #0
  40212e:	f040 84d7 	bne.w	402ae0 <_svfprintf_r+0xbbc>
  402132:	f01b 0301 	ands.w	r3, fp, #1
  402136:	930e      	str	r3, [sp, #56]	; 0x38
  402138:	f000 8604 	beq.w	402d44 <_svfprintf_r+0xe20>
  40213c:	ae42      	add	r6, sp, #264	; 0x108
  40213e:	2330      	movs	r3, #48	; 0x30
  402140:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402146:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402148:	4293      	cmp	r3, r2
  40214a:	bfb8      	it	lt
  40214c:	4613      	movlt	r3, r2
  40214e:	9308      	str	r3, [sp, #32]
  402150:	2300      	movs	r3, #0
  402152:	9312      	str	r3, [sp, #72]	; 0x48
  402154:	b117      	cbz	r7, 40215c <_svfprintf_r+0x238>
  402156:	9b08      	ldr	r3, [sp, #32]
  402158:	3301      	adds	r3, #1
  40215a:	9308      	str	r3, [sp, #32]
  40215c:	9b07      	ldr	r3, [sp, #28]
  40215e:	f013 0302 	ands.w	r3, r3, #2
  402162:	9310      	str	r3, [sp, #64]	; 0x40
  402164:	d002      	beq.n	40216c <_svfprintf_r+0x248>
  402166:	9b08      	ldr	r3, [sp, #32]
  402168:	3302      	adds	r3, #2
  40216a:	9308      	str	r3, [sp, #32]
  40216c:	9b07      	ldr	r3, [sp, #28]
  40216e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402172:	f040 830e 	bne.w	402792 <_svfprintf_r+0x86e>
  402176:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402178:	9a08      	ldr	r2, [sp, #32]
  40217a:	eba3 0b02 	sub.w	fp, r3, r2
  40217e:	f1bb 0f00 	cmp.w	fp, #0
  402182:	f340 8306 	ble.w	402792 <_svfprintf_r+0x86e>
  402186:	f1bb 0f10 	cmp.w	fp, #16
  40218a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40218c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40218e:	dd29      	ble.n	4021e4 <_svfprintf_r+0x2c0>
  402190:	4643      	mov	r3, r8
  402192:	4621      	mov	r1, r4
  402194:	46a8      	mov	r8, r5
  402196:	2710      	movs	r7, #16
  402198:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40219a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40219c:	e006      	b.n	4021ac <_svfprintf_r+0x288>
  40219e:	f1ab 0b10 	sub.w	fp, fp, #16
  4021a2:	f1bb 0f10 	cmp.w	fp, #16
  4021a6:	f103 0308 	add.w	r3, r3, #8
  4021aa:	dd18      	ble.n	4021de <_svfprintf_r+0x2ba>
  4021ac:	3201      	adds	r2, #1
  4021ae:	48b7      	ldr	r0, [pc, #732]	; (40248c <_svfprintf_r+0x568>)
  4021b0:	9226      	str	r2, [sp, #152]	; 0x98
  4021b2:	3110      	adds	r1, #16
  4021b4:	2a07      	cmp	r2, #7
  4021b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4021b8:	e883 0081 	stmia.w	r3, {r0, r7}
  4021bc:	ddef      	ble.n	40219e <_svfprintf_r+0x27a>
  4021be:	aa25      	add	r2, sp, #148	; 0x94
  4021c0:	4629      	mov	r1, r5
  4021c2:	4620      	mov	r0, r4
  4021c4:	f003 f80a 	bl	4051dc <__ssprint_r>
  4021c8:	2800      	cmp	r0, #0
  4021ca:	f47f af7d 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4021ce:	f1ab 0b10 	sub.w	fp, fp, #16
  4021d2:	f1bb 0f10 	cmp.w	fp, #16
  4021d6:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4021d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4021da:	464b      	mov	r3, r9
  4021dc:	dce6      	bgt.n	4021ac <_svfprintf_r+0x288>
  4021de:	4645      	mov	r5, r8
  4021e0:	460c      	mov	r4, r1
  4021e2:	4698      	mov	r8, r3
  4021e4:	3201      	adds	r2, #1
  4021e6:	4ba9      	ldr	r3, [pc, #676]	; (40248c <_svfprintf_r+0x568>)
  4021e8:	9226      	str	r2, [sp, #152]	; 0x98
  4021ea:	445c      	add	r4, fp
  4021ec:	2a07      	cmp	r2, #7
  4021ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4021f0:	e888 0808 	stmia.w	r8, {r3, fp}
  4021f4:	f300 8498 	bgt.w	402b28 <_svfprintf_r+0xc04>
  4021f8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4021fc:	f108 0808 	add.w	r8, r8, #8
  402200:	b177      	cbz	r7, 402220 <_svfprintf_r+0x2fc>
  402202:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402204:	3301      	adds	r3, #1
  402206:	3401      	adds	r4, #1
  402208:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40220c:	2201      	movs	r2, #1
  40220e:	2b07      	cmp	r3, #7
  402210:	9427      	str	r4, [sp, #156]	; 0x9c
  402212:	9326      	str	r3, [sp, #152]	; 0x98
  402214:	e888 0006 	stmia.w	r8, {r1, r2}
  402218:	f300 83db 	bgt.w	4029d2 <_svfprintf_r+0xaae>
  40221c:	f108 0808 	add.w	r8, r8, #8
  402220:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402222:	b16b      	cbz	r3, 402240 <_svfprintf_r+0x31c>
  402224:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402226:	3301      	adds	r3, #1
  402228:	3402      	adds	r4, #2
  40222a:	a91e      	add	r1, sp, #120	; 0x78
  40222c:	2202      	movs	r2, #2
  40222e:	2b07      	cmp	r3, #7
  402230:	9427      	str	r4, [sp, #156]	; 0x9c
  402232:	9326      	str	r3, [sp, #152]	; 0x98
  402234:	e888 0006 	stmia.w	r8, {r1, r2}
  402238:	f300 83d6 	bgt.w	4029e8 <_svfprintf_r+0xac4>
  40223c:	f108 0808 	add.w	r8, r8, #8
  402240:	2d80      	cmp	r5, #128	; 0x80
  402242:	f000 8315 	beq.w	402870 <_svfprintf_r+0x94c>
  402246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402248:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40224a:	1a9f      	subs	r7, r3, r2
  40224c:	2f00      	cmp	r7, #0
  40224e:	dd36      	ble.n	4022be <_svfprintf_r+0x39a>
  402250:	2f10      	cmp	r7, #16
  402252:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402254:	4d8e      	ldr	r5, [pc, #568]	; (402490 <_svfprintf_r+0x56c>)
  402256:	dd27      	ble.n	4022a8 <_svfprintf_r+0x384>
  402258:	4642      	mov	r2, r8
  40225a:	4621      	mov	r1, r4
  40225c:	46b0      	mov	r8, r6
  40225e:	f04f 0b10 	mov.w	fp, #16
  402262:	462e      	mov	r6, r5
  402264:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402266:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402268:	e004      	b.n	402274 <_svfprintf_r+0x350>
  40226a:	3f10      	subs	r7, #16
  40226c:	2f10      	cmp	r7, #16
  40226e:	f102 0208 	add.w	r2, r2, #8
  402272:	dd15      	ble.n	4022a0 <_svfprintf_r+0x37c>
  402274:	3301      	adds	r3, #1
  402276:	3110      	adds	r1, #16
  402278:	2b07      	cmp	r3, #7
  40227a:	9127      	str	r1, [sp, #156]	; 0x9c
  40227c:	9326      	str	r3, [sp, #152]	; 0x98
  40227e:	e882 0840 	stmia.w	r2, {r6, fp}
  402282:	ddf2      	ble.n	40226a <_svfprintf_r+0x346>
  402284:	aa25      	add	r2, sp, #148	; 0x94
  402286:	4629      	mov	r1, r5
  402288:	4620      	mov	r0, r4
  40228a:	f002 ffa7 	bl	4051dc <__ssprint_r>
  40228e:	2800      	cmp	r0, #0
  402290:	f47f af1a 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402294:	3f10      	subs	r7, #16
  402296:	2f10      	cmp	r7, #16
  402298:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40229a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40229c:	464a      	mov	r2, r9
  40229e:	dce9      	bgt.n	402274 <_svfprintf_r+0x350>
  4022a0:	4635      	mov	r5, r6
  4022a2:	460c      	mov	r4, r1
  4022a4:	4646      	mov	r6, r8
  4022a6:	4690      	mov	r8, r2
  4022a8:	3301      	adds	r3, #1
  4022aa:	443c      	add	r4, r7
  4022ac:	2b07      	cmp	r3, #7
  4022ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4022b0:	9326      	str	r3, [sp, #152]	; 0x98
  4022b2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4022b6:	f300 8381 	bgt.w	4029bc <_svfprintf_r+0xa98>
  4022ba:	f108 0808 	add.w	r8, r8, #8
  4022be:	9b07      	ldr	r3, [sp, #28]
  4022c0:	05df      	lsls	r7, r3, #23
  4022c2:	f100 8268 	bmi.w	402796 <_svfprintf_r+0x872>
  4022c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022c8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022ca:	f8c8 6000 	str.w	r6, [r8]
  4022ce:	3301      	adds	r3, #1
  4022d0:	440c      	add	r4, r1
  4022d2:	2b07      	cmp	r3, #7
  4022d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4022d6:	f8c8 1004 	str.w	r1, [r8, #4]
  4022da:	9326      	str	r3, [sp, #152]	; 0x98
  4022dc:	f300 834d 	bgt.w	40297a <_svfprintf_r+0xa56>
  4022e0:	f108 0808 	add.w	r8, r8, #8
  4022e4:	9b07      	ldr	r3, [sp, #28]
  4022e6:	075b      	lsls	r3, r3, #29
  4022e8:	d53a      	bpl.n	402360 <_svfprintf_r+0x43c>
  4022ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4022ec:	9a08      	ldr	r2, [sp, #32]
  4022ee:	1a9d      	subs	r5, r3, r2
  4022f0:	2d00      	cmp	r5, #0
  4022f2:	dd35      	ble.n	402360 <_svfprintf_r+0x43c>
  4022f4:	2d10      	cmp	r5, #16
  4022f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022f8:	dd20      	ble.n	40233c <_svfprintf_r+0x418>
  4022fa:	2610      	movs	r6, #16
  4022fc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4022fe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402302:	e004      	b.n	40230e <_svfprintf_r+0x3ea>
  402304:	3d10      	subs	r5, #16
  402306:	2d10      	cmp	r5, #16
  402308:	f108 0808 	add.w	r8, r8, #8
  40230c:	dd16      	ble.n	40233c <_svfprintf_r+0x418>
  40230e:	3301      	adds	r3, #1
  402310:	4a5e      	ldr	r2, [pc, #376]	; (40248c <_svfprintf_r+0x568>)
  402312:	9326      	str	r3, [sp, #152]	; 0x98
  402314:	3410      	adds	r4, #16
  402316:	2b07      	cmp	r3, #7
  402318:	9427      	str	r4, [sp, #156]	; 0x9c
  40231a:	e888 0044 	stmia.w	r8, {r2, r6}
  40231e:	ddf1      	ble.n	402304 <_svfprintf_r+0x3e0>
  402320:	aa25      	add	r2, sp, #148	; 0x94
  402322:	4659      	mov	r1, fp
  402324:	4638      	mov	r0, r7
  402326:	f002 ff59 	bl	4051dc <__ssprint_r>
  40232a:	2800      	cmp	r0, #0
  40232c:	f47f aecc 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402330:	3d10      	subs	r5, #16
  402332:	2d10      	cmp	r5, #16
  402334:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402336:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402338:	46c8      	mov	r8, r9
  40233a:	dce8      	bgt.n	40230e <_svfprintf_r+0x3ea>
  40233c:	3301      	adds	r3, #1
  40233e:	4a53      	ldr	r2, [pc, #332]	; (40248c <_svfprintf_r+0x568>)
  402340:	9326      	str	r3, [sp, #152]	; 0x98
  402342:	442c      	add	r4, r5
  402344:	2b07      	cmp	r3, #7
  402346:	9427      	str	r4, [sp, #156]	; 0x9c
  402348:	e888 0024 	stmia.w	r8, {r2, r5}
  40234c:	dd08      	ble.n	402360 <_svfprintf_r+0x43c>
  40234e:	aa25      	add	r2, sp, #148	; 0x94
  402350:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402352:	980c      	ldr	r0, [sp, #48]	; 0x30
  402354:	f002 ff42 	bl	4051dc <__ssprint_r>
  402358:	2800      	cmp	r0, #0
  40235a:	f47f aeb5 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  40235e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402360:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402362:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402364:	9908      	ldr	r1, [sp, #32]
  402366:	428a      	cmp	r2, r1
  402368:	bfac      	ite	ge
  40236a:	189b      	addge	r3, r3, r2
  40236c:	185b      	addlt	r3, r3, r1
  40236e:	9309      	str	r3, [sp, #36]	; 0x24
  402370:	2c00      	cmp	r4, #0
  402372:	f040 830d 	bne.w	402990 <_svfprintf_r+0xa6c>
  402376:	2300      	movs	r3, #0
  402378:	9326      	str	r3, [sp, #152]	; 0x98
  40237a:	46c8      	mov	r8, r9
  40237c:	e5f9      	b.n	401f72 <_svfprintf_r+0x4e>
  40237e:	9311      	str	r3, [sp, #68]	; 0x44
  402380:	f01b 0320 	ands.w	r3, fp, #32
  402384:	f040 81e3 	bne.w	40274e <_svfprintf_r+0x82a>
  402388:	f01b 0210 	ands.w	r2, fp, #16
  40238c:	f040 842e 	bne.w	402bec <_svfprintf_r+0xcc8>
  402390:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402394:	f000 842a 	beq.w	402bec <_svfprintf_r+0xcc8>
  402398:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40239a:	4613      	mov	r3, r2
  40239c:	460a      	mov	r2, r1
  40239e:	3204      	adds	r2, #4
  4023a0:	880c      	ldrh	r4, [r1, #0]
  4023a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4023a4:	2500      	movs	r5, #0
  4023a6:	e6b0      	b.n	40210a <_svfprintf_r+0x1e6>
  4023a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023aa:	9311      	str	r3, [sp, #68]	; 0x44
  4023ac:	6816      	ldr	r6, [r2, #0]
  4023ae:	2400      	movs	r4, #0
  4023b0:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4023b4:	1d15      	adds	r5, r2, #4
  4023b6:	2e00      	cmp	r6, #0
  4023b8:	f000 86a7 	beq.w	40310a <_svfprintf_r+0x11e6>
  4023bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4023be:	1c53      	adds	r3, r2, #1
  4023c0:	f000 8609 	beq.w	402fd6 <_svfprintf_r+0x10b2>
  4023c4:	4621      	mov	r1, r4
  4023c6:	4630      	mov	r0, r6
  4023c8:	f002 fa8a 	bl	4048e0 <memchr>
  4023cc:	2800      	cmp	r0, #0
  4023ce:	f000 86e1 	beq.w	403194 <_svfprintf_r+0x1270>
  4023d2:	1b83      	subs	r3, r0, r6
  4023d4:	930e      	str	r3, [sp, #56]	; 0x38
  4023d6:	940a      	str	r4, [sp, #40]	; 0x28
  4023d8:	950f      	str	r5, [sp, #60]	; 0x3c
  4023da:	f8cd b01c 	str.w	fp, [sp, #28]
  4023de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4023e2:	9308      	str	r3, [sp, #32]
  4023e4:	9412      	str	r4, [sp, #72]	; 0x48
  4023e6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023ea:	e6b3      	b.n	402154 <_svfprintf_r+0x230>
  4023ec:	f89a 3000 	ldrb.w	r3, [sl]
  4023f0:	2201      	movs	r2, #1
  4023f2:	212b      	movs	r1, #43	; 0x2b
  4023f4:	e5ee      	b.n	401fd4 <_svfprintf_r+0xb0>
  4023f6:	f04b 0b20 	orr.w	fp, fp, #32
  4023fa:	f89a 3000 	ldrb.w	r3, [sl]
  4023fe:	e5e9      	b.n	401fd4 <_svfprintf_r+0xb0>
  402400:	9311      	str	r3, [sp, #68]	; 0x44
  402402:	2a00      	cmp	r2, #0
  402404:	f040 8795 	bne.w	403332 <_svfprintf_r+0x140e>
  402408:	4b22      	ldr	r3, [pc, #136]	; (402494 <_svfprintf_r+0x570>)
  40240a:	9318      	str	r3, [sp, #96]	; 0x60
  40240c:	f01b 0f20 	tst.w	fp, #32
  402410:	f040 8111 	bne.w	402636 <_svfprintf_r+0x712>
  402414:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402416:	f01b 0f10 	tst.w	fp, #16
  40241a:	4613      	mov	r3, r2
  40241c:	f040 83e1 	bne.w	402be2 <_svfprintf_r+0xcbe>
  402420:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402424:	f000 83dd 	beq.w	402be2 <_svfprintf_r+0xcbe>
  402428:	3304      	adds	r3, #4
  40242a:	8814      	ldrh	r4, [r2, #0]
  40242c:	930f      	str	r3, [sp, #60]	; 0x3c
  40242e:	2500      	movs	r5, #0
  402430:	f01b 0f01 	tst.w	fp, #1
  402434:	f000 810c 	beq.w	402650 <_svfprintf_r+0x72c>
  402438:	ea54 0305 	orrs.w	r3, r4, r5
  40243c:	f000 8108 	beq.w	402650 <_svfprintf_r+0x72c>
  402440:	2330      	movs	r3, #48	; 0x30
  402442:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402446:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40244a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40244e:	f04b 0b02 	orr.w	fp, fp, #2
  402452:	2302      	movs	r3, #2
  402454:	e659      	b.n	40210a <_svfprintf_r+0x1e6>
  402456:	f89a 3000 	ldrb.w	r3, [sl]
  40245a:	2900      	cmp	r1, #0
  40245c:	f47f adba 	bne.w	401fd4 <_svfprintf_r+0xb0>
  402460:	2201      	movs	r2, #1
  402462:	2120      	movs	r1, #32
  402464:	e5b6      	b.n	401fd4 <_svfprintf_r+0xb0>
  402466:	f04b 0b01 	orr.w	fp, fp, #1
  40246a:	f89a 3000 	ldrb.w	r3, [sl]
  40246e:	e5b1      	b.n	401fd4 <_svfprintf_r+0xb0>
  402470:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402472:	6823      	ldr	r3, [r4, #0]
  402474:	930d      	str	r3, [sp, #52]	; 0x34
  402476:	4618      	mov	r0, r3
  402478:	2800      	cmp	r0, #0
  40247a:	4623      	mov	r3, r4
  40247c:	f103 0304 	add.w	r3, r3, #4
  402480:	f6ff ae0a 	blt.w	402098 <_svfprintf_r+0x174>
  402484:	930f      	str	r3, [sp, #60]	; 0x3c
  402486:	f89a 3000 	ldrb.w	r3, [sl]
  40248a:	e5a3      	b.n	401fd4 <_svfprintf_r+0xb0>
  40248c:	00406e28 	.word	0x00406e28
  402490:	00406e38 	.word	0x00406e38
  402494:	00406e08 	.word	0x00406e08
  402498:	f04b 0b10 	orr.w	fp, fp, #16
  40249c:	f01b 0f20 	tst.w	fp, #32
  4024a0:	9311      	str	r3, [sp, #68]	; 0x44
  4024a2:	f43f ae23 	beq.w	4020ec <_svfprintf_r+0x1c8>
  4024a6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024a8:	3507      	adds	r5, #7
  4024aa:	f025 0307 	bic.w	r3, r5, #7
  4024ae:	f103 0208 	add.w	r2, r3, #8
  4024b2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024b6:	920f      	str	r2, [sp, #60]	; 0x3c
  4024b8:	2301      	movs	r3, #1
  4024ba:	e626      	b.n	40210a <_svfprintf_r+0x1e6>
  4024bc:	f89a 3000 	ldrb.w	r3, [sl]
  4024c0:	2b2a      	cmp	r3, #42	; 0x2a
  4024c2:	f10a 0401 	add.w	r4, sl, #1
  4024c6:	f000 8727 	beq.w	403318 <_svfprintf_r+0x13f4>
  4024ca:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024ce:	2809      	cmp	r0, #9
  4024d0:	46a2      	mov	sl, r4
  4024d2:	f200 86ad 	bhi.w	403230 <_svfprintf_r+0x130c>
  4024d6:	2300      	movs	r3, #0
  4024d8:	461c      	mov	r4, r3
  4024da:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4024de:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4024e2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4024e6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024ea:	2809      	cmp	r0, #9
  4024ec:	d9f5      	bls.n	4024da <_svfprintf_r+0x5b6>
  4024ee:	940a      	str	r4, [sp, #40]	; 0x28
  4024f0:	e572      	b.n	401fd8 <_svfprintf_r+0xb4>
  4024f2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4024f6:	f89a 3000 	ldrb.w	r3, [sl]
  4024fa:	e56b      	b.n	401fd4 <_svfprintf_r+0xb0>
  4024fc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402500:	f89a 3000 	ldrb.w	r3, [sl]
  402504:	e566      	b.n	401fd4 <_svfprintf_r+0xb0>
  402506:	f89a 3000 	ldrb.w	r3, [sl]
  40250a:	2b6c      	cmp	r3, #108	; 0x6c
  40250c:	bf03      	ittte	eq
  40250e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402512:	f04b 0b20 	orreq.w	fp, fp, #32
  402516:	f10a 0a01 	addeq.w	sl, sl, #1
  40251a:	f04b 0b10 	orrne.w	fp, fp, #16
  40251e:	e559      	b.n	401fd4 <_svfprintf_r+0xb0>
  402520:	2a00      	cmp	r2, #0
  402522:	f040 8711 	bne.w	403348 <_svfprintf_r+0x1424>
  402526:	f01b 0f20 	tst.w	fp, #32
  40252a:	f040 84f9 	bne.w	402f20 <_svfprintf_r+0xffc>
  40252e:	f01b 0f10 	tst.w	fp, #16
  402532:	f040 84ac 	bne.w	402e8e <_svfprintf_r+0xf6a>
  402536:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40253a:	f000 84a8 	beq.w	402e8e <_svfprintf_r+0xf6a>
  40253e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402540:	6813      	ldr	r3, [r2, #0]
  402542:	3204      	adds	r2, #4
  402544:	920f      	str	r2, [sp, #60]	; 0x3c
  402546:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40254a:	801a      	strh	r2, [r3, #0]
  40254c:	e511      	b.n	401f72 <_svfprintf_r+0x4e>
  40254e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402550:	4bb3      	ldr	r3, [pc, #716]	; (402820 <_svfprintf_r+0x8fc>)
  402552:	680c      	ldr	r4, [r1, #0]
  402554:	9318      	str	r3, [sp, #96]	; 0x60
  402556:	2230      	movs	r2, #48	; 0x30
  402558:	2378      	movs	r3, #120	; 0x78
  40255a:	3104      	adds	r1, #4
  40255c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402560:	9311      	str	r3, [sp, #68]	; 0x44
  402562:	f04b 0b02 	orr.w	fp, fp, #2
  402566:	910f      	str	r1, [sp, #60]	; 0x3c
  402568:	2500      	movs	r5, #0
  40256a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40256e:	2302      	movs	r3, #2
  402570:	e5cb      	b.n	40210a <_svfprintf_r+0x1e6>
  402572:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402574:	9311      	str	r3, [sp, #68]	; 0x44
  402576:	680a      	ldr	r2, [r1, #0]
  402578:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40257c:	2300      	movs	r3, #0
  40257e:	460a      	mov	r2, r1
  402580:	461f      	mov	r7, r3
  402582:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402586:	3204      	adds	r2, #4
  402588:	2301      	movs	r3, #1
  40258a:	9308      	str	r3, [sp, #32]
  40258c:	f8cd b01c 	str.w	fp, [sp, #28]
  402590:	970a      	str	r7, [sp, #40]	; 0x28
  402592:	9712      	str	r7, [sp, #72]	; 0x48
  402594:	920f      	str	r2, [sp, #60]	; 0x3c
  402596:	930e      	str	r3, [sp, #56]	; 0x38
  402598:	ae28      	add	r6, sp, #160	; 0xa0
  40259a:	e5df      	b.n	40215c <_svfprintf_r+0x238>
  40259c:	9311      	str	r3, [sp, #68]	; 0x44
  40259e:	2a00      	cmp	r2, #0
  4025a0:	f040 86ea 	bne.w	403378 <_svfprintf_r+0x1454>
  4025a4:	f01b 0f20 	tst.w	fp, #32
  4025a8:	d15d      	bne.n	402666 <_svfprintf_r+0x742>
  4025aa:	f01b 0f10 	tst.w	fp, #16
  4025ae:	f040 8308 	bne.w	402bc2 <_svfprintf_r+0xc9e>
  4025b2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025b6:	f000 8304 	beq.w	402bc2 <_svfprintf_r+0xc9e>
  4025ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025bc:	f9b1 4000 	ldrsh.w	r4, [r1]
  4025c0:	3104      	adds	r1, #4
  4025c2:	17e5      	asrs	r5, r4, #31
  4025c4:	4622      	mov	r2, r4
  4025c6:	462b      	mov	r3, r5
  4025c8:	910f      	str	r1, [sp, #60]	; 0x3c
  4025ca:	2a00      	cmp	r2, #0
  4025cc:	f173 0300 	sbcs.w	r3, r3, #0
  4025d0:	db58      	blt.n	402684 <_svfprintf_r+0x760>
  4025d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025d4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025d8:	1c4a      	adds	r2, r1, #1
  4025da:	f04f 0301 	mov.w	r3, #1
  4025de:	f47f ad9b 	bne.w	402118 <_svfprintf_r+0x1f4>
  4025e2:	ea54 0205 	orrs.w	r2, r4, r5
  4025e6:	f000 81df 	beq.w	4029a8 <_svfprintf_r+0xa84>
  4025ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4025ee:	2b01      	cmp	r3, #1
  4025f0:	f000 827b 	beq.w	402aea <_svfprintf_r+0xbc6>
  4025f4:	2b02      	cmp	r3, #2
  4025f6:	f040 8206 	bne.w	402a06 <_svfprintf_r+0xae2>
  4025fa:	9818      	ldr	r0, [sp, #96]	; 0x60
  4025fc:	464e      	mov	r6, r9
  4025fe:	0923      	lsrs	r3, r4, #4
  402600:	f004 010f 	and.w	r1, r4, #15
  402604:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402608:	092a      	lsrs	r2, r5, #4
  40260a:	461c      	mov	r4, r3
  40260c:	4615      	mov	r5, r2
  40260e:	5c43      	ldrb	r3, [r0, r1]
  402610:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402614:	ea54 0305 	orrs.w	r3, r4, r5
  402618:	d1f1      	bne.n	4025fe <_svfprintf_r+0x6da>
  40261a:	eba9 0306 	sub.w	r3, r9, r6
  40261e:	930e      	str	r3, [sp, #56]	; 0x38
  402620:	e590      	b.n	402144 <_svfprintf_r+0x220>
  402622:	9311      	str	r3, [sp, #68]	; 0x44
  402624:	2a00      	cmp	r2, #0
  402626:	f040 86a3 	bne.w	403370 <_svfprintf_r+0x144c>
  40262a:	4b7e      	ldr	r3, [pc, #504]	; (402824 <_svfprintf_r+0x900>)
  40262c:	9318      	str	r3, [sp, #96]	; 0x60
  40262e:	f01b 0f20 	tst.w	fp, #32
  402632:	f43f aeef 	beq.w	402414 <_svfprintf_r+0x4f0>
  402636:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402638:	3507      	adds	r5, #7
  40263a:	f025 0307 	bic.w	r3, r5, #7
  40263e:	f103 0208 	add.w	r2, r3, #8
  402642:	f01b 0f01 	tst.w	fp, #1
  402646:	920f      	str	r2, [sp, #60]	; 0x3c
  402648:	e9d3 4500 	ldrd	r4, r5, [r3]
  40264c:	f47f aef4 	bne.w	402438 <_svfprintf_r+0x514>
  402650:	2302      	movs	r3, #2
  402652:	e55a      	b.n	40210a <_svfprintf_r+0x1e6>
  402654:	9311      	str	r3, [sp, #68]	; 0x44
  402656:	2a00      	cmp	r2, #0
  402658:	f040 8686 	bne.w	403368 <_svfprintf_r+0x1444>
  40265c:	f04b 0b10 	orr.w	fp, fp, #16
  402660:	f01b 0f20 	tst.w	fp, #32
  402664:	d0a1      	beq.n	4025aa <_svfprintf_r+0x686>
  402666:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402668:	3507      	adds	r5, #7
  40266a:	f025 0507 	bic.w	r5, r5, #7
  40266e:	e9d5 2300 	ldrd	r2, r3, [r5]
  402672:	2a00      	cmp	r2, #0
  402674:	f105 0108 	add.w	r1, r5, #8
  402678:	461d      	mov	r5, r3
  40267a:	f173 0300 	sbcs.w	r3, r3, #0
  40267e:	910f      	str	r1, [sp, #60]	; 0x3c
  402680:	4614      	mov	r4, r2
  402682:	daa6      	bge.n	4025d2 <_svfprintf_r+0x6ae>
  402684:	272d      	movs	r7, #45	; 0x2d
  402686:	4264      	negs	r4, r4
  402688:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40268c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402690:	2301      	movs	r3, #1
  402692:	e53d      	b.n	402110 <_svfprintf_r+0x1ec>
  402694:	9311      	str	r3, [sp, #68]	; 0x44
  402696:	2a00      	cmp	r2, #0
  402698:	f040 8662 	bne.w	403360 <_svfprintf_r+0x143c>
  40269c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40269e:	3507      	adds	r5, #7
  4026a0:	f025 0307 	bic.w	r3, r5, #7
  4026a4:	f103 0208 	add.w	r2, r3, #8
  4026a8:	920f      	str	r2, [sp, #60]	; 0x3c
  4026aa:	681a      	ldr	r2, [r3, #0]
  4026ac:	9215      	str	r2, [sp, #84]	; 0x54
  4026ae:	685b      	ldr	r3, [r3, #4]
  4026b0:	9314      	str	r3, [sp, #80]	; 0x50
  4026b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4026b4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4026b6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4026ba:	4628      	mov	r0, r5
  4026bc:	4621      	mov	r1, r4
  4026be:	f04f 32ff 	mov.w	r2, #4294967295
  4026c2:	4b59      	ldr	r3, [pc, #356]	; (402828 <_svfprintf_r+0x904>)
  4026c4:	f003 fc98 	bl	405ff8 <__aeabi_dcmpun>
  4026c8:	2800      	cmp	r0, #0
  4026ca:	f040 834a 	bne.w	402d62 <_svfprintf_r+0xe3e>
  4026ce:	4628      	mov	r0, r5
  4026d0:	4621      	mov	r1, r4
  4026d2:	f04f 32ff 	mov.w	r2, #4294967295
  4026d6:	4b54      	ldr	r3, [pc, #336]	; (402828 <_svfprintf_r+0x904>)
  4026d8:	f003 fc70 	bl	405fbc <__aeabi_dcmple>
  4026dc:	2800      	cmp	r0, #0
  4026de:	f040 8340 	bne.w	402d62 <_svfprintf_r+0xe3e>
  4026e2:	a815      	add	r0, sp, #84	; 0x54
  4026e4:	c80d      	ldmia	r0, {r0, r2, r3}
  4026e6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4026e8:	f003 fc5e 	bl	405fa8 <__aeabi_dcmplt>
  4026ec:	2800      	cmp	r0, #0
  4026ee:	f040 8530 	bne.w	403152 <_svfprintf_r+0x122e>
  4026f2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026f6:	4e4d      	ldr	r6, [pc, #308]	; (40282c <_svfprintf_r+0x908>)
  4026f8:	4b4d      	ldr	r3, [pc, #308]	; (402830 <_svfprintf_r+0x90c>)
  4026fa:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4026fe:	9007      	str	r0, [sp, #28]
  402700:	9811      	ldr	r0, [sp, #68]	; 0x44
  402702:	2203      	movs	r2, #3
  402704:	2100      	movs	r1, #0
  402706:	9208      	str	r2, [sp, #32]
  402708:	910a      	str	r1, [sp, #40]	; 0x28
  40270a:	2847      	cmp	r0, #71	; 0x47
  40270c:	bfd8      	it	le
  40270e:	461e      	movle	r6, r3
  402710:	920e      	str	r2, [sp, #56]	; 0x38
  402712:	9112      	str	r1, [sp, #72]	; 0x48
  402714:	e51e      	b.n	402154 <_svfprintf_r+0x230>
  402716:	f04b 0b08 	orr.w	fp, fp, #8
  40271a:	f89a 3000 	ldrb.w	r3, [sl]
  40271e:	e459      	b.n	401fd4 <_svfprintf_r+0xb0>
  402720:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402724:	2300      	movs	r3, #0
  402726:	461c      	mov	r4, r3
  402728:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40272c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402730:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402734:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402738:	2809      	cmp	r0, #9
  40273a:	d9f5      	bls.n	402728 <_svfprintf_r+0x804>
  40273c:	940d      	str	r4, [sp, #52]	; 0x34
  40273e:	e44b      	b.n	401fd8 <_svfprintf_r+0xb4>
  402740:	f04b 0b10 	orr.w	fp, fp, #16
  402744:	9311      	str	r3, [sp, #68]	; 0x44
  402746:	f01b 0320 	ands.w	r3, fp, #32
  40274a:	f43f ae1d 	beq.w	402388 <_svfprintf_r+0x464>
  40274e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402750:	3507      	adds	r5, #7
  402752:	f025 0307 	bic.w	r3, r5, #7
  402756:	f103 0208 	add.w	r2, r3, #8
  40275a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40275e:	920f      	str	r2, [sp, #60]	; 0x3c
  402760:	2300      	movs	r3, #0
  402762:	e4d2      	b.n	40210a <_svfprintf_r+0x1e6>
  402764:	9311      	str	r3, [sp, #68]	; 0x44
  402766:	2a00      	cmp	r2, #0
  402768:	f040 85e7 	bne.w	40333a <_svfprintf_r+0x1416>
  40276c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40276e:	2a00      	cmp	r2, #0
  402770:	f43f aca3 	beq.w	4020ba <_svfprintf_r+0x196>
  402774:	2300      	movs	r3, #0
  402776:	2101      	movs	r1, #1
  402778:	461f      	mov	r7, r3
  40277a:	9108      	str	r1, [sp, #32]
  40277c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402780:	f8cd b01c 	str.w	fp, [sp, #28]
  402784:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402788:	930a      	str	r3, [sp, #40]	; 0x28
  40278a:	9312      	str	r3, [sp, #72]	; 0x48
  40278c:	910e      	str	r1, [sp, #56]	; 0x38
  40278e:	ae28      	add	r6, sp, #160	; 0xa0
  402790:	e4e4      	b.n	40215c <_svfprintf_r+0x238>
  402792:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402794:	e534      	b.n	402200 <_svfprintf_r+0x2dc>
  402796:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402798:	2b65      	cmp	r3, #101	; 0x65
  40279a:	f340 80a7 	ble.w	4028ec <_svfprintf_r+0x9c8>
  40279e:	a815      	add	r0, sp, #84	; 0x54
  4027a0:	c80d      	ldmia	r0, {r0, r2, r3}
  4027a2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027a4:	f003 fbf6 	bl	405f94 <__aeabi_dcmpeq>
  4027a8:	2800      	cmp	r0, #0
  4027aa:	f000 8150 	beq.w	402a4e <_svfprintf_r+0xb2a>
  4027ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027b0:	4a20      	ldr	r2, [pc, #128]	; (402834 <_svfprintf_r+0x910>)
  4027b2:	f8c8 2000 	str.w	r2, [r8]
  4027b6:	3301      	adds	r3, #1
  4027b8:	3401      	adds	r4, #1
  4027ba:	2201      	movs	r2, #1
  4027bc:	2b07      	cmp	r3, #7
  4027be:	9427      	str	r4, [sp, #156]	; 0x9c
  4027c0:	9326      	str	r3, [sp, #152]	; 0x98
  4027c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4027c6:	f300 836a 	bgt.w	402e9e <_svfprintf_r+0xf7a>
  4027ca:	f108 0808 	add.w	r8, r8, #8
  4027ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4027d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4027d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027d4:	4293      	cmp	r3, r2
  4027d6:	db03      	blt.n	4027e0 <_svfprintf_r+0x8bc>
  4027d8:	9b07      	ldr	r3, [sp, #28]
  4027da:	07dd      	lsls	r5, r3, #31
  4027dc:	f57f ad82 	bpl.w	4022e4 <_svfprintf_r+0x3c0>
  4027e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027e2:	9919      	ldr	r1, [sp, #100]	; 0x64
  4027e4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4027e6:	f8c8 2000 	str.w	r2, [r8]
  4027ea:	3301      	adds	r3, #1
  4027ec:	440c      	add	r4, r1
  4027ee:	2b07      	cmp	r3, #7
  4027f0:	f8c8 1004 	str.w	r1, [r8, #4]
  4027f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027f6:	9326      	str	r3, [sp, #152]	; 0x98
  4027f8:	f300 839e 	bgt.w	402f38 <_svfprintf_r+0x1014>
  4027fc:	f108 0808 	add.w	r8, r8, #8
  402800:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402802:	1e5e      	subs	r6, r3, #1
  402804:	2e00      	cmp	r6, #0
  402806:	f77f ad6d 	ble.w	4022e4 <_svfprintf_r+0x3c0>
  40280a:	2e10      	cmp	r6, #16
  40280c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40280e:	4d0a      	ldr	r5, [pc, #40]	; (402838 <_svfprintf_r+0x914>)
  402810:	f340 81f5 	ble.w	402bfe <_svfprintf_r+0xcda>
  402814:	4622      	mov	r2, r4
  402816:	2710      	movs	r7, #16
  402818:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40281c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40281e:	e013      	b.n	402848 <_svfprintf_r+0x924>
  402820:	00406e08 	.word	0x00406e08
  402824:	00406df4 	.word	0x00406df4
  402828:	7fefffff 	.word	0x7fefffff
  40282c:	00406de8 	.word	0x00406de8
  402830:	00406de4 	.word	0x00406de4
  402834:	00406e24 	.word	0x00406e24
  402838:	00406e38 	.word	0x00406e38
  40283c:	f108 0808 	add.w	r8, r8, #8
  402840:	3e10      	subs	r6, #16
  402842:	2e10      	cmp	r6, #16
  402844:	f340 81da 	ble.w	402bfc <_svfprintf_r+0xcd8>
  402848:	3301      	adds	r3, #1
  40284a:	3210      	adds	r2, #16
  40284c:	2b07      	cmp	r3, #7
  40284e:	9227      	str	r2, [sp, #156]	; 0x9c
  402850:	9326      	str	r3, [sp, #152]	; 0x98
  402852:	e888 00a0 	stmia.w	r8, {r5, r7}
  402856:	ddf1      	ble.n	40283c <_svfprintf_r+0x918>
  402858:	aa25      	add	r2, sp, #148	; 0x94
  40285a:	4621      	mov	r1, r4
  40285c:	4658      	mov	r0, fp
  40285e:	f002 fcbd 	bl	4051dc <__ssprint_r>
  402862:	2800      	cmp	r0, #0
  402864:	f47f ac30 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402868:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40286a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40286c:	46c8      	mov	r8, r9
  40286e:	e7e7      	b.n	402840 <_svfprintf_r+0x91c>
  402870:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402872:	9a08      	ldr	r2, [sp, #32]
  402874:	1a9f      	subs	r7, r3, r2
  402876:	2f00      	cmp	r7, #0
  402878:	f77f ace5 	ble.w	402246 <_svfprintf_r+0x322>
  40287c:	2f10      	cmp	r7, #16
  40287e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402880:	4db6      	ldr	r5, [pc, #728]	; (402b5c <_svfprintf_r+0xc38>)
  402882:	dd27      	ble.n	4028d4 <_svfprintf_r+0x9b0>
  402884:	4642      	mov	r2, r8
  402886:	4621      	mov	r1, r4
  402888:	46b0      	mov	r8, r6
  40288a:	f04f 0b10 	mov.w	fp, #16
  40288e:	462e      	mov	r6, r5
  402890:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402892:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402894:	e004      	b.n	4028a0 <_svfprintf_r+0x97c>
  402896:	3f10      	subs	r7, #16
  402898:	2f10      	cmp	r7, #16
  40289a:	f102 0208 	add.w	r2, r2, #8
  40289e:	dd15      	ble.n	4028cc <_svfprintf_r+0x9a8>
  4028a0:	3301      	adds	r3, #1
  4028a2:	3110      	adds	r1, #16
  4028a4:	2b07      	cmp	r3, #7
  4028a6:	9127      	str	r1, [sp, #156]	; 0x9c
  4028a8:	9326      	str	r3, [sp, #152]	; 0x98
  4028aa:	e882 0840 	stmia.w	r2, {r6, fp}
  4028ae:	ddf2      	ble.n	402896 <_svfprintf_r+0x972>
  4028b0:	aa25      	add	r2, sp, #148	; 0x94
  4028b2:	4629      	mov	r1, r5
  4028b4:	4620      	mov	r0, r4
  4028b6:	f002 fc91 	bl	4051dc <__ssprint_r>
  4028ba:	2800      	cmp	r0, #0
  4028bc:	f47f ac04 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4028c0:	3f10      	subs	r7, #16
  4028c2:	2f10      	cmp	r7, #16
  4028c4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028c8:	464a      	mov	r2, r9
  4028ca:	dce9      	bgt.n	4028a0 <_svfprintf_r+0x97c>
  4028cc:	4635      	mov	r5, r6
  4028ce:	460c      	mov	r4, r1
  4028d0:	4646      	mov	r6, r8
  4028d2:	4690      	mov	r8, r2
  4028d4:	3301      	adds	r3, #1
  4028d6:	443c      	add	r4, r7
  4028d8:	2b07      	cmp	r3, #7
  4028da:	9427      	str	r4, [sp, #156]	; 0x9c
  4028dc:	9326      	str	r3, [sp, #152]	; 0x98
  4028de:	e888 00a0 	stmia.w	r8, {r5, r7}
  4028e2:	f300 8232 	bgt.w	402d4a <_svfprintf_r+0xe26>
  4028e6:	f108 0808 	add.w	r8, r8, #8
  4028ea:	e4ac      	b.n	402246 <_svfprintf_r+0x322>
  4028ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028ee:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4028f0:	2b01      	cmp	r3, #1
  4028f2:	f340 81fe 	ble.w	402cf2 <_svfprintf_r+0xdce>
  4028f6:	3701      	adds	r7, #1
  4028f8:	3401      	adds	r4, #1
  4028fa:	2301      	movs	r3, #1
  4028fc:	2f07      	cmp	r7, #7
  4028fe:	9427      	str	r4, [sp, #156]	; 0x9c
  402900:	9726      	str	r7, [sp, #152]	; 0x98
  402902:	f8c8 6000 	str.w	r6, [r8]
  402906:	f8c8 3004 	str.w	r3, [r8, #4]
  40290a:	f300 8203 	bgt.w	402d14 <_svfprintf_r+0xdf0>
  40290e:	f108 0808 	add.w	r8, r8, #8
  402912:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402914:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402916:	f8c8 3000 	str.w	r3, [r8]
  40291a:	3701      	adds	r7, #1
  40291c:	4414      	add	r4, r2
  40291e:	2f07      	cmp	r7, #7
  402920:	9427      	str	r4, [sp, #156]	; 0x9c
  402922:	9726      	str	r7, [sp, #152]	; 0x98
  402924:	f8c8 2004 	str.w	r2, [r8, #4]
  402928:	f300 8200 	bgt.w	402d2c <_svfprintf_r+0xe08>
  40292c:	f108 0808 	add.w	r8, r8, #8
  402930:	a815      	add	r0, sp, #84	; 0x54
  402932:	c80d      	ldmia	r0, {r0, r2, r3}
  402934:	9914      	ldr	r1, [sp, #80]	; 0x50
  402936:	f003 fb2d 	bl	405f94 <__aeabi_dcmpeq>
  40293a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40293c:	2800      	cmp	r0, #0
  40293e:	f040 8101 	bne.w	402b44 <_svfprintf_r+0xc20>
  402942:	3b01      	subs	r3, #1
  402944:	3701      	adds	r7, #1
  402946:	3601      	adds	r6, #1
  402948:	441c      	add	r4, r3
  40294a:	2f07      	cmp	r7, #7
  40294c:	9726      	str	r7, [sp, #152]	; 0x98
  40294e:	9427      	str	r4, [sp, #156]	; 0x9c
  402950:	f8c8 6000 	str.w	r6, [r8]
  402954:	f8c8 3004 	str.w	r3, [r8, #4]
  402958:	f300 8127 	bgt.w	402baa <_svfprintf_r+0xc86>
  40295c:	f108 0808 	add.w	r8, r8, #8
  402960:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402962:	f8c8 2004 	str.w	r2, [r8, #4]
  402966:	3701      	adds	r7, #1
  402968:	4414      	add	r4, r2
  40296a:	ab21      	add	r3, sp, #132	; 0x84
  40296c:	2f07      	cmp	r7, #7
  40296e:	9427      	str	r4, [sp, #156]	; 0x9c
  402970:	9726      	str	r7, [sp, #152]	; 0x98
  402972:	f8c8 3000 	str.w	r3, [r8]
  402976:	f77f acb3 	ble.w	4022e0 <_svfprintf_r+0x3bc>
  40297a:	aa25      	add	r2, sp, #148	; 0x94
  40297c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40297e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402980:	f002 fc2c 	bl	4051dc <__ssprint_r>
  402984:	2800      	cmp	r0, #0
  402986:	f47f ab9f 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  40298a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40298c:	46c8      	mov	r8, r9
  40298e:	e4a9      	b.n	4022e4 <_svfprintf_r+0x3c0>
  402990:	aa25      	add	r2, sp, #148	; 0x94
  402992:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402994:	980c      	ldr	r0, [sp, #48]	; 0x30
  402996:	f002 fc21 	bl	4051dc <__ssprint_r>
  40299a:	2800      	cmp	r0, #0
  40299c:	f43f aceb 	beq.w	402376 <_svfprintf_r+0x452>
  4029a0:	f7ff bb92 	b.w	4020c8 <_svfprintf_r+0x1a4>
  4029a4:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4029a8:	2b01      	cmp	r3, #1
  4029aa:	f000 8134 	beq.w	402c16 <_svfprintf_r+0xcf2>
  4029ae:	2b02      	cmp	r3, #2
  4029b0:	d125      	bne.n	4029fe <_svfprintf_r+0xada>
  4029b2:	f8cd b01c 	str.w	fp, [sp, #28]
  4029b6:	2400      	movs	r4, #0
  4029b8:	2500      	movs	r5, #0
  4029ba:	e61e      	b.n	4025fa <_svfprintf_r+0x6d6>
  4029bc:	aa25      	add	r2, sp, #148	; 0x94
  4029be:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029c0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029c2:	f002 fc0b 	bl	4051dc <__ssprint_r>
  4029c6:	2800      	cmp	r0, #0
  4029c8:	f47f ab7e 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4029cc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029ce:	46c8      	mov	r8, r9
  4029d0:	e475      	b.n	4022be <_svfprintf_r+0x39a>
  4029d2:	aa25      	add	r2, sp, #148	; 0x94
  4029d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029d8:	f002 fc00 	bl	4051dc <__ssprint_r>
  4029dc:	2800      	cmp	r0, #0
  4029de:	f47f ab73 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4029e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029e4:	46c8      	mov	r8, r9
  4029e6:	e41b      	b.n	402220 <_svfprintf_r+0x2fc>
  4029e8:	aa25      	add	r2, sp, #148	; 0x94
  4029ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029ee:	f002 fbf5 	bl	4051dc <__ssprint_r>
  4029f2:	2800      	cmp	r0, #0
  4029f4:	f47f ab68 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4029f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029fa:	46c8      	mov	r8, r9
  4029fc:	e420      	b.n	402240 <_svfprintf_r+0x31c>
  4029fe:	f8cd b01c 	str.w	fp, [sp, #28]
  402a02:	2400      	movs	r4, #0
  402a04:	2500      	movs	r5, #0
  402a06:	4649      	mov	r1, r9
  402a08:	e000      	b.n	402a0c <_svfprintf_r+0xae8>
  402a0a:	4631      	mov	r1, r6
  402a0c:	08e2      	lsrs	r2, r4, #3
  402a0e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402a12:	08e8      	lsrs	r0, r5, #3
  402a14:	f004 0307 	and.w	r3, r4, #7
  402a18:	4605      	mov	r5, r0
  402a1a:	4614      	mov	r4, r2
  402a1c:	3330      	adds	r3, #48	; 0x30
  402a1e:	ea54 0205 	orrs.w	r2, r4, r5
  402a22:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a26:	f101 36ff 	add.w	r6, r1, #4294967295
  402a2a:	d1ee      	bne.n	402a0a <_svfprintf_r+0xae6>
  402a2c:	9a07      	ldr	r2, [sp, #28]
  402a2e:	07d2      	lsls	r2, r2, #31
  402a30:	f57f adf3 	bpl.w	40261a <_svfprintf_r+0x6f6>
  402a34:	2b30      	cmp	r3, #48	; 0x30
  402a36:	f43f adf0 	beq.w	40261a <_svfprintf_r+0x6f6>
  402a3a:	3902      	subs	r1, #2
  402a3c:	2330      	movs	r3, #48	; 0x30
  402a3e:	f806 3c01 	strb.w	r3, [r6, #-1]
  402a42:	eba9 0301 	sub.w	r3, r9, r1
  402a46:	930e      	str	r3, [sp, #56]	; 0x38
  402a48:	460e      	mov	r6, r1
  402a4a:	f7ff bb7b 	b.w	402144 <_svfprintf_r+0x220>
  402a4e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a50:	2900      	cmp	r1, #0
  402a52:	f340 822e 	ble.w	402eb2 <_svfprintf_r+0xf8e>
  402a56:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a5a:	4293      	cmp	r3, r2
  402a5c:	bfa8      	it	ge
  402a5e:	4613      	movge	r3, r2
  402a60:	2b00      	cmp	r3, #0
  402a62:	461f      	mov	r7, r3
  402a64:	dd0d      	ble.n	402a82 <_svfprintf_r+0xb5e>
  402a66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a68:	f8c8 6000 	str.w	r6, [r8]
  402a6c:	3301      	adds	r3, #1
  402a6e:	443c      	add	r4, r7
  402a70:	2b07      	cmp	r3, #7
  402a72:	9427      	str	r4, [sp, #156]	; 0x9c
  402a74:	f8c8 7004 	str.w	r7, [r8, #4]
  402a78:	9326      	str	r3, [sp, #152]	; 0x98
  402a7a:	f300 831f 	bgt.w	4030bc <_svfprintf_r+0x1198>
  402a7e:	f108 0808 	add.w	r8, r8, #8
  402a82:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a84:	2f00      	cmp	r7, #0
  402a86:	bfa8      	it	ge
  402a88:	1bdb      	subge	r3, r3, r7
  402a8a:	2b00      	cmp	r3, #0
  402a8c:	461f      	mov	r7, r3
  402a8e:	f340 80d6 	ble.w	402c3e <_svfprintf_r+0xd1a>
  402a92:	2f10      	cmp	r7, #16
  402a94:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a96:	4d31      	ldr	r5, [pc, #196]	; (402b5c <_svfprintf_r+0xc38>)
  402a98:	f340 81ed 	ble.w	402e76 <_svfprintf_r+0xf52>
  402a9c:	4642      	mov	r2, r8
  402a9e:	4621      	mov	r1, r4
  402aa0:	46b0      	mov	r8, r6
  402aa2:	f04f 0b10 	mov.w	fp, #16
  402aa6:	462e      	mov	r6, r5
  402aa8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402aaa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402aac:	e004      	b.n	402ab8 <_svfprintf_r+0xb94>
  402aae:	3208      	adds	r2, #8
  402ab0:	3f10      	subs	r7, #16
  402ab2:	2f10      	cmp	r7, #16
  402ab4:	f340 81db 	ble.w	402e6e <_svfprintf_r+0xf4a>
  402ab8:	3301      	adds	r3, #1
  402aba:	3110      	adds	r1, #16
  402abc:	2b07      	cmp	r3, #7
  402abe:	9127      	str	r1, [sp, #156]	; 0x9c
  402ac0:	9326      	str	r3, [sp, #152]	; 0x98
  402ac2:	e882 0840 	stmia.w	r2, {r6, fp}
  402ac6:	ddf2      	ble.n	402aae <_svfprintf_r+0xb8a>
  402ac8:	aa25      	add	r2, sp, #148	; 0x94
  402aca:	4629      	mov	r1, r5
  402acc:	4620      	mov	r0, r4
  402ace:	f002 fb85 	bl	4051dc <__ssprint_r>
  402ad2:	2800      	cmp	r0, #0
  402ad4:	f47f aaf8 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402ad8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ada:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402adc:	464a      	mov	r2, r9
  402ade:	e7e7      	b.n	402ab0 <_svfprintf_r+0xb8c>
  402ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ae2:	930e      	str	r3, [sp, #56]	; 0x38
  402ae4:	464e      	mov	r6, r9
  402ae6:	f7ff bb2d 	b.w	402144 <_svfprintf_r+0x220>
  402aea:	2d00      	cmp	r5, #0
  402aec:	bf08      	it	eq
  402aee:	2c0a      	cmpeq	r4, #10
  402af0:	f0c0 808f 	bcc.w	402c12 <_svfprintf_r+0xcee>
  402af4:	464e      	mov	r6, r9
  402af6:	4620      	mov	r0, r4
  402af8:	4629      	mov	r1, r5
  402afa:	220a      	movs	r2, #10
  402afc:	2300      	movs	r3, #0
  402afe:	f003 fab9 	bl	406074 <__aeabi_uldivmod>
  402b02:	3230      	adds	r2, #48	; 0x30
  402b04:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402b08:	4620      	mov	r0, r4
  402b0a:	4629      	mov	r1, r5
  402b0c:	2300      	movs	r3, #0
  402b0e:	220a      	movs	r2, #10
  402b10:	f003 fab0 	bl	406074 <__aeabi_uldivmod>
  402b14:	4604      	mov	r4, r0
  402b16:	460d      	mov	r5, r1
  402b18:	ea54 0305 	orrs.w	r3, r4, r5
  402b1c:	d1eb      	bne.n	402af6 <_svfprintf_r+0xbd2>
  402b1e:	eba9 0306 	sub.w	r3, r9, r6
  402b22:	930e      	str	r3, [sp, #56]	; 0x38
  402b24:	f7ff bb0e 	b.w	402144 <_svfprintf_r+0x220>
  402b28:	aa25      	add	r2, sp, #148	; 0x94
  402b2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b2e:	f002 fb55 	bl	4051dc <__ssprint_r>
  402b32:	2800      	cmp	r0, #0
  402b34:	f47f aac8 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402b38:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b3e:	46c8      	mov	r8, r9
  402b40:	f7ff bb5e 	b.w	402200 <_svfprintf_r+0x2dc>
  402b44:	1e5e      	subs	r6, r3, #1
  402b46:	2e00      	cmp	r6, #0
  402b48:	f77f af0a 	ble.w	402960 <_svfprintf_r+0xa3c>
  402b4c:	2e10      	cmp	r6, #16
  402b4e:	4d03      	ldr	r5, [pc, #12]	; (402b5c <_svfprintf_r+0xc38>)
  402b50:	dd22      	ble.n	402b98 <_svfprintf_r+0xc74>
  402b52:	4622      	mov	r2, r4
  402b54:	f04f 0b10 	mov.w	fp, #16
  402b58:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b5a:	e006      	b.n	402b6a <_svfprintf_r+0xc46>
  402b5c:	00406e38 	.word	0x00406e38
  402b60:	3e10      	subs	r6, #16
  402b62:	2e10      	cmp	r6, #16
  402b64:	f108 0808 	add.w	r8, r8, #8
  402b68:	dd15      	ble.n	402b96 <_svfprintf_r+0xc72>
  402b6a:	3701      	adds	r7, #1
  402b6c:	3210      	adds	r2, #16
  402b6e:	2f07      	cmp	r7, #7
  402b70:	9227      	str	r2, [sp, #156]	; 0x9c
  402b72:	9726      	str	r7, [sp, #152]	; 0x98
  402b74:	e888 0820 	stmia.w	r8, {r5, fp}
  402b78:	ddf2      	ble.n	402b60 <_svfprintf_r+0xc3c>
  402b7a:	aa25      	add	r2, sp, #148	; 0x94
  402b7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b7e:	4620      	mov	r0, r4
  402b80:	f002 fb2c 	bl	4051dc <__ssprint_r>
  402b84:	2800      	cmp	r0, #0
  402b86:	f47f aa9f 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402b8a:	3e10      	subs	r6, #16
  402b8c:	2e10      	cmp	r6, #16
  402b8e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b90:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b92:	46c8      	mov	r8, r9
  402b94:	dce9      	bgt.n	402b6a <_svfprintf_r+0xc46>
  402b96:	4614      	mov	r4, r2
  402b98:	3701      	adds	r7, #1
  402b9a:	4434      	add	r4, r6
  402b9c:	2f07      	cmp	r7, #7
  402b9e:	9427      	str	r4, [sp, #156]	; 0x9c
  402ba0:	9726      	str	r7, [sp, #152]	; 0x98
  402ba2:	e888 0060 	stmia.w	r8, {r5, r6}
  402ba6:	f77f aed9 	ble.w	40295c <_svfprintf_r+0xa38>
  402baa:	aa25      	add	r2, sp, #148	; 0x94
  402bac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bae:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bb0:	f002 fb14 	bl	4051dc <__ssprint_r>
  402bb4:	2800      	cmp	r0, #0
  402bb6:	f47f aa87 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402bba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bbc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bbe:	46c8      	mov	r8, r9
  402bc0:	e6ce      	b.n	402960 <_svfprintf_r+0xa3c>
  402bc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bc4:	6814      	ldr	r4, [r2, #0]
  402bc6:	4613      	mov	r3, r2
  402bc8:	3304      	adds	r3, #4
  402bca:	17e5      	asrs	r5, r4, #31
  402bcc:	930f      	str	r3, [sp, #60]	; 0x3c
  402bce:	4622      	mov	r2, r4
  402bd0:	462b      	mov	r3, r5
  402bd2:	e4fa      	b.n	4025ca <_svfprintf_r+0x6a6>
  402bd4:	3204      	adds	r2, #4
  402bd6:	681c      	ldr	r4, [r3, #0]
  402bd8:	920f      	str	r2, [sp, #60]	; 0x3c
  402bda:	2301      	movs	r3, #1
  402bdc:	2500      	movs	r5, #0
  402bde:	f7ff ba94 	b.w	40210a <_svfprintf_r+0x1e6>
  402be2:	681c      	ldr	r4, [r3, #0]
  402be4:	3304      	adds	r3, #4
  402be6:	930f      	str	r3, [sp, #60]	; 0x3c
  402be8:	2500      	movs	r5, #0
  402bea:	e421      	b.n	402430 <_svfprintf_r+0x50c>
  402bec:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bee:	460a      	mov	r2, r1
  402bf0:	3204      	adds	r2, #4
  402bf2:	680c      	ldr	r4, [r1, #0]
  402bf4:	920f      	str	r2, [sp, #60]	; 0x3c
  402bf6:	2500      	movs	r5, #0
  402bf8:	f7ff ba87 	b.w	40210a <_svfprintf_r+0x1e6>
  402bfc:	4614      	mov	r4, r2
  402bfe:	3301      	adds	r3, #1
  402c00:	4434      	add	r4, r6
  402c02:	2b07      	cmp	r3, #7
  402c04:	9427      	str	r4, [sp, #156]	; 0x9c
  402c06:	9326      	str	r3, [sp, #152]	; 0x98
  402c08:	e888 0060 	stmia.w	r8, {r5, r6}
  402c0c:	f77f ab68 	ble.w	4022e0 <_svfprintf_r+0x3bc>
  402c10:	e6b3      	b.n	40297a <_svfprintf_r+0xa56>
  402c12:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c16:	f8cd b01c 	str.w	fp, [sp, #28]
  402c1a:	ae42      	add	r6, sp, #264	; 0x108
  402c1c:	3430      	adds	r4, #48	; 0x30
  402c1e:	2301      	movs	r3, #1
  402c20:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402c24:	930e      	str	r3, [sp, #56]	; 0x38
  402c26:	f7ff ba8d 	b.w	402144 <_svfprintf_r+0x220>
  402c2a:	aa25      	add	r2, sp, #148	; 0x94
  402c2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c30:	f002 fad4 	bl	4051dc <__ssprint_r>
  402c34:	2800      	cmp	r0, #0
  402c36:	f47f aa47 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402c3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c3c:	46c8      	mov	r8, r9
  402c3e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c42:	429a      	cmp	r2, r3
  402c44:	db44      	blt.n	402cd0 <_svfprintf_r+0xdac>
  402c46:	9b07      	ldr	r3, [sp, #28]
  402c48:	07d9      	lsls	r1, r3, #31
  402c4a:	d441      	bmi.n	402cd0 <_svfprintf_r+0xdac>
  402c4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c4e:	9812      	ldr	r0, [sp, #72]	; 0x48
  402c50:	1a9a      	subs	r2, r3, r2
  402c52:	1a1d      	subs	r5, r3, r0
  402c54:	4295      	cmp	r5, r2
  402c56:	bfa8      	it	ge
  402c58:	4615      	movge	r5, r2
  402c5a:	2d00      	cmp	r5, #0
  402c5c:	dd0e      	ble.n	402c7c <_svfprintf_r+0xd58>
  402c5e:	9926      	ldr	r1, [sp, #152]	; 0x98
  402c60:	f8c8 5004 	str.w	r5, [r8, #4]
  402c64:	3101      	adds	r1, #1
  402c66:	4406      	add	r6, r0
  402c68:	442c      	add	r4, r5
  402c6a:	2907      	cmp	r1, #7
  402c6c:	f8c8 6000 	str.w	r6, [r8]
  402c70:	9427      	str	r4, [sp, #156]	; 0x9c
  402c72:	9126      	str	r1, [sp, #152]	; 0x98
  402c74:	f300 823b 	bgt.w	4030ee <_svfprintf_r+0x11ca>
  402c78:	f108 0808 	add.w	r8, r8, #8
  402c7c:	2d00      	cmp	r5, #0
  402c7e:	bfac      	ite	ge
  402c80:	1b56      	subge	r6, r2, r5
  402c82:	4616      	movlt	r6, r2
  402c84:	2e00      	cmp	r6, #0
  402c86:	f77f ab2d 	ble.w	4022e4 <_svfprintf_r+0x3c0>
  402c8a:	2e10      	cmp	r6, #16
  402c8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c8e:	4db0      	ldr	r5, [pc, #704]	; (402f50 <_svfprintf_r+0x102c>)
  402c90:	ddb5      	ble.n	402bfe <_svfprintf_r+0xcda>
  402c92:	4622      	mov	r2, r4
  402c94:	2710      	movs	r7, #16
  402c96:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402c9a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402c9c:	e004      	b.n	402ca8 <_svfprintf_r+0xd84>
  402c9e:	f108 0808 	add.w	r8, r8, #8
  402ca2:	3e10      	subs	r6, #16
  402ca4:	2e10      	cmp	r6, #16
  402ca6:	dda9      	ble.n	402bfc <_svfprintf_r+0xcd8>
  402ca8:	3301      	adds	r3, #1
  402caa:	3210      	adds	r2, #16
  402cac:	2b07      	cmp	r3, #7
  402cae:	9227      	str	r2, [sp, #156]	; 0x9c
  402cb0:	9326      	str	r3, [sp, #152]	; 0x98
  402cb2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cb6:	ddf2      	ble.n	402c9e <_svfprintf_r+0xd7a>
  402cb8:	aa25      	add	r2, sp, #148	; 0x94
  402cba:	4621      	mov	r1, r4
  402cbc:	4658      	mov	r0, fp
  402cbe:	f002 fa8d 	bl	4051dc <__ssprint_r>
  402cc2:	2800      	cmp	r0, #0
  402cc4:	f47f aa00 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402cc8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402cca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ccc:	46c8      	mov	r8, r9
  402cce:	e7e8      	b.n	402ca2 <_svfprintf_r+0xd7e>
  402cd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cd2:	9819      	ldr	r0, [sp, #100]	; 0x64
  402cd4:	991a      	ldr	r1, [sp, #104]	; 0x68
  402cd6:	f8c8 1000 	str.w	r1, [r8]
  402cda:	3301      	adds	r3, #1
  402cdc:	4404      	add	r4, r0
  402cde:	2b07      	cmp	r3, #7
  402ce0:	9427      	str	r4, [sp, #156]	; 0x9c
  402ce2:	f8c8 0004 	str.w	r0, [r8, #4]
  402ce6:	9326      	str	r3, [sp, #152]	; 0x98
  402ce8:	f300 81f5 	bgt.w	4030d6 <_svfprintf_r+0x11b2>
  402cec:	f108 0808 	add.w	r8, r8, #8
  402cf0:	e7ac      	b.n	402c4c <_svfprintf_r+0xd28>
  402cf2:	9b07      	ldr	r3, [sp, #28]
  402cf4:	07da      	lsls	r2, r3, #31
  402cf6:	f53f adfe 	bmi.w	4028f6 <_svfprintf_r+0x9d2>
  402cfa:	3701      	adds	r7, #1
  402cfc:	3401      	adds	r4, #1
  402cfe:	2301      	movs	r3, #1
  402d00:	2f07      	cmp	r7, #7
  402d02:	9427      	str	r4, [sp, #156]	; 0x9c
  402d04:	9726      	str	r7, [sp, #152]	; 0x98
  402d06:	f8c8 6000 	str.w	r6, [r8]
  402d0a:	f8c8 3004 	str.w	r3, [r8, #4]
  402d0e:	f77f ae25 	ble.w	40295c <_svfprintf_r+0xa38>
  402d12:	e74a      	b.n	402baa <_svfprintf_r+0xc86>
  402d14:	aa25      	add	r2, sp, #148	; 0x94
  402d16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d18:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d1a:	f002 fa5f 	bl	4051dc <__ssprint_r>
  402d1e:	2800      	cmp	r0, #0
  402d20:	f47f a9d2 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402d24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d28:	46c8      	mov	r8, r9
  402d2a:	e5f2      	b.n	402912 <_svfprintf_r+0x9ee>
  402d2c:	aa25      	add	r2, sp, #148	; 0x94
  402d2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d30:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d32:	f002 fa53 	bl	4051dc <__ssprint_r>
  402d36:	2800      	cmp	r0, #0
  402d38:	f47f a9c6 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402d3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d3e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d40:	46c8      	mov	r8, r9
  402d42:	e5f5      	b.n	402930 <_svfprintf_r+0xa0c>
  402d44:	464e      	mov	r6, r9
  402d46:	f7ff b9fd 	b.w	402144 <_svfprintf_r+0x220>
  402d4a:	aa25      	add	r2, sp, #148	; 0x94
  402d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d50:	f002 fa44 	bl	4051dc <__ssprint_r>
  402d54:	2800      	cmp	r0, #0
  402d56:	f47f a9b7 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402d5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d5c:	46c8      	mov	r8, r9
  402d5e:	f7ff ba72 	b.w	402246 <_svfprintf_r+0x322>
  402d62:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402d64:	4622      	mov	r2, r4
  402d66:	4620      	mov	r0, r4
  402d68:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402d6a:	4623      	mov	r3, r4
  402d6c:	4621      	mov	r1, r4
  402d6e:	f003 f943 	bl	405ff8 <__aeabi_dcmpun>
  402d72:	2800      	cmp	r0, #0
  402d74:	f040 8286 	bne.w	403284 <_svfprintf_r+0x1360>
  402d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d7a:	3301      	adds	r3, #1
  402d7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d7e:	f023 0320 	bic.w	r3, r3, #32
  402d82:	930e      	str	r3, [sp, #56]	; 0x38
  402d84:	f000 81e2 	beq.w	40314c <_svfprintf_r+0x1228>
  402d88:	2b47      	cmp	r3, #71	; 0x47
  402d8a:	f000 811e 	beq.w	402fca <_svfprintf_r+0x10a6>
  402d8e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402d92:	9307      	str	r3, [sp, #28]
  402d94:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402d96:	1e1f      	subs	r7, r3, #0
  402d98:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402d9a:	9308      	str	r3, [sp, #32]
  402d9c:	bfbb      	ittet	lt
  402d9e:	463b      	movlt	r3, r7
  402da0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402da4:	2300      	movge	r3, #0
  402da6:	232d      	movlt	r3, #45	; 0x2d
  402da8:	9310      	str	r3, [sp, #64]	; 0x40
  402daa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dac:	2b66      	cmp	r3, #102	; 0x66
  402dae:	f000 81bb 	beq.w	403128 <_svfprintf_r+0x1204>
  402db2:	2b46      	cmp	r3, #70	; 0x46
  402db4:	f000 80df 	beq.w	402f76 <_svfprintf_r+0x1052>
  402db8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402dba:	9a08      	ldr	r2, [sp, #32]
  402dbc:	2b45      	cmp	r3, #69	; 0x45
  402dbe:	bf0c      	ite	eq
  402dc0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402dc2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402dc4:	a823      	add	r0, sp, #140	; 0x8c
  402dc6:	a920      	add	r1, sp, #128	; 0x80
  402dc8:	bf08      	it	eq
  402dca:	1c5d      	addeq	r5, r3, #1
  402dcc:	9004      	str	r0, [sp, #16]
  402dce:	9103      	str	r1, [sp, #12]
  402dd0:	a81f      	add	r0, sp, #124	; 0x7c
  402dd2:	2102      	movs	r1, #2
  402dd4:	463b      	mov	r3, r7
  402dd6:	9002      	str	r0, [sp, #8]
  402dd8:	9501      	str	r5, [sp, #4]
  402dda:	9100      	str	r1, [sp, #0]
  402ddc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dde:	f000 fb73 	bl	4034c8 <_dtoa_r>
  402de2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402de4:	2b67      	cmp	r3, #103	; 0x67
  402de6:	4606      	mov	r6, r0
  402de8:	f040 81e0 	bne.w	4031ac <_svfprintf_r+0x1288>
  402dec:	f01b 0f01 	tst.w	fp, #1
  402df0:	f000 8246 	beq.w	403280 <_svfprintf_r+0x135c>
  402df4:	1974      	adds	r4, r6, r5
  402df6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402df8:	9808      	ldr	r0, [sp, #32]
  402dfa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402dfc:	4639      	mov	r1, r7
  402dfe:	f003 f8c9 	bl	405f94 <__aeabi_dcmpeq>
  402e02:	2800      	cmp	r0, #0
  402e04:	f040 8165 	bne.w	4030d2 <_svfprintf_r+0x11ae>
  402e08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e0a:	42a3      	cmp	r3, r4
  402e0c:	d206      	bcs.n	402e1c <_svfprintf_r+0xef8>
  402e0e:	2130      	movs	r1, #48	; 0x30
  402e10:	1c5a      	adds	r2, r3, #1
  402e12:	9223      	str	r2, [sp, #140]	; 0x8c
  402e14:	7019      	strb	r1, [r3, #0]
  402e16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e18:	429c      	cmp	r4, r3
  402e1a:	d8f9      	bhi.n	402e10 <_svfprintf_r+0xeec>
  402e1c:	1b9b      	subs	r3, r3, r6
  402e1e:	9313      	str	r3, [sp, #76]	; 0x4c
  402e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e22:	2b47      	cmp	r3, #71	; 0x47
  402e24:	f000 80e9 	beq.w	402ffa <_svfprintf_r+0x10d6>
  402e28:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e2a:	2b65      	cmp	r3, #101	; 0x65
  402e2c:	f340 81cd 	ble.w	4031ca <_svfprintf_r+0x12a6>
  402e30:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e32:	2b66      	cmp	r3, #102	; 0x66
  402e34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e36:	9312      	str	r3, [sp, #72]	; 0x48
  402e38:	f000 819e 	beq.w	403178 <_svfprintf_r+0x1254>
  402e3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e40:	4619      	mov	r1, r3
  402e42:	4291      	cmp	r1, r2
  402e44:	f300 818a 	bgt.w	40315c <_svfprintf_r+0x1238>
  402e48:	f01b 0f01 	tst.w	fp, #1
  402e4c:	f040 8213 	bne.w	403276 <_svfprintf_r+0x1352>
  402e50:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e54:	9308      	str	r3, [sp, #32]
  402e56:	2367      	movs	r3, #103	; 0x67
  402e58:	920e      	str	r2, [sp, #56]	; 0x38
  402e5a:	9311      	str	r3, [sp, #68]	; 0x44
  402e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e5e:	2b00      	cmp	r3, #0
  402e60:	f040 80c4 	bne.w	402fec <_svfprintf_r+0x10c8>
  402e64:	930a      	str	r3, [sp, #40]	; 0x28
  402e66:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e6a:	f7ff b973 	b.w	402154 <_svfprintf_r+0x230>
  402e6e:	4635      	mov	r5, r6
  402e70:	460c      	mov	r4, r1
  402e72:	4646      	mov	r6, r8
  402e74:	4690      	mov	r8, r2
  402e76:	3301      	adds	r3, #1
  402e78:	443c      	add	r4, r7
  402e7a:	2b07      	cmp	r3, #7
  402e7c:	9427      	str	r4, [sp, #156]	; 0x9c
  402e7e:	9326      	str	r3, [sp, #152]	; 0x98
  402e80:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e84:	f73f aed1 	bgt.w	402c2a <_svfprintf_r+0xd06>
  402e88:	f108 0808 	add.w	r8, r8, #8
  402e8c:	e6d7      	b.n	402c3e <_svfprintf_r+0xd1a>
  402e8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e90:	6813      	ldr	r3, [r2, #0]
  402e92:	3204      	adds	r2, #4
  402e94:	920f      	str	r2, [sp, #60]	; 0x3c
  402e96:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e98:	601a      	str	r2, [r3, #0]
  402e9a:	f7ff b86a 	b.w	401f72 <_svfprintf_r+0x4e>
  402e9e:	aa25      	add	r2, sp, #148	; 0x94
  402ea0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ea2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ea4:	f002 f99a 	bl	4051dc <__ssprint_r>
  402ea8:	2800      	cmp	r0, #0
  402eaa:	f47f a90d 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402eae:	46c8      	mov	r8, r9
  402eb0:	e48d      	b.n	4027ce <_svfprintf_r+0x8aa>
  402eb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402eb4:	4a27      	ldr	r2, [pc, #156]	; (402f54 <_svfprintf_r+0x1030>)
  402eb6:	f8c8 2000 	str.w	r2, [r8]
  402eba:	3301      	adds	r3, #1
  402ebc:	3401      	adds	r4, #1
  402ebe:	2201      	movs	r2, #1
  402ec0:	2b07      	cmp	r3, #7
  402ec2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ec4:	9326      	str	r3, [sp, #152]	; 0x98
  402ec6:	f8c8 2004 	str.w	r2, [r8, #4]
  402eca:	dc72      	bgt.n	402fb2 <_svfprintf_r+0x108e>
  402ecc:	f108 0808 	add.w	r8, r8, #8
  402ed0:	b929      	cbnz	r1, 402ede <_svfprintf_r+0xfba>
  402ed2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ed4:	b91b      	cbnz	r3, 402ede <_svfprintf_r+0xfba>
  402ed6:	9b07      	ldr	r3, [sp, #28]
  402ed8:	07d8      	lsls	r0, r3, #31
  402eda:	f57f aa03 	bpl.w	4022e4 <_svfprintf_r+0x3c0>
  402ede:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ee0:	9819      	ldr	r0, [sp, #100]	; 0x64
  402ee2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402ee4:	f8c8 2000 	str.w	r2, [r8]
  402ee8:	3301      	adds	r3, #1
  402eea:	4602      	mov	r2, r0
  402eec:	4422      	add	r2, r4
  402eee:	2b07      	cmp	r3, #7
  402ef0:	9227      	str	r2, [sp, #156]	; 0x9c
  402ef2:	f8c8 0004 	str.w	r0, [r8, #4]
  402ef6:	9326      	str	r3, [sp, #152]	; 0x98
  402ef8:	f300 818d 	bgt.w	403216 <_svfprintf_r+0x12f2>
  402efc:	f108 0808 	add.w	r8, r8, #8
  402f00:	2900      	cmp	r1, #0
  402f02:	f2c0 8165 	blt.w	4031d0 <_svfprintf_r+0x12ac>
  402f06:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402f08:	f8c8 6000 	str.w	r6, [r8]
  402f0c:	3301      	adds	r3, #1
  402f0e:	188c      	adds	r4, r1, r2
  402f10:	2b07      	cmp	r3, #7
  402f12:	9427      	str	r4, [sp, #156]	; 0x9c
  402f14:	9326      	str	r3, [sp, #152]	; 0x98
  402f16:	f8c8 1004 	str.w	r1, [r8, #4]
  402f1a:	f77f a9e1 	ble.w	4022e0 <_svfprintf_r+0x3bc>
  402f1e:	e52c      	b.n	40297a <_svfprintf_r+0xa56>
  402f20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f22:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f24:	6813      	ldr	r3, [r2, #0]
  402f26:	17cd      	asrs	r5, r1, #31
  402f28:	4608      	mov	r0, r1
  402f2a:	3204      	adds	r2, #4
  402f2c:	4629      	mov	r1, r5
  402f2e:	920f      	str	r2, [sp, #60]	; 0x3c
  402f30:	e9c3 0100 	strd	r0, r1, [r3]
  402f34:	f7ff b81d 	b.w	401f72 <_svfprintf_r+0x4e>
  402f38:	aa25      	add	r2, sp, #148	; 0x94
  402f3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f3c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f3e:	f002 f94d 	bl	4051dc <__ssprint_r>
  402f42:	2800      	cmp	r0, #0
  402f44:	f47f a8c0 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402f48:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f4a:	46c8      	mov	r8, r9
  402f4c:	e458      	b.n	402800 <_svfprintf_r+0x8dc>
  402f4e:	bf00      	nop
  402f50:	00406e38 	.word	0x00406e38
  402f54:	00406e24 	.word	0x00406e24
  402f58:	2140      	movs	r1, #64	; 0x40
  402f5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f5c:	f001 fa0a 	bl	404374 <_malloc_r>
  402f60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f62:	6010      	str	r0, [r2, #0]
  402f64:	6110      	str	r0, [r2, #16]
  402f66:	2800      	cmp	r0, #0
  402f68:	f000 81f2 	beq.w	403350 <_svfprintf_r+0x142c>
  402f6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f6e:	2340      	movs	r3, #64	; 0x40
  402f70:	6153      	str	r3, [r2, #20]
  402f72:	f7fe bfee 	b.w	401f52 <_svfprintf_r+0x2e>
  402f76:	a823      	add	r0, sp, #140	; 0x8c
  402f78:	a920      	add	r1, sp, #128	; 0x80
  402f7a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402f7c:	9004      	str	r0, [sp, #16]
  402f7e:	9103      	str	r1, [sp, #12]
  402f80:	a81f      	add	r0, sp, #124	; 0x7c
  402f82:	2103      	movs	r1, #3
  402f84:	9002      	str	r0, [sp, #8]
  402f86:	9a08      	ldr	r2, [sp, #32]
  402f88:	9401      	str	r4, [sp, #4]
  402f8a:	463b      	mov	r3, r7
  402f8c:	9100      	str	r1, [sp, #0]
  402f8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f90:	f000 fa9a 	bl	4034c8 <_dtoa_r>
  402f94:	4625      	mov	r5, r4
  402f96:	4606      	mov	r6, r0
  402f98:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f9a:	2b46      	cmp	r3, #70	; 0x46
  402f9c:	eb06 0405 	add.w	r4, r6, r5
  402fa0:	f47f af29 	bne.w	402df6 <_svfprintf_r+0xed2>
  402fa4:	7833      	ldrb	r3, [r6, #0]
  402fa6:	2b30      	cmp	r3, #48	; 0x30
  402fa8:	f000 8178 	beq.w	40329c <_svfprintf_r+0x1378>
  402fac:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402fae:	442c      	add	r4, r5
  402fb0:	e721      	b.n	402df6 <_svfprintf_r+0xed2>
  402fb2:	aa25      	add	r2, sp, #148	; 0x94
  402fb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fb8:	f002 f910 	bl	4051dc <__ssprint_r>
  402fbc:	2800      	cmp	r0, #0
  402fbe:	f47f a883 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  402fc2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402fc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fc6:	46c8      	mov	r8, r9
  402fc8:	e782      	b.n	402ed0 <_svfprintf_r+0xfac>
  402fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fcc:	2b00      	cmp	r3, #0
  402fce:	bf08      	it	eq
  402fd0:	2301      	moveq	r3, #1
  402fd2:	930a      	str	r3, [sp, #40]	; 0x28
  402fd4:	e6db      	b.n	402d8e <_svfprintf_r+0xe6a>
  402fd6:	4630      	mov	r0, r6
  402fd8:	940a      	str	r4, [sp, #40]	; 0x28
  402fda:	f002 f891 	bl	405100 <strlen>
  402fde:	950f      	str	r5, [sp, #60]	; 0x3c
  402fe0:	900e      	str	r0, [sp, #56]	; 0x38
  402fe2:	f8cd b01c 	str.w	fp, [sp, #28]
  402fe6:	4603      	mov	r3, r0
  402fe8:	f7ff b9f9 	b.w	4023de <_svfprintf_r+0x4ba>
  402fec:	272d      	movs	r7, #45	; 0x2d
  402fee:	2300      	movs	r3, #0
  402ff0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ff4:	930a      	str	r3, [sp, #40]	; 0x28
  402ff6:	f7ff b8ae 	b.w	402156 <_svfprintf_r+0x232>
  402ffa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ffc:	9312      	str	r3, [sp, #72]	; 0x48
  402ffe:	461a      	mov	r2, r3
  403000:	3303      	adds	r3, #3
  403002:	db04      	blt.n	40300e <_svfprintf_r+0x10ea>
  403004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403006:	4619      	mov	r1, r3
  403008:	4291      	cmp	r1, r2
  40300a:	f6bf af17 	bge.w	402e3c <_svfprintf_r+0xf18>
  40300e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403010:	3b02      	subs	r3, #2
  403012:	9311      	str	r3, [sp, #68]	; 0x44
  403014:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403018:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40301c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40301e:	3b01      	subs	r3, #1
  403020:	2b00      	cmp	r3, #0
  403022:	931f      	str	r3, [sp, #124]	; 0x7c
  403024:	bfbd      	ittte	lt
  403026:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403028:	f1c3 0301 	rsblt	r3, r3, #1
  40302c:	222d      	movlt	r2, #45	; 0x2d
  40302e:	222b      	movge	r2, #43	; 0x2b
  403030:	2b09      	cmp	r3, #9
  403032:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403036:	f340 8116 	ble.w	403266 <_svfprintf_r+0x1342>
  40303a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40303e:	4620      	mov	r0, r4
  403040:	4dab      	ldr	r5, [pc, #684]	; (4032f0 <_svfprintf_r+0x13cc>)
  403042:	e000      	b.n	403046 <_svfprintf_r+0x1122>
  403044:	4610      	mov	r0, r2
  403046:	fb85 1203 	smull	r1, r2, r5, r3
  40304a:	17d9      	asrs	r1, r3, #31
  40304c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403050:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403054:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403058:	3230      	adds	r2, #48	; 0x30
  40305a:	2909      	cmp	r1, #9
  40305c:	f800 2c01 	strb.w	r2, [r0, #-1]
  403060:	460b      	mov	r3, r1
  403062:	f100 32ff 	add.w	r2, r0, #4294967295
  403066:	dced      	bgt.n	403044 <_svfprintf_r+0x1120>
  403068:	3330      	adds	r3, #48	; 0x30
  40306a:	3802      	subs	r0, #2
  40306c:	b2d9      	uxtb	r1, r3
  40306e:	4284      	cmp	r4, r0
  403070:	f802 1c01 	strb.w	r1, [r2, #-1]
  403074:	f240 8165 	bls.w	403342 <_svfprintf_r+0x141e>
  403078:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  40307c:	4613      	mov	r3, r2
  40307e:	e001      	b.n	403084 <_svfprintf_r+0x1160>
  403080:	f813 1b01 	ldrb.w	r1, [r3], #1
  403084:	f800 1b01 	strb.w	r1, [r0], #1
  403088:	42a3      	cmp	r3, r4
  40308a:	d1f9      	bne.n	403080 <_svfprintf_r+0x115c>
  40308c:	3301      	adds	r3, #1
  40308e:	1a9b      	subs	r3, r3, r2
  403090:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403094:	4413      	add	r3, r2
  403096:	aa21      	add	r2, sp, #132	; 0x84
  403098:	1a9b      	subs	r3, r3, r2
  40309a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40309c:	931b      	str	r3, [sp, #108]	; 0x6c
  40309e:	2a01      	cmp	r2, #1
  4030a0:	4413      	add	r3, r2
  4030a2:	930e      	str	r3, [sp, #56]	; 0x38
  4030a4:	f340 8119 	ble.w	4032da <_svfprintf_r+0x13b6>
  4030a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4030ac:	4413      	add	r3, r2
  4030ae:	930e      	str	r3, [sp, #56]	; 0x38
  4030b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030b4:	9308      	str	r3, [sp, #32]
  4030b6:	2300      	movs	r3, #0
  4030b8:	9312      	str	r3, [sp, #72]	; 0x48
  4030ba:	e6cf      	b.n	402e5c <_svfprintf_r+0xf38>
  4030bc:	aa25      	add	r2, sp, #148	; 0x94
  4030be:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030c0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030c2:	f002 f88b 	bl	4051dc <__ssprint_r>
  4030c6:	2800      	cmp	r0, #0
  4030c8:	f47e affe 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4030cc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030ce:	46c8      	mov	r8, r9
  4030d0:	e4d7      	b.n	402a82 <_svfprintf_r+0xb5e>
  4030d2:	4623      	mov	r3, r4
  4030d4:	e6a2      	b.n	402e1c <_svfprintf_r+0xef8>
  4030d6:	aa25      	add	r2, sp, #148	; 0x94
  4030d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030dc:	f002 f87e 	bl	4051dc <__ssprint_r>
  4030e0:	2800      	cmp	r0, #0
  4030e2:	f47e aff1 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4030e6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4030e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030ea:	46c8      	mov	r8, r9
  4030ec:	e5ae      	b.n	402c4c <_svfprintf_r+0xd28>
  4030ee:	aa25      	add	r2, sp, #148	; 0x94
  4030f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030f4:	f002 f872 	bl	4051dc <__ssprint_r>
  4030f8:	2800      	cmp	r0, #0
  4030fa:	f47e afe5 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  4030fe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403100:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403102:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403104:	1a9a      	subs	r2, r3, r2
  403106:	46c8      	mov	r8, r9
  403108:	e5b8      	b.n	402c7c <_svfprintf_r+0xd58>
  40310a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40310c:	9612      	str	r6, [sp, #72]	; 0x48
  40310e:	2b06      	cmp	r3, #6
  403110:	bf28      	it	cs
  403112:	2306      	movcs	r3, #6
  403114:	960a      	str	r6, [sp, #40]	; 0x28
  403116:	4637      	mov	r7, r6
  403118:	9308      	str	r3, [sp, #32]
  40311a:	950f      	str	r5, [sp, #60]	; 0x3c
  40311c:	f8cd b01c 	str.w	fp, [sp, #28]
  403120:	930e      	str	r3, [sp, #56]	; 0x38
  403122:	4e74      	ldr	r6, [pc, #464]	; (4032f4 <_svfprintf_r+0x13d0>)
  403124:	f7ff b816 	b.w	402154 <_svfprintf_r+0x230>
  403128:	a823      	add	r0, sp, #140	; 0x8c
  40312a:	a920      	add	r1, sp, #128	; 0x80
  40312c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40312e:	9004      	str	r0, [sp, #16]
  403130:	9103      	str	r1, [sp, #12]
  403132:	a81f      	add	r0, sp, #124	; 0x7c
  403134:	2103      	movs	r1, #3
  403136:	9002      	str	r0, [sp, #8]
  403138:	9a08      	ldr	r2, [sp, #32]
  40313a:	9501      	str	r5, [sp, #4]
  40313c:	463b      	mov	r3, r7
  40313e:	9100      	str	r1, [sp, #0]
  403140:	980c      	ldr	r0, [sp, #48]	; 0x30
  403142:	f000 f9c1 	bl	4034c8 <_dtoa_r>
  403146:	4606      	mov	r6, r0
  403148:	1944      	adds	r4, r0, r5
  40314a:	e72b      	b.n	402fa4 <_svfprintf_r+0x1080>
  40314c:	2306      	movs	r3, #6
  40314e:	930a      	str	r3, [sp, #40]	; 0x28
  403150:	e61d      	b.n	402d8e <_svfprintf_r+0xe6a>
  403152:	272d      	movs	r7, #45	; 0x2d
  403154:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403158:	f7ff bacd 	b.w	4026f6 <_svfprintf_r+0x7d2>
  40315c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40315e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403160:	4413      	add	r3, r2
  403162:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403164:	930e      	str	r3, [sp, #56]	; 0x38
  403166:	2a00      	cmp	r2, #0
  403168:	f340 80b0 	ble.w	4032cc <_svfprintf_r+0x13a8>
  40316c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403170:	9308      	str	r3, [sp, #32]
  403172:	2367      	movs	r3, #103	; 0x67
  403174:	9311      	str	r3, [sp, #68]	; 0x44
  403176:	e671      	b.n	402e5c <_svfprintf_r+0xf38>
  403178:	2b00      	cmp	r3, #0
  40317a:	f340 80c3 	ble.w	403304 <_svfprintf_r+0x13e0>
  40317e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403180:	2a00      	cmp	r2, #0
  403182:	f040 8099 	bne.w	4032b8 <_svfprintf_r+0x1394>
  403186:	f01b 0f01 	tst.w	fp, #1
  40318a:	f040 8095 	bne.w	4032b8 <_svfprintf_r+0x1394>
  40318e:	9308      	str	r3, [sp, #32]
  403190:	930e      	str	r3, [sp, #56]	; 0x38
  403192:	e663      	b.n	402e5c <_svfprintf_r+0xf38>
  403194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403196:	9308      	str	r3, [sp, #32]
  403198:	930e      	str	r3, [sp, #56]	; 0x38
  40319a:	900a      	str	r0, [sp, #40]	; 0x28
  40319c:	950f      	str	r5, [sp, #60]	; 0x3c
  40319e:	f8cd b01c 	str.w	fp, [sp, #28]
  4031a2:	9012      	str	r0, [sp, #72]	; 0x48
  4031a4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4031a8:	f7fe bfd4 	b.w	402154 <_svfprintf_r+0x230>
  4031ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031ae:	2b47      	cmp	r3, #71	; 0x47
  4031b0:	f47f ae20 	bne.w	402df4 <_svfprintf_r+0xed0>
  4031b4:	f01b 0f01 	tst.w	fp, #1
  4031b8:	f47f aeee 	bne.w	402f98 <_svfprintf_r+0x1074>
  4031bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031be:	1b9b      	subs	r3, r3, r6
  4031c0:	9313      	str	r3, [sp, #76]	; 0x4c
  4031c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031c4:	2b47      	cmp	r3, #71	; 0x47
  4031c6:	f43f af18 	beq.w	402ffa <_svfprintf_r+0x10d6>
  4031ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031cc:	9312      	str	r3, [sp, #72]	; 0x48
  4031ce:	e721      	b.n	403014 <_svfprintf_r+0x10f0>
  4031d0:	424f      	negs	r7, r1
  4031d2:	3110      	adds	r1, #16
  4031d4:	4d48      	ldr	r5, [pc, #288]	; (4032f8 <_svfprintf_r+0x13d4>)
  4031d6:	da2f      	bge.n	403238 <_svfprintf_r+0x1314>
  4031d8:	2410      	movs	r4, #16
  4031da:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4031de:	e004      	b.n	4031ea <_svfprintf_r+0x12c6>
  4031e0:	f108 0808 	add.w	r8, r8, #8
  4031e4:	3f10      	subs	r7, #16
  4031e6:	2f10      	cmp	r7, #16
  4031e8:	dd26      	ble.n	403238 <_svfprintf_r+0x1314>
  4031ea:	3301      	adds	r3, #1
  4031ec:	3210      	adds	r2, #16
  4031ee:	2b07      	cmp	r3, #7
  4031f0:	9227      	str	r2, [sp, #156]	; 0x9c
  4031f2:	9326      	str	r3, [sp, #152]	; 0x98
  4031f4:	f8c8 5000 	str.w	r5, [r8]
  4031f8:	f8c8 4004 	str.w	r4, [r8, #4]
  4031fc:	ddf0      	ble.n	4031e0 <_svfprintf_r+0x12bc>
  4031fe:	aa25      	add	r2, sp, #148	; 0x94
  403200:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403202:	4658      	mov	r0, fp
  403204:	f001 ffea 	bl	4051dc <__ssprint_r>
  403208:	2800      	cmp	r0, #0
  40320a:	f47e af5d 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  40320e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403210:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403212:	46c8      	mov	r8, r9
  403214:	e7e6      	b.n	4031e4 <_svfprintf_r+0x12c0>
  403216:	aa25      	add	r2, sp, #148	; 0x94
  403218:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40321a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40321c:	f001 ffde 	bl	4051dc <__ssprint_r>
  403220:	2800      	cmp	r0, #0
  403222:	f47e af51 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  403226:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403228:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40322a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40322c:	46c8      	mov	r8, r9
  40322e:	e667      	b.n	402f00 <_svfprintf_r+0xfdc>
  403230:	2000      	movs	r0, #0
  403232:	900a      	str	r0, [sp, #40]	; 0x28
  403234:	f7fe bed0 	b.w	401fd8 <_svfprintf_r+0xb4>
  403238:	3301      	adds	r3, #1
  40323a:	443a      	add	r2, r7
  40323c:	2b07      	cmp	r3, #7
  40323e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403242:	9227      	str	r2, [sp, #156]	; 0x9c
  403244:	9326      	str	r3, [sp, #152]	; 0x98
  403246:	f108 0808 	add.w	r8, r8, #8
  40324a:	f77f ae5c 	ble.w	402f06 <_svfprintf_r+0xfe2>
  40324e:	aa25      	add	r2, sp, #148	; 0x94
  403250:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403252:	980c      	ldr	r0, [sp, #48]	; 0x30
  403254:	f001 ffc2 	bl	4051dc <__ssprint_r>
  403258:	2800      	cmp	r0, #0
  40325a:	f47e af35 	bne.w	4020c8 <_svfprintf_r+0x1a4>
  40325e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403260:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403262:	46c8      	mov	r8, r9
  403264:	e64f      	b.n	402f06 <_svfprintf_r+0xfe2>
  403266:	3330      	adds	r3, #48	; 0x30
  403268:	2230      	movs	r2, #48	; 0x30
  40326a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40326e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403272:	ab22      	add	r3, sp, #136	; 0x88
  403274:	e70f      	b.n	403096 <_svfprintf_r+0x1172>
  403276:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403278:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40327a:	4413      	add	r3, r2
  40327c:	930e      	str	r3, [sp, #56]	; 0x38
  40327e:	e775      	b.n	40316c <_svfprintf_r+0x1248>
  403280:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403282:	e5cb      	b.n	402e1c <_svfprintf_r+0xef8>
  403284:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403286:	4e1d      	ldr	r6, [pc, #116]	; (4032fc <_svfprintf_r+0x13d8>)
  403288:	2b00      	cmp	r3, #0
  40328a:	bfb6      	itet	lt
  40328c:	272d      	movlt	r7, #45	; 0x2d
  40328e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403292:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403296:	4b1a      	ldr	r3, [pc, #104]	; (403300 <_svfprintf_r+0x13dc>)
  403298:	f7ff ba2f 	b.w	4026fa <_svfprintf_r+0x7d6>
  40329c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40329e:	9808      	ldr	r0, [sp, #32]
  4032a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4032a2:	4639      	mov	r1, r7
  4032a4:	f002 fe76 	bl	405f94 <__aeabi_dcmpeq>
  4032a8:	2800      	cmp	r0, #0
  4032aa:	f47f ae7f 	bne.w	402fac <_svfprintf_r+0x1088>
  4032ae:	f1c5 0501 	rsb	r5, r5, #1
  4032b2:	951f      	str	r5, [sp, #124]	; 0x7c
  4032b4:	442c      	add	r4, r5
  4032b6:	e59e      	b.n	402df6 <_svfprintf_r+0xed2>
  4032b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ba:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032bc:	4413      	add	r3, r2
  4032be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032c0:	441a      	add	r2, r3
  4032c2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4032c6:	920e      	str	r2, [sp, #56]	; 0x38
  4032c8:	9308      	str	r3, [sp, #32]
  4032ca:	e5c7      	b.n	402e5c <_svfprintf_r+0xf38>
  4032cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4032d0:	f1c3 0301 	rsb	r3, r3, #1
  4032d4:	441a      	add	r2, r3
  4032d6:	4613      	mov	r3, r2
  4032d8:	e7d0      	b.n	40327c <_svfprintf_r+0x1358>
  4032da:	f01b 0301 	ands.w	r3, fp, #1
  4032de:	9312      	str	r3, [sp, #72]	; 0x48
  4032e0:	f47f aee2 	bne.w	4030a8 <_svfprintf_r+0x1184>
  4032e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032ea:	9308      	str	r3, [sp, #32]
  4032ec:	e5b6      	b.n	402e5c <_svfprintf_r+0xf38>
  4032ee:	bf00      	nop
  4032f0:	66666667 	.word	0x66666667
  4032f4:	00406e1c 	.word	0x00406e1c
  4032f8:	00406e38 	.word	0x00406e38
  4032fc:	00406df0 	.word	0x00406df0
  403300:	00406dec 	.word	0x00406dec
  403304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403306:	b913      	cbnz	r3, 40330e <_svfprintf_r+0x13ea>
  403308:	f01b 0f01 	tst.w	fp, #1
  40330c:	d002      	beq.n	403314 <_svfprintf_r+0x13f0>
  40330e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403310:	3301      	adds	r3, #1
  403312:	e7d4      	b.n	4032be <_svfprintf_r+0x139a>
  403314:	2301      	movs	r3, #1
  403316:	e73a      	b.n	40318e <_svfprintf_r+0x126a>
  403318:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40331a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40331e:	6828      	ldr	r0, [r5, #0]
  403320:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403324:	900a      	str	r0, [sp, #40]	; 0x28
  403326:	4628      	mov	r0, r5
  403328:	3004      	adds	r0, #4
  40332a:	46a2      	mov	sl, r4
  40332c:	900f      	str	r0, [sp, #60]	; 0x3c
  40332e:	f7fe be51 	b.w	401fd4 <_svfprintf_r+0xb0>
  403332:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403336:	f7ff b867 	b.w	402408 <_svfprintf_r+0x4e4>
  40333a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40333e:	f7ff ba15 	b.w	40276c <_svfprintf_r+0x848>
  403342:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403346:	e6a6      	b.n	403096 <_svfprintf_r+0x1172>
  403348:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40334c:	f7ff b8eb 	b.w	402526 <_svfprintf_r+0x602>
  403350:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403352:	230c      	movs	r3, #12
  403354:	6013      	str	r3, [r2, #0]
  403356:	f04f 33ff 	mov.w	r3, #4294967295
  40335a:	9309      	str	r3, [sp, #36]	; 0x24
  40335c:	f7fe bebd 	b.w	4020da <_svfprintf_r+0x1b6>
  403360:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403364:	f7ff b99a 	b.w	40269c <_svfprintf_r+0x778>
  403368:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40336c:	f7ff b976 	b.w	40265c <_svfprintf_r+0x738>
  403370:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403374:	f7ff b959 	b.w	40262a <_svfprintf_r+0x706>
  403378:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40337c:	f7ff b912 	b.w	4025a4 <_svfprintf_r+0x680>

00403380 <register_fini>:
  403380:	4b02      	ldr	r3, [pc, #8]	; (40338c <register_fini+0xc>)
  403382:	b113      	cbz	r3, 40338a <register_fini+0xa>
  403384:	4802      	ldr	r0, [pc, #8]	; (403390 <register_fini+0x10>)
  403386:	f000 b805 	b.w	403394 <atexit>
  40338a:	4770      	bx	lr
  40338c:	00000000 	.word	0x00000000
  403390:	0040431d 	.word	0x0040431d

00403394 <atexit>:
  403394:	2300      	movs	r3, #0
  403396:	4601      	mov	r1, r0
  403398:	461a      	mov	r2, r3
  40339a:	4618      	mov	r0, r3
  40339c:	f001 bf9c 	b.w	4052d8 <__register_exitproc>

004033a0 <quorem>:
  4033a0:	6902      	ldr	r2, [r0, #16]
  4033a2:	690b      	ldr	r3, [r1, #16]
  4033a4:	4293      	cmp	r3, r2
  4033a6:	f300 808d 	bgt.w	4034c4 <quorem+0x124>
  4033aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033ae:	f103 38ff 	add.w	r8, r3, #4294967295
  4033b2:	f101 0714 	add.w	r7, r1, #20
  4033b6:	f100 0b14 	add.w	fp, r0, #20
  4033ba:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4033be:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4033c2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4033c6:	b083      	sub	sp, #12
  4033c8:	3201      	adds	r2, #1
  4033ca:	fbb3 f9f2 	udiv	r9, r3, r2
  4033ce:	eb0b 0304 	add.w	r3, fp, r4
  4033d2:	9400      	str	r4, [sp, #0]
  4033d4:	eb07 0a04 	add.w	sl, r7, r4
  4033d8:	9301      	str	r3, [sp, #4]
  4033da:	f1b9 0f00 	cmp.w	r9, #0
  4033de:	d039      	beq.n	403454 <quorem+0xb4>
  4033e0:	2500      	movs	r5, #0
  4033e2:	462e      	mov	r6, r5
  4033e4:	46bc      	mov	ip, r7
  4033e6:	46de      	mov	lr, fp
  4033e8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4033ec:	f8de 3000 	ldr.w	r3, [lr]
  4033f0:	b2a2      	uxth	r2, r4
  4033f2:	fb09 5502 	mla	r5, r9, r2, r5
  4033f6:	0c22      	lsrs	r2, r4, #16
  4033f8:	0c2c      	lsrs	r4, r5, #16
  4033fa:	fb09 4202 	mla	r2, r9, r2, r4
  4033fe:	b2ad      	uxth	r5, r5
  403400:	1b75      	subs	r5, r6, r5
  403402:	b296      	uxth	r6, r2
  403404:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403408:	fa15 f383 	uxtah	r3, r5, r3
  40340c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403410:	b29b      	uxth	r3, r3
  403412:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403416:	45e2      	cmp	sl, ip
  403418:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40341c:	f84e 3b04 	str.w	r3, [lr], #4
  403420:	ea4f 4626 	mov.w	r6, r6, asr #16
  403424:	d2e0      	bcs.n	4033e8 <quorem+0x48>
  403426:	9b00      	ldr	r3, [sp, #0]
  403428:	f85b 3003 	ldr.w	r3, [fp, r3]
  40342c:	b993      	cbnz	r3, 403454 <quorem+0xb4>
  40342e:	9c01      	ldr	r4, [sp, #4]
  403430:	1f23      	subs	r3, r4, #4
  403432:	459b      	cmp	fp, r3
  403434:	d20c      	bcs.n	403450 <quorem+0xb0>
  403436:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40343a:	b94b      	cbnz	r3, 403450 <quorem+0xb0>
  40343c:	f1a4 0308 	sub.w	r3, r4, #8
  403440:	e002      	b.n	403448 <quorem+0xa8>
  403442:	681a      	ldr	r2, [r3, #0]
  403444:	3b04      	subs	r3, #4
  403446:	b91a      	cbnz	r2, 403450 <quorem+0xb0>
  403448:	459b      	cmp	fp, r3
  40344a:	f108 38ff 	add.w	r8, r8, #4294967295
  40344e:	d3f8      	bcc.n	403442 <quorem+0xa2>
  403450:	f8c0 8010 	str.w	r8, [r0, #16]
  403454:	4604      	mov	r4, r0
  403456:	f001 fd37 	bl	404ec8 <__mcmp>
  40345a:	2800      	cmp	r0, #0
  40345c:	db2e      	blt.n	4034bc <quorem+0x11c>
  40345e:	f109 0901 	add.w	r9, r9, #1
  403462:	465d      	mov	r5, fp
  403464:	2300      	movs	r3, #0
  403466:	f857 1b04 	ldr.w	r1, [r7], #4
  40346a:	6828      	ldr	r0, [r5, #0]
  40346c:	b28a      	uxth	r2, r1
  40346e:	1a9a      	subs	r2, r3, r2
  403470:	0c0b      	lsrs	r3, r1, #16
  403472:	fa12 f280 	uxtah	r2, r2, r0
  403476:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40347a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40347e:	b292      	uxth	r2, r2
  403480:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403484:	45ba      	cmp	sl, r7
  403486:	f845 2b04 	str.w	r2, [r5], #4
  40348a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40348e:	d2ea      	bcs.n	403466 <quorem+0xc6>
  403490:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403494:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403498:	b982      	cbnz	r2, 4034bc <quorem+0x11c>
  40349a:	1f1a      	subs	r2, r3, #4
  40349c:	4593      	cmp	fp, r2
  40349e:	d20b      	bcs.n	4034b8 <quorem+0x118>
  4034a0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4034a4:	b942      	cbnz	r2, 4034b8 <quorem+0x118>
  4034a6:	3b08      	subs	r3, #8
  4034a8:	e002      	b.n	4034b0 <quorem+0x110>
  4034aa:	681a      	ldr	r2, [r3, #0]
  4034ac:	3b04      	subs	r3, #4
  4034ae:	b91a      	cbnz	r2, 4034b8 <quorem+0x118>
  4034b0:	459b      	cmp	fp, r3
  4034b2:	f108 38ff 	add.w	r8, r8, #4294967295
  4034b6:	d3f8      	bcc.n	4034aa <quorem+0x10a>
  4034b8:	f8c4 8010 	str.w	r8, [r4, #16]
  4034bc:	4648      	mov	r0, r9
  4034be:	b003      	add	sp, #12
  4034c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034c4:	2000      	movs	r0, #0
  4034c6:	4770      	bx	lr

004034c8 <_dtoa_r>:
  4034c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034cc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4034ce:	b09b      	sub	sp, #108	; 0x6c
  4034d0:	4604      	mov	r4, r0
  4034d2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4034d4:	4692      	mov	sl, r2
  4034d6:	469b      	mov	fp, r3
  4034d8:	b141      	cbz	r1, 4034ec <_dtoa_r+0x24>
  4034da:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4034dc:	604a      	str	r2, [r1, #4]
  4034de:	2301      	movs	r3, #1
  4034e0:	4093      	lsls	r3, r2
  4034e2:	608b      	str	r3, [r1, #8]
  4034e4:	f001 fb18 	bl	404b18 <_Bfree>
  4034e8:	2300      	movs	r3, #0
  4034ea:	6423      	str	r3, [r4, #64]	; 0x40
  4034ec:	f1bb 0f00 	cmp.w	fp, #0
  4034f0:	465d      	mov	r5, fp
  4034f2:	db35      	blt.n	403560 <_dtoa_r+0x98>
  4034f4:	2300      	movs	r3, #0
  4034f6:	6033      	str	r3, [r6, #0]
  4034f8:	4b9d      	ldr	r3, [pc, #628]	; (403770 <_dtoa_r+0x2a8>)
  4034fa:	43ab      	bics	r3, r5
  4034fc:	d015      	beq.n	40352a <_dtoa_r+0x62>
  4034fe:	4650      	mov	r0, sl
  403500:	4659      	mov	r1, fp
  403502:	2200      	movs	r2, #0
  403504:	2300      	movs	r3, #0
  403506:	f002 fd45 	bl	405f94 <__aeabi_dcmpeq>
  40350a:	4680      	mov	r8, r0
  40350c:	2800      	cmp	r0, #0
  40350e:	d02d      	beq.n	40356c <_dtoa_r+0xa4>
  403510:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403512:	2301      	movs	r3, #1
  403514:	6013      	str	r3, [r2, #0]
  403516:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403518:	2b00      	cmp	r3, #0
  40351a:	f000 80bd 	beq.w	403698 <_dtoa_r+0x1d0>
  40351e:	4895      	ldr	r0, [pc, #596]	; (403774 <_dtoa_r+0x2ac>)
  403520:	6018      	str	r0, [r3, #0]
  403522:	3801      	subs	r0, #1
  403524:	b01b      	add	sp, #108	; 0x6c
  403526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40352a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40352c:	f242 730f 	movw	r3, #9999	; 0x270f
  403530:	6013      	str	r3, [r2, #0]
  403532:	f1ba 0f00 	cmp.w	sl, #0
  403536:	d10d      	bne.n	403554 <_dtoa_r+0x8c>
  403538:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40353c:	b955      	cbnz	r5, 403554 <_dtoa_r+0x8c>
  40353e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403540:	488d      	ldr	r0, [pc, #564]	; (403778 <_dtoa_r+0x2b0>)
  403542:	2b00      	cmp	r3, #0
  403544:	d0ee      	beq.n	403524 <_dtoa_r+0x5c>
  403546:	f100 0308 	add.w	r3, r0, #8
  40354a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40354c:	6013      	str	r3, [r2, #0]
  40354e:	b01b      	add	sp, #108	; 0x6c
  403550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403554:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403556:	4889      	ldr	r0, [pc, #548]	; (40377c <_dtoa_r+0x2b4>)
  403558:	2b00      	cmp	r3, #0
  40355a:	d0e3      	beq.n	403524 <_dtoa_r+0x5c>
  40355c:	1cc3      	adds	r3, r0, #3
  40355e:	e7f4      	b.n	40354a <_dtoa_r+0x82>
  403560:	2301      	movs	r3, #1
  403562:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403566:	6033      	str	r3, [r6, #0]
  403568:	46ab      	mov	fp, r5
  40356a:	e7c5      	b.n	4034f8 <_dtoa_r+0x30>
  40356c:	aa18      	add	r2, sp, #96	; 0x60
  40356e:	ab19      	add	r3, sp, #100	; 0x64
  403570:	9201      	str	r2, [sp, #4]
  403572:	9300      	str	r3, [sp, #0]
  403574:	4652      	mov	r2, sl
  403576:	465b      	mov	r3, fp
  403578:	4620      	mov	r0, r4
  40357a:	f001 fd45 	bl	405008 <__d2b>
  40357e:	0d2b      	lsrs	r3, r5, #20
  403580:	4681      	mov	r9, r0
  403582:	d071      	beq.n	403668 <_dtoa_r+0x1a0>
  403584:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403588:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40358c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40358e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403592:	4650      	mov	r0, sl
  403594:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403598:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40359c:	2200      	movs	r2, #0
  40359e:	4b78      	ldr	r3, [pc, #480]	; (403780 <_dtoa_r+0x2b8>)
  4035a0:	f7fe fa70 	bl	401a84 <__aeabi_dsub>
  4035a4:	a36c      	add	r3, pc, #432	; (adr r3, 403758 <_dtoa_r+0x290>)
  4035a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035aa:	f002 fa8b 	bl	405ac4 <__aeabi_dmul>
  4035ae:	a36c      	add	r3, pc, #432	; (adr r3, 403760 <_dtoa_r+0x298>)
  4035b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035b4:	f7fe fa68 	bl	401a88 <__adddf3>
  4035b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4035bc:	4630      	mov	r0, r6
  4035be:	f7fe fbaf 	bl	401d20 <__aeabi_i2d>
  4035c2:	a369      	add	r3, pc, #420	; (adr r3, 403768 <_dtoa_r+0x2a0>)
  4035c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035c8:	f002 fa7c 	bl	405ac4 <__aeabi_dmul>
  4035cc:	4602      	mov	r2, r0
  4035ce:	460b      	mov	r3, r1
  4035d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4035d4:	f7fe fa58 	bl	401a88 <__adddf3>
  4035d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4035dc:	f002 fd22 	bl	406024 <__aeabi_d2iz>
  4035e0:	2200      	movs	r2, #0
  4035e2:	9002      	str	r0, [sp, #8]
  4035e4:	2300      	movs	r3, #0
  4035e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4035ea:	f002 fcdd 	bl	405fa8 <__aeabi_dcmplt>
  4035ee:	2800      	cmp	r0, #0
  4035f0:	f040 8173 	bne.w	4038da <_dtoa_r+0x412>
  4035f4:	9d02      	ldr	r5, [sp, #8]
  4035f6:	2d16      	cmp	r5, #22
  4035f8:	f200 815d 	bhi.w	4038b6 <_dtoa_r+0x3ee>
  4035fc:	4b61      	ldr	r3, [pc, #388]	; (403784 <_dtoa_r+0x2bc>)
  4035fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403602:	e9d3 0100 	ldrd	r0, r1, [r3]
  403606:	4652      	mov	r2, sl
  403608:	465b      	mov	r3, fp
  40360a:	f002 fceb 	bl	405fe4 <__aeabi_dcmpgt>
  40360e:	2800      	cmp	r0, #0
  403610:	f000 81c5 	beq.w	40399e <_dtoa_r+0x4d6>
  403614:	1e6b      	subs	r3, r5, #1
  403616:	9302      	str	r3, [sp, #8]
  403618:	2300      	movs	r3, #0
  40361a:	930e      	str	r3, [sp, #56]	; 0x38
  40361c:	1bbf      	subs	r7, r7, r6
  40361e:	1e7b      	subs	r3, r7, #1
  403620:	9306      	str	r3, [sp, #24]
  403622:	f100 8154 	bmi.w	4038ce <_dtoa_r+0x406>
  403626:	2300      	movs	r3, #0
  403628:	9308      	str	r3, [sp, #32]
  40362a:	9b02      	ldr	r3, [sp, #8]
  40362c:	2b00      	cmp	r3, #0
  40362e:	f2c0 8145 	blt.w	4038bc <_dtoa_r+0x3f4>
  403632:	9a06      	ldr	r2, [sp, #24]
  403634:	930d      	str	r3, [sp, #52]	; 0x34
  403636:	4611      	mov	r1, r2
  403638:	4419      	add	r1, r3
  40363a:	2300      	movs	r3, #0
  40363c:	9106      	str	r1, [sp, #24]
  40363e:	930c      	str	r3, [sp, #48]	; 0x30
  403640:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403642:	2b09      	cmp	r3, #9
  403644:	d82a      	bhi.n	40369c <_dtoa_r+0x1d4>
  403646:	2b05      	cmp	r3, #5
  403648:	f340 865b 	ble.w	404302 <_dtoa_r+0xe3a>
  40364c:	3b04      	subs	r3, #4
  40364e:	9324      	str	r3, [sp, #144]	; 0x90
  403650:	2500      	movs	r5, #0
  403652:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403654:	3b02      	subs	r3, #2
  403656:	2b03      	cmp	r3, #3
  403658:	f200 8642 	bhi.w	4042e0 <_dtoa_r+0xe18>
  40365c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403660:	02c903d4 	.word	0x02c903d4
  403664:	046103df 	.word	0x046103df
  403668:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40366a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40366c:	443e      	add	r6, r7
  40366e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403672:	2b20      	cmp	r3, #32
  403674:	f340 818e 	ble.w	403994 <_dtoa_r+0x4cc>
  403678:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40367c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403680:	409d      	lsls	r5, r3
  403682:	fa2a f000 	lsr.w	r0, sl, r0
  403686:	4328      	orrs	r0, r5
  403688:	f7fe fb3a 	bl	401d00 <__aeabi_ui2d>
  40368c:	2301      	movs	r3, #1
  40368e:	3e01      	subs	r6, #1
  403690:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403694:	9314      	str	r3, [sp, #80]	; 0x50
  403696:	e781      	b.n	40359c <_dtoa_r+0xd4>
  403698:	483b      	ldr	r0, [pc, #236]	; (403788 <_dtoa_r+0x2c0>)
  40369a:	e743      	b.n	403524 <_dtoa_r+0x5c>
  40369c:	2100      	movs	r1, #0
  40369e:	6461      	str	r1, [r4, #68]	; 0x44
  4036a0:	4620      	mov	r0, r4
  4036a2:	9125      	str	r1, [sp, #148]	; 0x94
  4036a4:	f001 fa12 	bl	404acc <_Balloc>
  4036a8:	f04f 33ff 	mov.w	r3, #4294967295
  4036ac:	930a      	str	r3, [sp, #40]	; 0x28
  4036ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4036b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4036b2:	2301      	movs	r3, #1
  4036b4:	9004      	str	r0, [sp, #16]
  4036b6:	6420      	str	r0, [r4, #64]	; 0x40
  4036b8:	9224      	str	r2, [sp, #144]	; 0x90
  4036ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4036bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4036be:	2b00      	cmp	r3, #0
  4036c0:	f2c0 80d9 	blt.w	403876 <_dtoa_r+0x3ae>
  4036c4:	9a02      	ldr	r2, [sp, #8]
  4036c6:	2a0e      	cmp	r2, #14
  4036c8:	f300 80d5 	bgt.w	403876 <_dtoa_r+0x3ae>
  4036cc:	4b2d      	ldr	r3, [pc, #180]	; (403784 <_dtoa_r+0x2bc>)
  4036ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4036d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4036da:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4036dc:	2b00      	cmp	r3, #0
  4036de:	f2c0 83ba 	blt.w	403e56 <_dtoa_r+0x98e>
  4036e2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4036e6:	4650      	mov	r0, sl
  4036e8:	462a      	mov	r2, r5
  4036ea:	4633      	mov	r3, r6
  4036ec:	4659      	mov	r1, fp
  4036ee:	f002 fb13 	bl	405d18 <__aeabi_ddiv>
  4036f2:	f002 fc97 	bl	406024 <__aeabi_d2iz>
  4036f6:	4680      	mov	r8, r0
  4036f8:	f7fe fb12 	bl	401d20 <__aeabi_i2d>
  4036fc:	462a      	mov	r2, r5
  4036fe:	4633      	mov	r3, r6
  403700:	f002 f9e0 	bl	405ac4 <__aeabi_dmul>
  403704:	460b      	mov	r3, r1
  403706:	4602      	mov	r2, r0
  403708:	4659      	mov	r1, fp
  40370a:	4650      	mov	r0, sl
  40370c:	f7fe f9ba 	bl	401a84 <__aeabi_dsub>
  403710:	9d04      	ldr	r5, [sp, #16]
  403712:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403716:	702b      	strb	r3, [r5, #0]
  403718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40371a:	2b01      	cmp	r3, #1
  40371c:	4606      	mov	r6, r0
  40371e:	460f      	mov	r7, r1
  403720:	f105 0501 	add.w	r5, r5, #1
  403724:	d068      	beq.n	4037f8 <_dtoa_r+0x330>
  403726:	2200      	movs	r2, #0
  403728:	4b18      	ldr	r3, [pc, #96]	; (40378c <_dtoa_r+0x2c4>)
  40372a:	f002 f9cb 	bl	405ac4 <__aeabi_dmul>
  40372e:	2200      	movs	r2, #0
  403730:	2300      	movs	r3, #0
  403732:	4606      	mov	r6, r0
  403734:	460f      	mov	r7, r1
  403736:	f002 fc2d 	bl	405f94 <__aeabi_dcmpeq>
  40373a:	2800      	cmp	r0, #0
  40373c:	f040 8088 	bne.w	403850 <_dtoa_r+0x388>
  403740:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403744:	f04f 0a00 	mov.w	sl, #0
  403748:	f8df b040 	ldr.w	fp, [pc, #64]	; 40378c <_dtoa_r+0x2c4>
  40374c:	940c      	str	r4, [sp, #48]	; 0x30
  40374e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403752:	e028      	b.n	4037a6 <_dtoa_r+0x2de>
  403754:	f3af 8000 	nop.w
  403758:	636f4361 	.word	0x636f4361
  40375c:	3fd287a7 	.word	0x3fd287a7
  403760:	8b60c8b3 	.word	0x8b60c8b3
  403764:	3fc68a28 	.word	0x3fc68a28
  403768:	509f79fb 	.word	0x509f79fb
  40376c:	3fd34413 	.word	0x3fd34413
  403770:	7ff00000 	.word	0x7ff00000
  403774:	00406e25 	.word	0x00406e25
  403778:	00406e48 	.word	0x00406e48
  40377c:	00406e54 	.word	0x00406e54
  403780:	3ff80000 	.word	0x3ff80000
  403784:	00406e80 	.word	0x00406e80
  403788:	00406e24 	.word	0x00406e24
  40378c:	40240000 	.word	0x40240000
  403790:	f002 f998 	bl	405ac4 <__aeabi_dmul>
  403794:	2200      	movs	r2, #0
  403796:	2300      	movs	r3, #0
  403798:	4606      	mov	r6, r0
  40379a:	460f      	mov	r7, r1
  40379c:	f002 fbfa 	bl	405f94 <__aeabi_dcmpeq>
  4037a0:	2800      	cmp	r0, #0
  4037a2:	f040 83c1 	bne.w	403f28 <_dtoa_r+0xa60>
  4037a6:	4642      	mov	r2, r8
  4037a8:	464b      	mov	r3, r9
  4037aa:	4630      	mov	r0, r6
  4037ac:	4639      	mov	r1, r7
  4037ae:	f002 fab3 	bl	405d18 <__aeabi_ddiv>
  4037b2:	f002 fc37 	bl	406024 <__aeabi_d2iz>
  4037b6:	4604      	mov	r4, r0
  4037b8:	f7fe fab2 	bl	401d20 <__aeabi_i2d>
  4037bc:	4642      	mov	r2, r8
  4037be:	464b      	mov	r3, r9
  4037c0:	f002 f980 	bl	405ac4 <__aeabi_dmul>
  4037c4:	4602      	mov	r2, r0
  4037c6:	460b      	mov	r3, r1
  4037c8:	4630      	mov	r0, r6
  4037ca:	4639      	mov	r1, r7
  4037cc:	f7fe f95a 	bl	401a84 <__aeabi_dsub>
  4037d0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4037d4:	9e04      	ldr	r6, [sp, #16]
  4037d6:	f805 eb01 	strb.w	lr, [r5], #1
  4037da:	eba5 0e06 	sub.w	lr, r5, r6
  4037de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4037e0:	45b6      	cmp	lr, r6
  4037e2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4037e6:	4652      	mov	r2, sl
  4037e8:	465b      	mov	r3, fp
  4037ea:	d1d1      	bne.n	403790 <_dtoa_r+0x2c8>
  4037ec:	46a0      	mov	r8, r4
  4037ee:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4037f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4037f4:	4606      	mov	r6, r0
  4037f6:	460f      	mov	r7, r1
  4037f8:	4632      	mov	r2, r6
  4037fa:	463b      	mov	r3, r7
  4037fc:	4630      	mov	r0, r6
  4037fe:	4639      	mov	r1, r7
  403800:	f7fe f942 	bl	401a88 <__adddf3>
  403804:	4606      	mov	r6, r0
  403806:	460f      	mov	r7, r1
  403808:	4602      	mov	r2, r0
  40380a:	460b      	mov	r3, r1
  40380c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403810:	f002 fbca 	bl	405fa8 <__aeabi_dcmplt>
  403814:	b948      	cbnz	r0, 40382a <_dtoa_r+0x362>
  403816:	4632      	mov	r2, r6
  403818:	463b      	mov	r3, r7
  40381a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40381e:	f002 fbb9 	bl	405f94 <__aeabi_dcmpeq>
  403822:	b1a8      	cbz	r0, 403850 <_dtoa_r+0x388>
  403824:	f018 0f01 	tst.w	r8, #1
  403828:	d012      	beq.n	403850 <_dtoa_r+0x388>
  40382a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40382e:	9a04      	ldr	r2, [sp, #16]
  403830:	1e6b      	subs	r3, r5, #1
  403832:	e004      	b.n	40383e <_dtoa_r+0x376>
  403834:	429a      	cmp	r2, r3
  403836:	f000 8401 	beq.w	40403c <_dtoa_r+0xb74>
  40383a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40383e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403842:	f103 0501 	add.w	r5, r3, #1
  403846:	d0f5      	beq.n	403834 <_dtoa_r+0x36c>
  403848:	f108 0801 	add.w	r8, r8, #1
  40384c:	f883 8000 	strb.w	r8, [r3]
  403850:	4649      	mov	r1, r9
  403852:	4620      	mov	r0, r4
  403854:	f001 f960 	bl	404b18 <_Bfree>
  403858:	2200      	movs	r2, #0
  40385a:	9b02      	ldr	r3, [sp, #8]
  40385c:	702a      	strb	r2, [r5, #0]
  40385e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403860:	3301      	adds	r3, #1
  403862:	6013      	str	r3, [r2, #0]
  403864:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403866:	2b00      	cmp	r3, #0
  403868:	f000 839e 	beq.w	403fa8 <_dtoa_r+0xae0>
  40386c:	9804      	ldr	r0, [sp, #16]
  40386e:	601d      	str	r5, [r3, #0]
  403870:	b01b      	add	sp, #108	; 0x6c
  403872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403876:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403878:	2a00      	cmp	r2, #0
  40387a:	d03e      	beq.n	4038fa <_dtoa_r+0x432>
  40387c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40387e:	2a01      	cmp	r2, #1
  403880:	f340 8311 	ble.w	403ea6 <_dtoa_r+0x9de>
  403884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403886:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403888:	1e5f      	subs	r7, r3, #1
  40388a:	42ba      	cmp	r2, r7
  40388c:	f2c0 838f 	blt.w	403fae <_dtoa_r+0xae6>
  403890:	1bd7      	subs	r7, r2, r7
  403892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403894:	2b00      	cmp	r3, #0
  403896:	f2c0 848b 	blt.w	4041b0 <_dtoa_r+0xce8>
  40389a:	9d08      	ldr	r5, [sp, #32]
  40389c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40389e:	9a08      	ldr	r2, [sp, #32]
  4038a0:	441a      	add	r2, r3
  4038a2:	9208      	str	r2, [sp, #32]
  4038a4:	9a06      	ldr	r2, [sp, #24]
  4038a6:	2101      	movs	r1, #1
  4038a8:	441a      	add	r2, r3
  4038aa:	4620      	mov	r0, r4
  4038ac:	9206      	str	r2, [sp, #24]
  4038ae:	f001 f9cd 	bl	404c4c <__i2b>
  4038b2:	4606      	mov	r6, r0
  4038b4:	e024      	b.n	403900 <_dtoa_r+0x438>
  4038b6:	2301      	movs	r3, #1
  4038b8:	930e      	str	r3, [sp, #56]	; 0x38
  4038ba:	e6af      	b.n	40361c <_dtoa_r+0x154>
  4038bc:	9a08      	ldr	r2, [sp, #32]
  4038be:	9b02      	ldr	r3, [sp, #8]
  4038c0:	1ad2      	subs	r2, r2, r3
  4038c2:	425b      	negs	r3, r3
  4038c4:	930c      	str	r3, [sp, #48]	; 0x30
  4038c6:	2300      	movs	r3, #0
  4038c8:	9208      	str	r2, [sp, #32]
  4038ca:	930d      	str	r3, [sp, #52]	; 0x34
  4038cc:	e6b8      	b.n	403640 <_dtoa_r+0x178>
  4038ce:	f1c7 0301 	rsb	r3, r7, #1
  4038d2:	9308      	str	r3, [sp, #32]
  4038d4:	2300      	movs	r3, #0
  4038d6:	9306      	str	r3, [sp, #24]
  4038d8:	e6a7      	b.n	40362a <_dtoa_r+0x162>
  4038da:	9d02      	ldr	r5, [sp, #8]
  4038dc:	4628      	mov	r0, r5
  4038de:	f7fe fa1f 	bl	401d20 <__aeabi_i2d>
  4038e2:	4602      	mov	r2, r0
  4038e4:	460b      	mov	r3, r1
  4038e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4038ea:	f002 fb53 	bl	405f94 <__aeabi_dcmpeq>
  4038ee:	2800      	cmp	r0, #0
  4038f0:	f47f ae80 	bne.w	4035f4 <_dtoa_r+0x12c>
  4038f4:	1e6b      	subs	r3, r5, #1
  4038f6:	9302      	str	r3, [sp, #8]
  4038f8:	e67c      	b.n	4035f4 <_dtoa_r+0x12c>
  4038fa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4038fc:	9d08      	ldr	r5, [sp, #32]
  4038fe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403900:	2d00      	cmp	r5, #0
  403902:	dd0c      	ble.n	40391e <_dtoa_r+0x456>
  403904:	9906      	ldr	r1, [sp, #24]
  403906:	2900      	cmp	r1, #0
  403908:	460b      	mov	r3, r1
  40390a:	dd08      	ble.n	40391e <_dtoa_r+0x456>
  40390c:	42a9      	cmp	r1, r5
  40390e:	9a08      	ldr	r2, [sp, #32]
  403910:	bfa8      	it	ge
  403912:	462b      	movge	r3, r5
  403914:	1ad2      	subs	r2, r2, r3
  403916:	1aed      	subs	r5, r5, r3
  403918:	1acb      	subs	r3, r1, r3
  40391a:	9208      	str	r2, [sp, #32]
  40391c:	9306      	str	r3, [sp, #24]
  40391e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403920:	b1d3      	cbz	r3, 403958 <_dtoa_r+0x490>
  403922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403924:	2b00      	cmp	r3, #0
  403926:	f000 82b7 	beq.w	403e98 <_dtoa_r+0x9d0>
  40392a:	2f00      	cmp	r7, #0
  40392c:	dd10      	ble.n	403950 <_dtoa_r+0x488>
  40392e:	4631      	mov	r1, r6
  403930:	463a      	mov	r2, r7
  403932:	4620      	mov	r0, r4
  403934:	f001 fa26 	bl	404d84 <__pow5mult>
  403938:	464a      	mov	r2, r9
  40393a:	4601      	mov	r1, r0
  40393c:	4606      	mov	r6, r0
  40393e:	4620      	mov	r0, r4
  403940:	f001 f98e 	bl	404c60 <__multiply>
  403944:	4649      	mov	r1, r9
  403946:	4680      	mov	r8, r0
  403948:	4620      	mov	r0, r4
  40394a:	f001 f8e5 	bl	404b18 <_Bfree>
  40394e:	46c1      	mov	r9, r8
  403950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403952:	1bda      	subs	r2, r3, r7
  403954:	f040 82a1 	bne.w	403e9a <_dtoa_r+0x9d2>
  403958:	2101      	movs	r1, #1
  40395a:	4620      	mov	r0, r4
  40395c:	f001 f976 	bl	404c4c <__i2b>
  403960:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403962:	2b00      	cmp	r3, #0
  403964:	4680      	mov	r8, r0
  403966:	dd1c      	ble.n	4039a2 <_dtoa_r+0x4da>
  403968:	4601      	mov	r1, r0
  40396a:	461a      	mov	r2, r3
  40396c:	4620      	mov	r0, r4
  40396e:	f001 fa09 	bl	404d84 <__pow5mult>
  403972:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403974:	2b01      	cmp	r3, #1
  403976:	4680      	mov	r8, r0
  403978:	f340 8254 	ble.w	403e24 <_dtoa_r+0x95c>
  40397c:	2300      	movs	r3, #0
  40397e:	930c      	str	r3, [sp, #48]	; 0x30
  403980:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403984:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403988:	6918      	ldr	r0, [r3, #16]
  40398a:	f001 f90f 	bl	404bac <__hi0bits>
  40398e:	f1c0 0020 	rsb	r0, r0, #32
  403992:	e010      	b.n	4039b6 <_dtoa_r+0x4ee>
  403994:	f1c3 0520 	rsb	r5, r3, #32
  403998:	fa0a f005 	lsl.w	r0, sl, r5
  40399c:	e674      	b.n	403688 <_dtoa_r+0x1c0>
  40399e:	900e      	str	r0, [sp, #56]	; 0x38
  4039a0:	e63c      	b.n	40361c <_dtoa_r+0x154>
  4039a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039a4:	2b01      	cmp	r3, #1
  4039a6:	f340 8287 	ble.w	403eb8 <_dtoa_r+0x9f0>
  4039aa:	2300      	movs	r3, #0
  4039ac:	930c      	str	r3, [sp, #48]	; 0x30
  4039ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039b0:	2001      	movs	r0, #1
  4039b2:	2b00      	cmp	r3, #0
  4039b4:	d1e4      	bne.n	403980 <_dtoa_r+0x4b8>
  4039b6:	9a06      	ldr	r2, [sp, #24]
  4039b8:	4410      	add	r0, r2
  4039ba:	f010 001f 	ands.w	r0, r0, #31
  4039be:	f000 80a1 	beq.w	403b04 <_dtoa_r+0x63c>
  4039c2:	f1c0 0320 	rsb	r3, r0, #32
  4039c6:	2b04      	cmp	r3, #4
  4039c8:	f340 849e 	ble.w	404308 <_dtoa_r+0xe40>
  4039cc:	9b08      	ldr	r3, [sp, #32]
  4039ce:	f1c0 001c 	rsb	r0, r0, #28
  4039d2:	4403      	add	r3, r0
  4039d4:	9308      	str	r3, [sp, #32]
  4039d6:	4613      	mov	r3, r2
  4039d8:	4403      	add	r3, r0
  4039da:	4405      	add	r5, r0
  4039dc:	9306      	str	r3, [sp, #24]
  4039de:	9b08      	ldr	r3, [sp, #32]
  4039e0:	2b00      	cmp	r3, #0
  4039e2:	dd05      	ble.n	4039f0 <_dtoa_r+0x528>
  4039e4:	4649      	mov	r1, r9
  4039e6:	461a      	mov	r2, r3
  4039e8:	4620      	mov	r0, r4
  4039ea:	f001 fa1b 	bl	404e24 <__lshift>
  4039ee:	4681      	mov	r9, r0
  4039f0:	9b06      	ldr	r3, [sp, #24]
  4039f2:	2b00      	cmp	r3, #0
  4039f4:	dd05      	ble.n	403a02 <_dtoa_r+0x53a>
  4039f6:	4641      	mov	r1, r8
  4039f8:	461a      	mov	r2, r3
  4039fa:	4620      	mov	r0, r4
  4039fc:	f001 fa12 	bl	404e24 <__lshift>
  403a00:	4680      	mov	r8, r0
  403a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a04:	2b00      	cmp	r3, #0
  403a06:	f040 8086 	bne.w	403b16 <_dtoa_r+0x64e>
  403a0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a0c:	2b00      	cmp	r3, #0
  403a0e:	f340 8266 	ble.w	403ede <_dtoa_r+0xa16>
  403a12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a14:	2b00      	cmp	r3, #0
  403a16:	f000 8098 	beq.w	403b4a <_dtoa_r+0x682>
  403a1a:	2d00      	cmp	r5, #0
  403a1c:	dd05      	ble.n	403a2a <_dtoa_r+0x562>
  403a1e:	4631      	mov	r1, r6
  403a20:	462a      	mov	r2, r5
  403a22:	4620      	mov	r0, r4
  403a24:	f001 f9fe 	bl	404e24 <__lshift>
  403a28:	4606      	mov	r6, r0
  403a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a2c:	2b00      	cmp	r3, #0
  403a2e:	f040 8337 	bne.w	4040a0 <_dtoa_r+0xbd8>
  403a32:	9606      	str	r6, [sp, #24]
  403a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a36:	9a04      	ldr	r2, [sp, #16]
  403a38:	f8dd b018 	ldr.w	fp, [sp, #24]
  403a3c:	3b01      	subs	r3, #1
  403a3e:	18d3      	adds	r3, r2, r3
  403a40:	930b      	str	r3, [sp, #44]	; 0x2c
  403a42:	f00a 0301 	and.w	r3, sl, #1
  403a46:	930c      	str	r3, [sp, #48]	; 0x30
  403a48:	4617      	mov	r7, r2
  403a4a:	46c2      	mov	sl, r8
  403a4c:	4651      	mov	r1, sl
  403a4e:	4648      	mov	r0, r9
  403a50:	f7ff fca6 	bl	4033a0 <quorem>
  403a54:	4631      	mov	r1, r6
  403a56:	4605      	mov	r5, r0
  403a58:	4648      	mov	r0, r9
  403a5a:	f001 fa35 	bl	404ec8 <__mcmp>
  403a5e:	465a      	mov	r2, fp
  403a60:	900a      	str	r0, [sp, #40]	; 0x28
  403a62:	4651      	mov	r1, sl
  403a64:	4620      	mov	r0, r4
  403a66:	f001 fa4b 	bl	404f00 <__mdiff>
  403a6a:	68c2      	ldr	r2, [r0, #12]
  403a6c:	4680      	mov	r8, r0
  403a6e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403a72:	2a00      	cmp	r2, #0
  403a74:	f040 822b 	bne.w	403ece <_dtoa_r+0xa06>
  403a78:	4601      	mov	r1, r0
  403a7a:	4648      	mov	r0, r9
  403a7c:	9308      	str	r3, [sp, #32]
  403a7e:	f001 fa23 	bl	404ec8 <__mcmp>
  403a82:	4641      	mov	r1, r8
  403a84:	9006      	str	r0, [sp, #24]
  403a86:	4620      	mov	r0, r4
  403a88:	f001 f846 	bl	404b18 <_Bfree>
  403a8c:	9a06      	ldr	r2, [sp, #24]
  403a8e:	9b08      	ldr	r3, [sp, #32]
  403a90:	b932      	cbnz	r2, 403aa0 <_dtoa_r+0x5d8>
  403a92:	9924      	ldr	r1, [sp, #144]	; 0x90
  403a94:	b921      	cbnz	r1, 403aa0 <_dtoa_r+0x5d8>
  403a96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a98:	2a00      	cmp	r2, #0
  403a9a:	f000 83ef 	beq.w	40427c <_dtoa_r+0xdb4>
  403a9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403aa0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403aa2:	2900      	cmp	r1, #0
  403aa4:	f2c0 829f 	blt.w	403fe6 <_dtoa_r+0xb1e>
  403aa8:	d105      	bne.n	403ab6 <_dtoa_r+0x5ee>
  403aaa:	9924      	ldr	r1, [sp, #144]	; 0x90
  403aac:	b919      	cbnz	r1, 403ab6 <_dtoa_r+0x5ee>
  403aae:	990c      	ldr	r1, [sp, #48]	; 0x30
  403ab0:	2900      	cmp	r1, #0
  403ab2:	f000 8298 	beq.w	403fe6 <_dtoa_r+0xb1e>
  403ab6:	2a00      	cmp	r2, #0
  403ab8:	f300 8306 	bgt.w	4040c8 <_dtoa_r+0xc00>
  403abc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403abe:	703b      	strb	r3, [r7, #0]
  403ac0:	f107 0801 	add.w	r8, r7, #1
  403ac4:	4297      	cmp	r7, r2
  403ac6:	4645      	mov	r5, r8
  403ac8:	f000 830c 	beq.w	4040e4 <_dtoa_r+0xc1c>
  403acc:	4649      	mov	r1, r9
  403ace:	2300      	movs	r3, #0
  403ad0:	220a      	movs	r2, #10
  403ad2:	4620      	mov	r0, r4
  403ad4:	f001 f82a 	bl	404b2c <__multadd>
  403ad8:	455e      	cmp	r6, fp
  403ada:	4681      	mov	r9, r0
  403adc:	4631      	mov	r1, r6
  403ade:	f04f 0300 	mov.w	r3, #0
  403ae2:	f04f 020a 	mov.w	r2, #10
  403ae6:	4620      	mov	r0, r4
  403ae8:	f000 81eb 	beq.w	403ec2 <_dtoa_r+0x9fa>
  403aec:	f001 f81e 	bl	404b2c <__multadd>
  403af0:	4659      	mov	r1, fp
  403af2:	4606      	mov	r6, r0
  403af4:	2300      	movs	r3, #0
  403af6:	220a      	movs	r2, #10
  403af8:	4620      	mov	r0, r4
  403afa:	f001 f817 	bl	404b2c <__multadd>
  403afe:	4647      	mov	r7, r8
  403b00:	4683      	mov	fp, r0
  403b02:	e7a3      	b.n	403a4c <_dtoa_r+0x584>
  403b04:	201c      	movs	r0, #28
  403b06:	9b08      	ldr	r3, [sp, #32]
  403b08:	4403      	add	r3, r0
  403b0a:	9308      	str	r3, [sp, #32]
  403b0c:	9b06      	ldr	r3, [sp, #24]
  403b0e:	4403      	add	r3, r0
  403b10:	4405      	add	r5, r0
  403b12:	9306      	str	r3, [sp, #24]
  403b14:	e763      	b.n	4039de <_dtoa_r+0x516>
  403b16:	4641      	mov	r1, r8
  403b18:	4648      	mov	r0, r9
  403b1a:	f001 f9d5 	bl	404ec8 <__mcmp>
  403b1e:	2800      	cmp	r0, #0
  403b20:	f6bf af73 	bge.w	403a0a <_dtoa_r+0x542>
  403b24:	9f02      	ldr	r7, [sp, #8]
  403b26:	4649      	mov	r1, r9
  403b28:	2300      	movs	r3, #0
  403b2a:	220a      	movs	r2, #10
  403b2c:	4620      	mov	r0, r4
  403b2e:	3f01      	subs	r7, #1
  403b30:	9702      	str	r7, [sp, #8]
  403b32:	f000 fffb 	bl	404b2c <__multadd>
  403b36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b38:	4681      	mov	r9, r0
  403b3a:	2b00      	cmp	r3, #0
  403b3c:	f040 83b6 	bne.w	4042ac <_dtoa_r+0xde4>
  403b40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b42:	2b00      	cmp	r3, #0
  403b44:	f340 83bf 	ble.w	4042c6 <_dtoa_r+0xdfe>
  403b48:	930a      	str	r3, [sp, #40]	; 0x28
  403b4a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403b4e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403b50:	465d      	mov	r5, fp
  403b52:	e002      	b.n	403b5a <_dtoa_r+0x692>
  403b54:	f000 ffea 	bl	404b2c <__multadd>
  403b58:	4681      	mov	r9, r0
  403b5a:	4641      	mov	r1, r8
  403b5c:	4648      	mov	r0, r9
  403b5e:	f7ff fc1f 	bl	4033a0 <quorem>
  403b62:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403b66:	f805 ab01 	strb.w	sl, [r5], #1
  403b6a:	eba5 030b 	sub.w	r3, r5, fp
  403b6e:	42bb      	cmp	r3, r7
  403b70:	f04f 020a 	mov.w	r2, #10
  403b74:	f04f 0300 	mov.w	r3, #0
  403b78:	4649      	mov	r1, r9
  403b7a:	4620      	mov	r0, r4
  403b7c:	dbea      	blt.n	403b54 <_dtoa_r+0x68c>
  403b7e:	9b04      	ldr	r3, [sp, #16]
  403b80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b82:	2a01      	cmp	r2, #1
  403b84:	bfac      	ite	ge
  403b86:	189b      	addge	r3, r3, r2
  403b88:	3301      	addlt	r3, #1
  403b8a:	461d      	mov	r5, r3
  403b8c:	f04f 0b00 	mov.w	fp, #0
  403b90:	4649      	mov	r1, r9
  403b92:	2201      	movs	r2, #1
  403b94:	4620      	mov	r0, r4
  403b96:	f001 f945 	bl	404e24 <__lshift>
  403b9a:	4641      	mov	r1, r8
  403b9c:	4681      	mov	r9, r0
  403b9e:	f001 f993 	bl	404ec8 <__mcmp>
  403ba2:	2800      	cmp	r0, #0
  403ba4:	f340 823d 	ble.w	404022 <_dtoa_r+0xb5a>
  403ba8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403bac:	9904      	ldr	r1, [sp, #16]
  403bae:	1e6b      	subs	r3, r5, #1
  403bb0:	e004      	b.n	403bbc <_dtoa_r+0x6f4>
  403bb2:	428b      	cmp	r3, r1
  403bb4:	f000 81ae 	beq.w	403f14 <_dtoa_r+0xa4c>
  403bb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403bbc:	2a39      	cmp	r2, #57	; 0x39
  403bbe:	f103 0501 	add.w	r5, r3, #1
  403bc2:	d0f6      	beq.n	403bb2 <_dtoa_r+0x6ea>
  403bc4:	3201      	adds	r2, #1
  403bc6:	701a      	strb	r2, [r3, #0]
  403bc8:	4641      	mov	r1, r8
  403bca:	4620      	mov	r0, r4
  403bcc:	f000 ffa4 	bl	404b18 <_Bfree>
  403bd0:	2e00      	cmp	r6, #0
  403bd2:	f43f ae3d 	beq.w	403850 <_dtoa_r+0x388>
  403bd6:	f1bb 0f00 	cmp.w	fp, #0
  403bda:	d005      	beq.n	403be8 <_dtoa_r+0x720>
  403bdc:	45b3      	cmp	fp, r6
  403bde:	d003      	beq.n	403be8 <_dtoa_r+0x720>
  403be0:	4659      	mov	r1, fp
  403be2:	4620      	mov	r0, r4
  403be4:	f000 ff98 	bl	404b18 <_Bfree>
  403be8:	4631      	mov	r1, r6
  403bea:	4620      	mov	r0, r4
  403bec:	f000 ff94 	bl	404b18 <_Bfree>
  403bf0:	e62e      	b.n	403850 <_dtoa_r+0x388>
  403bf2:	2300      	movs	r3, #0
  403bf4:	930b      	str	r3, [sp, #44]	; 0x2c
  403bf6:	9b02      	ldr	r3, [sp, #8]
  403bf8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403bfa:	4413      	add	r3, r2
  403bfc:	930f      	str	r3, [sp, #60]	; 0x3c
  403bfe:	3301      	adds	r3, #1
  403c00:	2b01      	cmp	r3, #1
  403c02:	461f      	mov	r7, r3
  403c04:	461e      	mov	r6, r3
  403c06:	930a      	str	r3, [sp, #40]	; 0x28
  403c08:	bfb8      	it	lt
  403c0a:	2701      	movlt	r7, #1
  403c0c:	2100      	movs	r1, #0
  403c0e:	2f17      	cmp	r7, #23
  403c10:	6461      	str	r1, [r4, #68]	; 0x44
  403c12:	d90a      	bls.n	403c2a <_dtoa_r+0x762>
  403c14:	2201      	movs	r2, #1
  403c16:	2304      	movs	r3, #4
  403c18:	005b      	lsls	r3, r3, #1
  403c1a:	f103 0014 	add.w	r0, r3, #20
  403c1e:	4287      	cmp	r7, r0
  403c20:	4611      	mov	r1, r2
  403c22:	f102 0201 	add.w	r2, r2, #1
  403c26:	d2f7      	bcs.n	403c18 <_dtoa_r+0x750>
  403c28:	6461      	str	r1, [r4, #68]	; 0x44
  403c2a:	4620      	mov	r0, r4
  403c2c:	f000 ff4e 	bl	404acc <_Balloc>
  403c30:	2e0e      	cmp	r6, #14
  403c32:	9004      	str	r0, [sp, #16]
  403c34:	6420      	str	r0, [r4, #64]	; 0x40
  403c36:	f63f ad41 	bhi.w	4036bc <_dtoa_r+0x1f4>
  403c3a:	2d00      	cmp	r5, #0
  403c3c:	f43f ad3e 	beq.w	4036bc <_dtoa_r+0x1f4>
  403c40:	9902      	ldr	r1, [sp, #8]
  403c42:	2900      	cmp	r1, #0
  403c44:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403c48:	f340 8202 	ble.w	404050 <_dtoa_r+0xb88>
  403c4c:	4bb8      	ldr	r3, [pc, #736]	; (403f30 <_dtoa_r+0xa68>)
  403c4e:	f001 020f 	and.w	r2, r1, #15
  403c52:	110d      	asrs	r5, r1, #4
  403c54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c58:	06e9      	lsls	r1, r5, #27
  403c5a:	e9d3 6700 	ldrd	r6, r7, [r3]
  403c5e:	f140 81ae 	bpl.w	403fbe <_dtoa_r+0xaf6>
  403c62:	4bb4      	ldr	r3, [pc, #720]	; (403f34 <_dtoa_r+0xa6c>)
  403c64:	4650      	mov	r0, sl
  403c66:	4659      	mov	r1, fp
  403c68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403c6c:	f002 f854 	bl	405d18 <__aeabi_ddiv>
  403c70:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403c74:	f005 050f 	and.w	r5, r5, #15
  403c78:	f04f 0a03 	mov.w	sl, #3
  403c7c:	b18d      	cbz	r5, 403ca2 <_dtoa_r+0x7da>
  403c7e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403f34 <_dtoa_r+0xa6c>
  403c82:	07ea      	lsls	r2, r5, #31
  403c84:	d509      	bpl.n	403c9a <_dtoa_r+0x7d2>
  403c86:	4630      	mov	r0, r6
  403c88:	4639      	mov	r1, r7
  403c8a:	e9d8 2300 	ldrd	r2, r3, [r8]
  403c8e:	f001 ff19 	bl	405ac4 <__aeabi_dmul>
  403c92:	f10a 0a01 	add.w	sl, sl, #1
  403c96:	4606      	mov	r6, r0
  403c98:	460f      	mov	r7, r1
  403c9a:	106d      	asrs	r5, r5, #1
  403c9c:	f108 0808 	add.w	r8, r8, #8
  403ca0:	d1ef      	bne.n	403c82 <_dtoa_r+0x7ba>
  403ca2:	463b      	mov	r3, r7
  403ca4:	4632      	mov	r2, r6
  403ca6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403caa:	f002 f835 	bl	405d18 <__aeabi_ddiv>
  403cae:	4607      	mov	r7, r0
  403cb0:	4688      	mov	r8, r1
  403cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403cb4:	b143      	cbz	r3, 403cc8 <_dtoa_r+0x800>
  403cb6:	2200      	movs	r2, #0
  403cb8:	4b9f      	ldr	r3, [pc, #636]	; (403f38 <_dtoa_r+0xa70>)
  403cba:	4638      	mov	r0, r7
  403cbc:	4641      	mov	r1, r8
  403cbe:	f002 f973 	bl	405fa8 <__aeabi_dcmplt>
  403cc2:	2800      	cmp	r0, #0
  403cc4:	f040 8286 	bne.w	4041d4 <_dtoa_r+0xd0c>
  403cc8:	4650      	mov	r0, sl
  403cca:	f7fe f829 	bl	401d20 <__aeabi_i2d>
  403cce:	463a      	mov	r2, r7
  403cd0:	4643      	mov	r3, r8
  403cd2:	f001 fef7 	bl	405ac4 <__aeabi_dmul>
  403cd6:	4b99      	ldr	r3, [pc, #612]	; (403f3c <_dtoa_r+0xa74>)
  403cd8:	2200      	movs	r2, #0
  403cda:	f7fd fed5 	bl	401a88 <__adddf3>
  403cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ce0:	4605      	mov	r5, r0
  403ce2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403ce6:	2b00      	cmp	r3, #0
  403ce8:	f000 813e 	beq.w	403f68 <_dtoa_r+0xaa0>
  403cec:	9b02      	ldr	r3, [sp, #8]
  403cee:	9315      	str	r3, [sp, #84]	; 0x54
  403cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cf2:	9312      	str	r3, [sp, #72]	; 0x48
  403cf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cf6:	2b00      	cmp	r3, #0
  403cf8:	f000 81fa 	beq.w	4040f0 <_dtoa_r+0xc28>
  403cfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403cfe:	4b8c      	ldr	r3, [pc, #560]	; (403f30 <_dtoa_r+0xa68>)
  403d00:	498f      	ldr	r1, [pc, #572]	; (403f40 <_dtoa_r+0xa78>)
  403d02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403d0a:	2000      	movs	r0, #0
  403d0c:	f002 f804 	bl	405d18 <__aeabi_ddiv>
  403d10:	462a      	mov	r2, r5
  403d12:	4633      	mov	r3, r6
  403d14:	f7fd feb6 	bl	401a84 <__aeabi_dsub>
  403d18:	4682      	mov	sl, r0
  403d1a:	468b      	mov	fp, r1
  403d1c:	4638      	mov	r0, r7
  403d1e:	4641      	mov	r1, r8
  403d20:	f002 f980 	bl	406024 <__aeabi_d2iz>
  403d24:	4605      	mov	r5, r0
  403d26:	f7fd fffb 	bl	401d20 <__aeabi_i2d>
  403d2a:	4602      	mov	r2, r0
  403d2c:	460b      	mov	r3, r1
  403d2e:	4638      	mov	r0, r7
  403d30:	4641      	mov	r1, r8
  403d32:	f7fd fea7 	bl	401a84 <__aeabi_dsub>
  403d36:	3530      	adds	r5, #48	; 0x30
  403d38:	fa5f f885 	uxtb.w	r8, r5
  403d3c:	9d04      	ldr	r5, [sp, #16]
  403d3e:	4606      	mov	r6, r0
  403d40:	460f      	mov	r7, r1
  403d42:	f885 8000 	strb.w	r8, [r5]
  403d46:	4602      	mov	r2, r0
  403d48:	460b      	mov	r3, r1
  403d4a:	4650      	mov	r0, sl
  403d4c:	4659      	mov	r1, fp
  403d4e:	3501      	adds	r5, #1
  403d50:	f002 f948 	bl	405fe4 <__aeabi_dcmpgt>
  403d54:	2800      	cmp	r0, #0
  403d56:	d154      	bne.n	403e02 <_dtoa_r+0x93a>
  403d58:	4632      	mov	r2, r6
  403d5a:	463b      	mov	r3, r7
  403d5c:	2000      	movs	r0, #0
  403d5e:	4976      	ldr	r1, [pc, #472]	; (403f38 <_dtoa_r+0xa70>)
  403d60:	f7fd fe90 	bl	401a84 <__aeabi_dsub>
  403d64:	4602      	mov	r2, r0
  403d66:	460b      	mov	r3, r1
  403d68:	4650      	mov	r0, sl
  403d6a:	4659      	mov	r1, fp
  403d6c:	f002 f93a 	bl	405fe4 <__aeabi_dcmpgt>
  403d70:	2800      	cmp	r0, #0
  403d72:	f040 8270 	bne.w	404256 <_dtoa_r+0xd8e>
  403d76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d78:	2a01      	cmp	r2, #1
  403d7a:	f000 8111 	beq.w	403fa0 <_dtoa_r+0xad8>
  403d7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d80:	9a04      	ldr	r2, [sp, #16]
  403d82:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403d86:	4413      	add	r3, r2
  403d88:	4699      	mov	r9, r3
  403d8a:	e00d      	b.n	403da8 <_dtoa_r+0x8e0>
  403d8c:	2000      	movs	r0, #0
  403d8e:	496a      	ldr	r1, [pc, #424]	; (403f38 <_dtoa_r+0xa70>)
  403d90:	f7fd fe78 	bl	401a84 <__aeabi_dsub>
  403d94:	4652      	mov	r2, sl
  403d96:	465b      	mov	r3, fp
  403d98:	f002 f906 	bl	405fa8 <__aeabi_dcmplt>
  403d9c:	2800      	cmp	r0, #0
  403d9e:	f040 8258 	bne.w	404252 <_dtoa_r+0xd8a>
  403da2:	454d      	cmp	r5, r9
  403da4:	f000 80fa 	beq.w	403f9c <_dtoa_r+0xad4>
  403da8:	4650      	mov	r0, sl
  403daa:	4659      	mov	r1, fp
  403dac:	2200      	movs	r2, #0
  403dae:	4b65      	ldr	r3, [pc, #404]	; (403f44 <_dtoa_r+0xa7c>)
  403db0:	f001 fe88 	bl	405ac4 <__aeabi_dmul>
  403db4:	2200      	movs	r2, #0
  403db6:	4b63      	ldr	r3, [pc, #396]	; (403f44 <_dtoa_r+0xa7c>)
  403db8:	4682      	mov	sl, r0
  403dba:	468b      	mov	fp, r1
  403dbc:	4630      	mov	r0, r6
  403dbe:	4639      	mov	r1, r7
  403dc0:	f001 fe80 	bl	405ac4 <__aeabi_dmul>
  403dc4:	460f      	mov	r7, r1
  403dc6:	4606      	mov	r6, r0
  403dc8:	f002 f92c 	bl	406024 <__aeabi_d2iz>
  403dcc:	4680      	mov	r8, r0
  403dce:	f7fd ffa7 	bl	401d20 <__aeabi_i2d>
  403dd2:	4602      	mov	r2, r0
  403dd4:	460b      	mov	r3, r1
  403dd6:	4630      	mov	r0, r6
  403dd8:	4639      	mov	r1, r7
  403dda:	f7fd fe53 	bl	401a84 <__aeabi_dsub>
  403dde:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403de2:	fa5f f888 	uxtb.w	r8, r8
  403de6:	4652      	mov	r2, sl
  403de8:	465b      	mov	r3, fp
  403dea:	f805 8b01 	strb.w	r8, [r5], #1
  403dee:	4606      	mov	r6, r0
  403df0:	460f      	mov	r7, r1
  403df2:	f002 f8d9 	bl	405fa8 <__aeabi_dcmplt>
  403df6:	4632      	mov	r2, r6
  403df8:	463b      	mov	r3, r7
  403dfa:	2800      	cmp	r0, #0
  403dfc:	d0c6      	beq.n	403d8c <_dtoa_r+0x8c4>
  403dfe:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e02:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403e04:	9302      	str	r3, [sp, #8]
  403e06:	e523      	b.n	403850 <_dtoa_r+0x388>
  403e08:	2300      	movs	r3, #0
  403e0a:	930b      	str	r3, [sp, #44]	; 0x2c
  403e0c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e0e:	2b00      	cmp	r3, #0
  403e10:	f340 80dc 	ble.w	403fcc <_dtoa_r+0xb04>
  403e14:	461f      	mov	r7, r3
  403e16:	461e      	mov	r6, r3
  403e18:	930f      	str	r3, [sp, #60]	; 0x3c
  403e1a:	930a      	str	r3, [sp, #40]	; 0x28
  403e1c:	e6f6      	b.n	403c0c <_dtoa_r+0x744>
  403e1e:	2301      	movs	r3, #1
  403e20:	930b      	str	r3, [sp, #44]	; 0x2c
  403e22:	e7f3      	b.n	403e0c <_dtoa_r+0x944>
  403e24:	f1ba 0f00 	cmp.w	sl, #0
  403e28:	f47f ada8 	bne.w	40397c <_dtoa_r+0x4b4>
  403e2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403e30:	2b00      	cmp	r3, #0
  403e32:	f47f adba 	bne.w	4039aa <_dtoa_r+0x4e2>
  403e36:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403e3a:	0d3f      	lsrs	r7, r7, #20
  403e3c:	053f      	lsls	r7, r7, #20
  403e3e:	2f00      	cmp	r7, #0
  403e40:	f000 820d 	beq.w	40425e <_dtoa_r+0xd96>
  403e44:	9b08      	ldr	r3, [sp, #32]
  403e46:	3301      	adds	r3, #1
  403e48:	9308      	str	r3, [sp, #32]
  403e4a:	9b06      	ldr	r3, [sp, #24]
  403e4c:	3301      	adds	r3, #1
  403e4e:	9306      	str	r3, [sp, #24]
  403e50:	2301      	movs	r3, #1
  403e52:	930c      	str	r3, [sp, #48]	; 0x30
  403e54:	e5ab      	b.n	4039ae <_dtoa_r+0x4e6>
  403e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e58:	2b00      	cmp	r3, #0
  403e5a:	f73f ac42 	bgt.w	4036e2 <_dtoa_r+0x21a>
  403e5e:	f040 8221 	bne.w	4042a4 <_dtoa_r+0xddc>
  403e62:	2200      	movs	r2, #0
  403e64:	4b38      	ldr	r3, [pc, #224]	; (403f48 <_dtoa_r+0xa80>)
  403e66:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e6a:	f001 fe2b 	bl	405ac4 <__aeabi_dmul>
  403e6e:	4652      	mov	r2, sl
  403e70:	465b      	mov	r3, fp
  403e72:	f002 f8ad 	bl	405fd0 <__aeabi_dcmpge>
  403e76:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403e7a:	4646      	mov	r6, r8
  403e7c:	2800      	cmp	r0, #0
  403e7e:	d041      	beq.n	403f04 <_dtoa_r+0xa3c>
  403e80:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e82:	9d04      	ldr	r5, [sp, #16]
  403e84:	43db      	mvns	r3, r3
  403e86:	9302      	str	r3, [sp, #8]
  403e88:	4641      	mov	r1, r8
  403e8a:	4620      	mov	r0, r4
  403e8c:	f000 fe44 	bl	404b18 <_Bfree>
  403e90:	2e00      	cmp	r6, #0
  403e92:	f43f acdd 	beq.w	403850 <_dtoa_r+0x388>
  403e96:	e6a7      	b.n	403be8 <_dtoa_r+0x720>
  403e98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403e9a:	4649      	mov	r1, r9
  403e9c:	4620      	mov	r0, r4
  403e9e:	f000 ff71 	bl	404d84 <__pow5mult>
  403ea2:	4681      	mov	r9, r0
  403ea4:	e558      	b.n	403958 <_dtoa_r+0x490>
  403ea6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403ea8:	2a00      	cmp	r2, #0
  403eaa:	f000 8187 	beq.w	4041bc <_dtoa_r+0xcf4>
  403eae:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403eb2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403eb4:	9d08      	ldr	r5, [sp, #32]
  403eb6:	e4f2      	b.n	40389e <_dtoa_r+0x3d6>
  403eb8:	f1ba 0f00 	cmp.w	sl, #0
  403ebc:	f47f ad75 	bne.w	4039aa <_dtoa_r+0x4e2>
  403ec0:	e7b4      	b.n	403e2c <_dtoa_r+0x964>
  403ec2:	f000 fe33 	bl	404b2c <__multadd>
  403ec6:	4647      	mov	r7, r8
  403ec8:	4606      	mov	r6, r0
  403eca:	4683      	mov	fp, r0
  403ecc:	e5be      	b.n	403a4c <_dtoa_r+0x584>
  403ece:	4601      	mov	r1, r0
  403ed0:	4620      	mov	r0, r4
  403ed2:	9306      	str	r3, [sp, #24]
  403ed4:	f000 fe20 	bl	404b18 <_Bfree>
  403ed8:	2201      	movs	r2, #1
  403eda:	9b06      	ldr	r3, [sp, #24]
  403edc:	e5e0      	b.n	403aa0 <_dtoa_r+0x5d8>
  403ede:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ee0:	2b02      	cmp	r3, #2
  403ee2:	f77f ad96 	ble.w	403a12 <_dtoa_r+0x54a>
  403ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ee8:	2b00      	cmp	r3, #0
  403eea:	d1c9      	bne.n	403e80 <_dtoa_r+0x9b8>
  403eec:	4641      	mov	r1, r8
  403eee:	2205      	movs	r2, #5
  403ef0:	4620      	mov	r0, r4
  403ef2:	f000 fe1b 	bl	404b2c <__multadd>
  403ef6:	4601      	mov	r1, r0
  403ef8:	4680      	mov	r8, r0
  403efa:	4648      	mov	r0, r9
  403efc:	f000 ffe4 	bl	404ec8 <__mcmp>
  403f00:	2800      	cmp	r0, #0
  403f02:	ddbd      	ble.n	403e80 <_dtoa_r+0x9b8>
  403f04:	9a02      	ldr	r2, [sp, #8]
  403f06:	9904      	ldr	r1, [sp, #16]
  403f08:	2331      	movs	r3, #49	; 0x31
  403f0a:	3201      	adds	r2, #1
  403f0c:	9202      	str	r2, [sp, #8]
  403f0e:	700b      	strb	r3, [r1, #0]
  403f10:	1c4d      	adds	r5, r1, #1
  403f12:	e7b9      	b.n	403e88 <_dtoa_r+0x9c0>
  403f14:	9a02      	ldr	r2, [sp, #8]
  403f16:	3201      	adds	r2, #1
  403f18:	9202      	str	r2, [sp, #8]
  403f1a:	9a04      	ldr	r2, [sp, #16]
  403f1c:	2331      	movs	r3, #49	; 0x31
  403f1e:	7013      	strb	r3, [r2, #0]
  403f20:	e652      	b.n	403bc8 <_dtoa_r+0x700>
  403f22:	2301      	movs	r3, #1
  403f24:	930b      	str	r3, [sp, #44]	; 0x2c
  403f26:	e666      	b.n	403bf6 <_dtoa_r+0x72e>
  403f28:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403f2c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f2e:	e48f      	b.n	403850 <_dtoa_r+0x388>
  403f30:	00406e80 	.word	0x00406e80
  403f34:	00406e58 	.word	0x00406e58
  403f38:	3ff00000 	.word	0x3ff00000
  403f3c:	401c0000 	.word	0x401c0000
  403f40:	3fe00000 	.word	0x3fe00000
  403f44:	40240000 	.word	0x40240000
  403f48:	40140000 	.word	0x40140000
  403f4c:	4650      	mov	r0, sl
  403f4e:	f7fd fee7 	bl	401d20 <__aeabi_i2d>
  403f52:	463a      	mov	r2, r7
  403f54:	4643      	mov	r3, r8
  403f56:	f001 fdb5 	bl	405ac4 <__aeabi_dmul>
  403f5a:	2200      	movs	r2, #0
  403f5c:	4bc1      	ldr	r3, [pc, #772]	; (404264 <_dtoa_r+0xd9c>)
  403f5e:	f7fd fd93 	bl	401a88 <__adddf3>
  403f62:	4605      	mov	r5, r0
  403f64:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403f68:	4641      	mov	r1, r8
  403f6a:	2200      	movs	r2, #0
  403f6c:	4bbe      	ldr	r3, [pc, #760]	; (404268 <_dtoa_r+0xda0>)
  403f6e:	4638      	mov	r0, r7
  403f70:	f7fd fd88 	bl	401a84 <__aeabi_dsub>
  403f74:	462a      	mov	r2, r5
  403f76:	4633      	mov	r3, r6
  403f78:	4682      	mov	sl, r0
  403f7a:	468b      	mov	fp, r1
  403f7c:	f002 f832 	bl	405fe4 <__aeabi_dcmpgt>
  403f80:	4680      	mov	r8, r0
  403f82:	2800      	cmp	r0, #0
  403f84:	f040 8110 	bne.w	4041a8 <_dtoa_r+0xce0>
  403f88:	462a      	mov	r2, r5
  403f8a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403f8e:	4650      	mov	r0, sl
  403f90:	4659      	mov	r1, fp
  403f92:	f002 f809 	bl	405fa8 <__aeabi_dcmplt>
  403f96:	b118      	cbz	r0, 403fa0 <_dtoa_r+0xad8>
  403f98:	4646      	mov	r6, r8
  403f9a:	e771      	b.n	403e80 <_dtoa_r+0x9b8>
  403f9c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403fa0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403fa4:	f7ff bb8a 	b.w	4036bc <_dtoa_r+0x1f4>
  403fa8:	9804      	ldr	r0, [sp, #16]
  403faa:	f7ff babb 	b.w	403524 <_dtoa_r+0x5c>
  403fae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403fb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403fb2:	970c      	str	r7, [sp, #48]	; 0x30
  403fb4:	1afb      	subs	r3, r7, r3
  403fb6:	441a      	add	r2, r3
  403fb8:	920d      	str	r2, [sp, #52]	; 0x34
  403fba:	2700      	movs	r7, #0
  403fbc:	e469      	b.n	403892 <_dtoa_r+0x3ca>
  403fbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403fc2:	f04f 0a02 	mov.w	sl, #2
  403fc6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403fca:	e657      	b.n	403c7c <_dtoa_r+0x7b4>
  403fcc:	2100      	movs	r1, #0
  403fce:	2301      	movs	r3, #1
  403fd0:	6461      	str	r1, [r4, #68]	; 0x44
  403fd2:	4620      	mov	r0, r4
  403fd4:	9325      	str	r3, [sp, #148]	; 0x94
  403fd6:	f000 fd79 	bl	404acc <_Balloc>
  403fda:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403fdc:	9004      	str	r0, [sp, #16]
  403fde:	6420      	str	r0, [r4, #64]	; 0x40
  403fe0:	930a      	str	r3, [sp, #40]	; 0x28
  403fe2:	930f      	str	r3, [sp, #60]	; 0x3c
  403fe4:	e629      	b.n	403c3a <_dtoa_r+0x772>
  403fe6:	2a00      	cmp	r2, #0
  403fe8:	46d0      	mov	r8, sl
  403fea:	f8cd b018 	str.w	fp, [sp, #24]
  403fee:	469a      	mov	sl, r3
  403ff0:	dd11      	ble.n	404016 <_dtoa_r+0xb4e>
  403ff2:	4649      	mov	r1, r9
  403ff4:	2201      	movs	r2, #1
  403ff6:	4620      	mov	r0, r4
  403ff8:	f000 ff14 	bl	404e24 <__lshift>
  403ffc:	4641      	mov	r1, r8
  403ffe:	4681      	mov	r9, r0
  404000:	f000 ff62 	bl	404ec8 <__mcmp>
  404004:	2800      	cmp	r0, #0
  404006:	f340 8146 	ble.w	404296 <_dtoa_r+0xdce>
  40400a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40400e:	f000 8106 	beq.w	40421e <_dtoa_r+0xd56>
  404012:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404016:	46b3      	mov	fp, r6
  404018:	f887 a000 	strb.w	sl, [r7]
  40401c:	1c7d      	adds	r5, r7, #1
  40401e:	9e06      	ldr	r6, [sp, #24]
  404020:	e5d2      	b.n	403bc8 <_dtoa_r+0x700>
  404022:	d104      	bne.n	40402e <_dtoa_r+0xb66>
  404024:	f01a 0f01 	tst.w	sl, #1
  404028:	d001      	beq.n	40402e <_dtoa_r+0xb66>
  40402a:	e5bd      	b.n	403ba8 <_dtoa_r+0x6e0>
  40402c:	4615      	mov	r5, r2
  40402e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404032:	2b30      	cmp	r3, #48	; 0x30
  404034:	f105 32ff 	add.w	r2, r5, #4294967295
  404038:	d0f8      	beq.n	40402c <_dtoa_r+0xb64>
  40403a:	e5c5      	b.n	403bc8 <_dtoa_r+0x700>
  40403c:	9904      	ldr	r1, [sp, #16]
  40403e:	2230      	movs	r2, #48	; 0x30
  404040:	700a      	strb	r2, [r1, #0]
  404042:	9a02      	ldr	r2, [sp, #8]
  404044:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404048:	3201      	adds	r2, #1
  40404a:	9202      	str	r2, [sp, #8]
  40404c:	f7ff bbfc 	b.w	403848 <_dtoa_r+0x380>
  404050:	f000 80bb 	beq.w	4041ca <_dtoa_r+0xd02>
  404054:	9b02      	ldr	r3, [sp, #8]
  404056:	425d      	negs	r5, r3
  404058:	4b84      	ldr	r3, [pc, #528]	; (40426c <_dtoa_r+0xda4>)
  40405a:	f005 020f 	and.w	r2, r5, #15
  40405e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404062:	e9d3 2300 	ldrd	r2, r3, [r3]
  404066:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40406a:	f001 fd2b 	bl	405ac4 <__aeabi_dmul>
  40406e:	112d      	asrs	r5, r5, #4
  404070:	4607      	mov	r7, r0
  404072:	4688      	mov	r8, r1
  404074:	f000 812c 	beq.w	4042d0 <_dtoa_r+0xe08>
  404078:	4e7d      	ldr	r6, [pc, #500]	; (404270 <_dtoa_r+0xda8>)
  40407a:	f04f 0a02 	mov.w	sl, #2
  40407e:	07eb      	lsls	r3, r5, #31
  404080:	d509      	bpl.n	404096 <_dtoa_r+0xbce>
  404082:	4638      	mov	r0, r7
  404084:	4641      	mov	r1, r8
  404086:	e9d6 2300 	ldrd	r2, r3, [r6]
  40408a:	f001 fd1b 	bl	405ac4 <__aeabi_dmul>
  40408e:	f10a 0a01 	add.w	sl, sl, #1
  404092:	4607      	mov	r7, r0
  404094:	4688      	mov	r8, r1
  404096:	106d      	asrs	r5, r5, #1
  404098:	f106 0608 	add.w	r6, r6, #8
  40409c:	d1ef      	bne.n	40407e <_dtoa_r+0xbb6>
  40409e:	e608      	b.n	403cb2 <_dtoa_r+0x7ea>
  4040a0:	6871      	ldr	r1, [r6, #4]
  4040a2:	4620      	mov	r0, r4
  4040a4:	f000 fd12 	bl	404acc <_Balloc>
  4040a8:	6933      	ldr	r3, [r6, #16]
  4040aa:	3302      	adds	r3, #2
  4040ac:	009a      	lsls	r2, r3, #2
  4040ae:	4605      	mov	r5, r0
  4040b0:	f106 010c 	add.w	r1, r6, #12
  4040b4:	300c      	adds	r0, #12
  4040b6:	f000 fc63 	bl	404980 <memcpy>
  4040ba:	4629      	mov	r1, r5
  4040bc:	2201      	movs	r2, #1
  4040be:	4620      	mov	r0, r4
  4040c0:	f000 feb0 	bl	404e24 <__lshift>
  4040c4:	9006      	str	r0, [sp, #24]
  4040c6:	e4b5      	b.n	403a34 <_dtoa_r+0x56c>
  4040c8:	2b39      	cmp	r3, #57	; 0x39
  4040ca:	f8cd b018 	str.w	fp, [sp, #24]
  4040ce:	46d0      	mov	r8, sl
  4040d0:	f000 80a5 	beq.w	40421e <_dtoa_r+0xd56>
  4040d4:	f103 0a01 	add.w	sl, r3, #1
  4040d8:	46b3      	mov	fp, r6
  4040da:	f887 a000 	strb.w	sl, [r7]
  4040de:	1c7d      	adds	r5, r7, #1
  4040e0:	9e06      	ldr	r6, [sp, #24]
  4040e2:	e571      	b.n	403bc8 <_dtoa_r+0x700>
  4040e4:	465a      	mov	r2, fp
  4040e6:	46d0      	mov	r8, sl
  4040e8:	46b3      	mov	fp, r6
  4040ea:	469a      	mov	sl, r3
  4040ec:	4616      	mov	r6, r2
  4040ee:	e54f      	b.n	403b90 <_dtoa_r+0x6c8>
  4040f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040f2:	495e      	ldr	r1, [pc, #376]	; (40426c <_dtoa_r+0xda4>)
  4040f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4040f8:	462a      	mov	r2, r5
  4040fa:	4633      	mov	r3, r6
  4040fc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404100:	f001 fce0 	bl	405ac4 <__aeabi_dmul>
  404104:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404108:	4638      	mov	r0, r7
  40410a:	4641      	mov	r1, r8
  40410c:	f001 ff8a 	bl	406024 <__aeabi_d2iz>
  404110:	4605      	mov	r5, r0
  404112:	f7fd fe05 	bl	401d20 <__aeabi_i2d>
  404116:	460b      	mov	r3, r1
  404118:	4602      	mov	r2, r0
  40411a:	4641      	mov	r1, r8
  40411c:	4638      	mov	r0, r7
  40411e:	f7fd fcb1 	bl	401a84 <__aeabi_dsub>
  404122:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404124:	460f      	mov	r7, r1
  404126:	9904      	ldr	r1, [sp, #16]
  404128:	3530      	adds	r5, #48	; 0x30
  40412a:	2b01      	cmp	r3, #1
  40412c:	700d      	strb	r5, [r1, #0]
  40412e:	4606      	mov	r6, r0
  404130:	f101 0501 	add.w	r5, r1, #1
  404134:	d026      	beq.n	404184 <_dtoa_r+0xcbc>
  404136:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404138:	9a04      	ldr	r2, [sp, #16]
  40413a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404278 <_dtoa_r+0xdb0>
  40413e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404142:	4413      	add	r3, r2
  404144:	f04f 0a00 	mov.w	sl, #0
  404148:	4699      	mov	r9, r3
  40414a:	4652      	mov	r2, sl
  40414c:	465b      	mov	r3, fp
  40414e:	4630      	mov	r0, r6
  404150:	4639      	mov	r1, r7
  404152:	f001 fcb7 	bl	405ac4 <__aeabi_dmul>
  404156:	460f      	mov	r7, r1
  404158:	4606      	mov	r6, r0
  40415a:	f001 ff63 	bl	406024 <__aeabi_d2iz>
  40415e:	4680      	mov	r8, r0
  404160:	f7fd fdde 	bl	401d20 <__aeabi_i2d>
  404164:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404168:	4602      	mov	r2, r0
  40416a:	460b      	mov	r3, r1
  40416c:	4630      	mov	r0, r6
  40416e:	4639      	mov	r1, r7
  404170:	f7fd fc88 	bl	401a84 <__aeabi_dsub>
  404174:	f805 8b01 	strb.w	r8, [r5], #1
  404178:	454d      	cmp	r5, r9
  40417a:	4606      	mov	r6, r0
  40417c:	460f      	mov	r7, r1
  40417e:	d1e4      	bne.n	40414a <_dtoa_r+0xc82>
  404180:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404184:	4b3b      	ldr	r3, [pc, #236]	; (404274 <_dtoa_r+0xdac>)
  404186:	2200      	movs	r2, #0
  404188:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40418c:	f7fd fc7c 	bl	401a88 <__adddf3>
  404190:	4632      	mov	r2, r6
  404192:	463b      	mov	r3, r7
  404194:	f001 ff08 	bl	405fa8 <__aeabi_dcmplt>
  404198:	2800      	cmp	r0, #0
  40419a:	d046      	beq.n	40422a <_dtoa_r+0xd62>
  40419c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40419e:	9302      	str	r3, [sp, #8]
  4041a0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4041a4:	f7ff bb43 	b.w	40382e <_dtoa_r+0x366>
  4041a8:	f04f 0800 	mov.w	r8, #0
  4041ac:	4646      	mov	r6, r8
  4041ae:	e6a9      	b.n	403f04 <_dtoa_r+0xa3c>
  4041b0:	9b08      	ldr	r3, [sp, #32]
  4041b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041b4:	1a9d      	subs	r5, r3, r2
  4041b6:	2300      	movs	r3, #0
  4041b8:	f7ff bb71 	b.w	40389e <_dtoa_r+0x3d6>
  4041bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4041be:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4041c0:	9d08      	ldr	r5, [sp, #32]
  4041c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041c6:	f7ff bb6a 	b.w	40389e <_dtoa_r+0x3d6>
  4041ca:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4041ce:	f04f 0a02 	mov.w	sl, #2
  4041d2:	e56e      	b.n	403cb2 <_dtoa_r+0x7ea>
  4041d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041d6:	2b00      	cmp	r3, #0
  4041d8:	f43f aeb8 	beq.w	403f4c <_dtoa_r+0xa84>
  4041dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041de:	2b00      	cmp	r3, #0
  4041e0:	f77f aede 	ble.w	403fa0 <_dtoa_r+0xad8>
  4041e4:	2200      	movs	r2, #0
  4041e6:	4b24      	ldr	r3, [pc, #144]	; (404278 <_dtoa_r+0xdb0>)
  4041e8:	4638      	mov	r0, r7
  4041ea:	4641      	mov	r1, r8
  4041ec:	f001 fc6a 	bl	405ac4 <__aeabi_dmul>
  4041f0:	4607      	mov	r7, r0
  4041f2:	4688      	mov	r8, r1
  4041f4:	f10a 0001 	add.w	r0, sl, #1
  4041f8:	f7fd fd92 	bl	401d20 <__aeabi_i2d>
  4041fc:	463a      	mov	r2, r7
  4041fe:	4643      	mov	r3, r8
  404200:	f001 fc60 	bl	405ac4 <__aeabi_dmul>
  404204:	2200      	movs	r2, #0
  404206:	4b17      	ldr	r3, [pc, #92]	; (404264 <_dtoa_r+0xd9c>)
  404208:	f7fd fc3e 	bl	401a88 <__adddf3>
  40420c:	9a02      	ldr	r2, [sp, #8]
  40420e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404210:	9312      	str	r3, [sp, #72]	; 0x48
  404212:	3a01      	subs	r2, #1
  404214:	4605      	mov	r5, r0
  404216:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40421a:	9215      	str	r2, [sp, #84]	; 0x54
  40421c:	e56a      	b.n	403cf4 <_dtoa_r+0x82c>
  40421e:	2239      	movs	r2, #57	; 0x39
  404220:	46b3      	mov	fp, r6
  404222:	703a      	strb	r2, [r7, #0]
  404224:	9e06      	ldr	r6, [sp, #24]
  404226:	1c7d      	adds	r5, r7, #1
  404228:	e4c0      	b.n	403bac <_dtoa_r+0x6e4>
  40422a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40422e:	2000      	movs	r0, #0
  404230:	4910      	ldr	r1, [pc, #64]	; (404274 <_dtoa_r+0xdac>)
  404232:	f7fd fc27 	bl	401a84 <__aeabi_dsub>
  404236:	4632      	mov	r2, r6
  404238:	463b      	mov	r3, r7
  40423a:	f001 fed3 	bl	405fe4 <__aeabi_dcmpgt>
  40423e:	b908      	cbnz	r0, 404244 <_dtoa_r+0xd7c>
  404240:	e6ae      	b.n	403fa0 <_dtoa_r+0xad8>
  404242:	4615      	mov	r5, r2
  404244:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404248:	2b30      	cmp	r3, #48	; 0x30
  40424a:	f105 32ff 	add.w	r2, r5, #4294967295
  40424e:	d0f8      	beq.n	404242 <_dtoa_r+0xd7a>
  404250:	e5d7      	b.n	403e02 <_dtoa_r+0x93a>
  404252:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404256:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404258:	9302      	str	r3, [sp, #8]
  40425a:	f7ff bae8 	b.w	40382e <_dtoa_r+0x366>
  40425e:	970c      	str	r7, [sp, #48]	; 0x30
  404260:	f7ff bba5 	b.w	4039ae <_dtoa_r+0x4e6>
  404264:	401c0000 	.word	0x401c0000
  404268:	40140000 	.word	0x40140000
  40426c:	00406e80 	.word	0x00406e80
  404270:	00406e58 	.word	0x00406e58
  404274:	3fe00000 	.word	0x3fe00000
  404278:	40240000 	.word	0x40240000
  40427c:	2b39      	cmp	r3, #57	; 0x39
  40427e:	f8cd b018 	str.w	fp, [sp, #24]
  404282:	46d0      	mov	r8, sl
  404284:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404288:	469a      	mov	sl, r3
  40428a:	d0c8      	beq.n	40421e <_dtoa_r+0xd56>
  40428c:	f1bb 0f00 	cmp.w	fp, #0
  404290:	f73f aebf 	bgt.w	404012 <_dtoa_r+0xb4a>
  404294:	e6bf      	b.n	404016 <_dtoa_r+0xb4e>
  404296:	f47f aebe 	bne.w	404016 <_dtoa_r+0xb4e>
  40429a:	f01a 0f01 	tst.w	sl, #1
  40429e:	f43f aeba 	beq.w	404016 <_dtoa_r+0xb4e>
  4042a2:	e6b2      	b.n	40400a <_dtoa_r+0xb42>
  4042a4:	f04f 0800 	mov.w	r8, #0
  4042a8:	4646      	mov	r6, r8
  4042aa:	e5e9      	b.n	403e80 <_dtoa_r+0x9b8>
  4042ac:	4631      	mov	r1, r6
  4042ae:	2300      	movs	r3, #0
  4042b0:	220a      	movs	r2, #10
  4042b2:	4620      	mov	r0, r4
  4042b4:	f000 fc3a 	bl	404b2c <__multadd>
  4042b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042ba:	2b00      	cmp	r3, #0
  4042bc:	4606      	mov	r6, r0
  4042be:	dd0a      	ble.n	4042d6 <_dtoa_r+0xe0e>
  4042c0:	930a      	str	r3, [sp, #40]	; 0x28
  4042c2:	f7ff bbaa 	b.w	403a1a <_dtoa_r+0x552>
  4042c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042c8:	2b02      	cmp	r3, #2
  4042ca:	dc23      	bgt.n	404314 <_dtoa_r+0xe4c>
  4042cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042ce:	e43b      	b.n	403b48 <_dtoa_r+0x680>
  4042d0:	f04f 0a02 	mov.w	sl, #2
  4042d4:	e4ed      	b.n	403cb2 <_dtoa_r+0x7ea>
  4042d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042d8:	2b02      	cmp	r3, #2
  4042da:	dc1b      	bgt.n	404314 <_dtoa_r+0xe4c>
  4042dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042de:	e7ef      	b.n	4042c0 <_dtoa_r+0xdf8>
  4042e0:	2500      	movs	r5, #0
  4042e2:	6465      	str	r5, [r4, #68]	; 0x44
  4042e4:	4629      	mov	r1, r5
  4042e6:	4620      	mov	r0, r4
  4042e8:	f000 fbf0 	bl	404acc <_Balloc>
  4042ec:	f04f 33ff 	mov.w	r3, #4294967295
  4042f0:	930a      	str	r3, [sp, #40]	; 0x28
  4042f2:	930f      	str	r3, [sp, #60]	; 0x3c
  4042f4:	2301      	movs	r3, #1
  4042f6:	9004      	str	r0, [sp, #16]
  4042f8:	9525      	str	r5, [sp, #148]	; 0x94
  4042fa:	6420      	str	r0, [r4, #64]	; 0x40
  4042fc:	930b      	str	r3, [sp, #44]	; 0x2c
  4042fe:	f7ff b9dd 	b.w	4036bc <_dtoa_r+0x1f4>
  404302:	2501      	movs	r5, #1
  404304:	f7ff b9a5 	b.w	403652 <_dtoa_r+0x18a>
  404308:	f43f ab69 	beq.w	4039de <_dtoa_r+0x516>
  40430c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404310:	f7ff bbf9 	b.w	403b06 <_dtoa_r+0x63e>
  404314:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404316:	930a      	str	r3, [sp, #40]	; 0x28
  404318:	e5e5      	b.n	403ee6 <_dtoa_r+0xa1e>
  40431a:	bf00      	nop

0040431c <__libc_fini_array>:
  40431c:	b538      	push	{r3, r4, r5, lr}
  40431e:	4c0a      	ldr	r4, [pc, #40]	; (404348 <__libc_fini_array+0x2c>)
  404320:	4d0a      	ldr	r5, [pc, #40]	; (40434c <__libc_fini_array+0x30>)
  404322:	1b64      	subs	r4, r4, r5
  404324:	10a4      	asrs	r4, r4, #2
  404326:	d00a      	beq.n	40433e <__libc_fini_array+0x22>
  404328:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40432c:	3b01      	subs	r3, #1
  40432e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404332:	3c01      	subs	r4, #1
  404334:	f855 3904 	ldr.w	r3, [r5], #-4
  404338:	4798      	blx	r3
  40433a:	2c00      	cmp	r4, #0
  40433c:	d1f9      	bne.n	404332 <__libc_fini_array+0x16>
  40433e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404342:	f002 be9b 	b.w	40707c <_fini>
  404346:	bf00      	nop
  404348:	0040708c 	.word	0x0040708c
  40434c:	00407088 	.word	0x00407088

00404350 <_localeconv_r>:
  404350:	4a04      	ldr	r2, [pc, #16]	; (404364 <_localeconv_r+0x14>)
  404352:	4b05      	ldr	r3, [pc, #20]	; (404368 <_localeconv_r+0x18>)
  404354:	6812      	ldr	r2, [r2, #0]
  404356:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404358:	2800      	cmp	r0, #0
  40435a:	bf08      	it	eq
  40435c:	4618      	moveq	r0, r3
  40435e:	30f0      	adds	r0, #240	; 0xf0
  404360:	4770      	bx	lr
  404362:	bf00      	nop
  404364:	20400024 	.word	0x20400024
  404368:	20400864 	.word	0x20400864

0040436c <__retarget_lock_acquire_recursive>:
  40436c:	4770      	bx	lr
  40436e:	bf00      	nop

00404370 <__retarget_lock_release_recursive>:
  404370:	4770      	bx	lr
  404372:	bf00      	nop

00404374 <_malloc_r>:
  404374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404378:	f101 060b 	add.w	r6, r1, #11
  40437c:	2e16      	cmp	r6, #22
  40437e:	b083      	sub	sp, #12
  404380:	4605      	mov	r5, r0
  404382:	f240 809e 	bls.w	4044c2 <_malloc_r+0x14e>
  404386:	f036 0607 	bics.w	r6, r6, #7
  40438a:	f100 80bd 	bmi.w	404508 <_malloc_r+0x194>
  40438e:	42b1      	cmp	r1, r6
  404390:	f200 80ba 	bhi.w	404508 <_malloc_r+0x194>
  404394:	f000 fb8e 	bl	404ab4 <__malloc_lock>
  404398:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40439c:	f0c0 8293 	bcc.w	4048c6 <_malloc_r+0x552>
  4043a0:	0a73      	lsrs	r3, r6, #9
  4043a2:	f000 80b8 	beq.w	404516 <_malloc_r+0x1a2>
  4043a6:	2b04      	cmp	r3, #4
  4043a8:	f200 8179 	bhi.w	40469e <_malloc_r+0x32a>
  4043ac:	09b3      	lsrs	r3, r6, #6
  4043ae:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4043b2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4043b6:	00c3      	lsls	r3, r0, #3
  4043b8:	4fbf      	ldr	r7, [pc, #764]	; (4046b8 <_malloc_r+0x344>)
  4043ba:	443b      	add	r3, r7
  4043bc:	f1a3 0108 	sub.w	r1, r3, #8
  4043c0:	685c      	ldr	r4, [r3, #4]
  4043c2:	42a1      	cmp	r1, r4
  4043c4:	d106      	bne.n	4043d4 <_malloc_r+0x60>
  4043c6:	e00c      	b.n	4043e2 <_malloc_r+0x6e>
  4043c8:	2a00      	cmp	r2, #0
  4043ca:	f280 80aa 	bge.w	404522 <_malloc_r+0x1ae>
  4043ce:	68e4      	ldr	r4, [r4, #12]
  4043d0:	42a1      	cmp	r1, r4
  4043d2:	d006      	beq.n	4043e2 <_malloc_r+0x6e>
  4043d4:	6863      	ldr	r3, [r4, #4]
  4043d6:	f023 0303 	bic.w	r3, r3, #3
  4043da:	1b9a      	subs	r2, r3, r6
  4043dc:	2a0f      	cmp	r2, #15
  4043de:	ddf3      	ble.n	4043c8 <_malloc_r+0x54>
  4043e0:	4670      	mov	r0, lr
  4043e2:	693c      	ldr	r4, [r7, #16]
  4043e4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4046cc <_malloc_r+0x358>
  4043e8:	4574      	cmp	r4, lr
  4043ea:	f000 81ab 	beq.w	404744 <_malloc_r+0x3d0>
  4043ee:	6863      	ldr	r3, [r4, #4]
  4043f0:	f023 0303 	bic.w	r3, r3, #3
  4043f4:	1b9a      	subs	r2, r3, r6
  4043f6:	2a0f      	cmp	r2, #15
  4043f8:	f300 8190 	bgt.w	40471c <_malloc_r+0x3a8>
  4043fc:	2a00      	cmp	r2, #0
  4043fe:	f8c7 e014 	str.w	lr, [r7, #20]
  404402:	f8c7 e010 	str.w	lr, [r7, #16]
  404406:	f280 809d 	bge.w	404544 <_malloc_r+0x1d0>
  40440a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40440e:	f080 8161 	bcs.w	4046d4 <_malloc_r+0x360>
  404412:	08db      	lsrs	r3, r3, #3
  404414:	f103 0c01 	add.w	ip, r3, #1
  404418:	1099      	asrs	r1, r3, #2
  40441a:	687a      	ldr	r2, [r7, #4]
  40441c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404420:	f8c4 8008 	str.w	r8, [r4, #8]
  404424:	2301      	movs	r3, #1
  404426:	408b      	lsls	r3, r1
  404428:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40442c:	4313      	orrs	r3, r2
  40442e:	3908      	subs	r1, #8
  404430:	60e1      	str	r1, [r4, #12]
  404432:	607b      	str	r3, [r7, #4]
  404434:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404438:	f8c8 400c 	str.w	r4, [r8, #12]
  40443c:	1082      	asrs	r2, r0, #2
  40443e:	2401      	movs	r4, #1
  404440:	4094      	lsls	r4, r2
  404442:	429c      	cmp	r4, r3
  404444:	f200 808b 	bhi.w	40455e <_malloc_r+0x1ea>
  404448:	421c      	tst	r4, r3
  40444a:	d106      	bne.n	40445a <_malloc_r+0xe6>
  40444c:	f020 0003 	bic.w	r0, r0, #3
  404450:	0064      	lsls	r4, r4, #1
  404452:	421c      	tst	r4, r3
  404454:	f100 0004 	add.w	r0, r0, #4
  404458:	d0fa      	beq.n	404450 <_malloc_r+0xdc>
  40445a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40445e:	46cc      	mov	ip, r9
  404460:	4680      	mov	r8, r0
  404462:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404466:	459c      	cmp	ip, r3
  404468:	d107      	bne.n	40447a <_malloc_r+0x106>
  40446a:	e16d      	b.n	404748 <_malloc_r+0x3d4>
  40446c:	2a00      	cmp	r2, #0
  40446e:	f280 817b 	bge.w	404768 <_malloc_r+0x3f4>
  404472:	68db      	ldr	r3, [r3, #12]
  404474:	459c      	cmp	ip, r3
  404476:	f000 8167 	beq.w	404748 <_malloc_r+0x3d4>
  40447a:	6859      	ldr	r1, [r3, #4]
  40447c:	f021 0103 	bic.w	r1, r1, #3
  404480:	1b8a      	subs	r2, r1, r6
  404482:	2a0f      	cmp	r2, #15
  404484:	ddf2      	ble.n	40446c <_malloc_r+0xf8>
  404486:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40448a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40448e:	9300      	str	r3, [sp, #0]
  404490:	199c      	adds	r4, r3, r6
  404492:	4628      	mov	r0, r5
  404494:	f046 0601 	orr.w	r6, r6, #1
  404498:	f042 0501 	orr.w	r5, r2, #1
  40449c:	605e      	str	r6, [r3, #4]
  40449e:	f8c8 c00c 	str.w	ip, [r8, #12]
  4044a2:	f8cc 8008 	str.w	r8, [ip, #8]
  4044a6:	617c      	str	r4, [r7, #20]
  4044a8:	613c      	str	r4, [r7, #16]
  4044aa:	f8c4 e00c 	str.w	lr, [r4, #12]
  4044ae:	f8c4 e008 	str.w	lr, [r4, #8]
  4044b2:	6065      	str	r5, [r4, #4]
  4044b4:	505a      	str	r2, [r3, r1]
  4044b6:	f000 fb03 	bl	404ac0 <__malloc_unlock>
  4044ba:	9b00      	ldr	r3, [sp, #0]
  4044bc:	f103 0408 	add.w	r4, r3, #8
  4044c0:	e01e      	b.n	404500 <_malloc_r+0x18c>
  4044c2:	2910      	cmp	r1, #16
  4044c4:	d820      	bhi.n	404508 <_malloc_r+0x194>
  4044c6:	f000 faf5 	bl	404ab4 <__malloc_lock>
  4044ca:	2610      	movs	r6, #16
  4044cc:	2318      	movs	r3, #24
  4044ce:	2002      	movs	r0, #2
  4044d0:	4f79      	ldr	r7, [pc, #484]	; (4046b8 <_malloc_r+0x344>)
  4044d2:	443b      	add	r3, r7
  4044d4:	f1a3 0208 	sub.w	r2, r3, #8
  4044d8:	685c      	ldr	r4, [r3, #4]
  4044da:	4294      	cmp	r4, r2
  4044dc:	f000 813d 	beq.w	40475a <_malloc_r+0x3e6>
  4044e0:	6863      	ldr	r3, [r4, #4]
  4044e2:	68e1      	ldr	r1, [r4, #12]
  4044e4:	68a6      	ldr	r6, [r4, #8]
  4044e6:	f023 0303 	bic.w	r3, r3, #3
  4044ea:	4423      	add	r3, r4
  4044ec:	4628      	mov	r0, r5
  4044ee:	685a      	ldr	r2, [r3, #4]
  4044f0:	60f1      	str	r1, [r6, #12]
  4044f2:	f042 0201 	orr.w	r2, r2, #1
  4044f6:	608e      	str	r6, [r1, #8]
  4044f8:	605a      	str	r2, [r3, #4]
  4044fa:	f000 fae1 	bl	404ac0 <__malloc_unlock>
  4044fe:	3408      	adds	r4, #8
  404500:	4620      	mov	r0, r4
  404502:	b003      	add	sp, #12
  404504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404508:	2400      	movs	r4, #0
  40450a:	230c      	movs	r3, #12
  40450c:	4620      	mov	r0, r4
  40450e:	602b      	str	r3, [r5, #0]
  404510:	b003      	add	sp, #12
  404512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404516:	2040      	movs	r0, #64	; 0x40
  404518:	f44f 7300 	mov.w	r3, #512	; 0x200
  40451c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404520:	e74a      	b.n	4043b8 <_malloc_r+0x44>
  404522:	4423      	add	r3, r4
  404524:	68e1      	ldr	r1, [r4, #12]
  404526:	685a      	ldr	r2, [r3, #4]
  404528:	68a6      	ldr	r6, [r4, #8]
  40452a:	f042 0201 	orr.w	r2, r2, #1
  40452e:	60f1      	str	r1, [r6, #12]
  404530:	4628      	mov	r0, r5
  404532:	608e      	str	r6, [r1, #8]
  404534:	605a      	str	r2, [r3, #4]
  404536:	f000 fac3 	bl	404ac0 <__malloc_unlock>
  40453a:	3408      	adds	r4, #8
  40453c:	4620      	mov	r0, r4
  40453e:	b003      	add	sp, #12
  404540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404544:	4423      	add	r3, r4
  404546:	4628      	mov	r0, r5
  404548:	685a      	ldr	r2, [r3, #4]
  40454a:	f042 0201 	orr.w	r2, r2, #1
  40454e:	605a      	str	r2, [r3, #4]
  404550:	f000 fab6 	bl	404ac0 <__malloc_unlock>
  404554:	3408      	adds	r4, #8
  404556:	4620      	mov	r0, r4
  404558:	b003      	add	sp, #12
  40455a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40455e:	68bc      	ldr	r4, [r7, #8]
  404560:	6863      	ldr	r3, [r4, #4]
  404562:	f023 0803 	bic.w	r8, r3, #3
  404566:	45b0      	cmp	r8, r6
  404568:	d304      	bcc.n	404574 <_malloc_r+0x200>
  40456a:	eba8 0306 	sub.w	r3, r8, r6
  40456e:	2b0f      	cmp	r3, #15
  404570:	f300 8085 	bgt.w	40467e <_malloc_r+0x30a>
  404574:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4046d0 <_malloc_r+0x35c>
  404578:	4b50      	ldr	r3, [pc, #320]	; (4046bc <_malloc_r+0x348>)
  40457a:	f8d9 2000 	ldr.w	r2, [r9]
  40457e:	681b      	ldr	r3, [r3, #0]
  404580:	3201      	adds	r2, #1
  404582:	4433      	add	r3, r6
  404584:	eb04 0a08 	add.w	sl, r4, r8
  404588:	f000 8155 	beq.w	404836 <_malloc_r+0x4c2>
  40458c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404590:	330f      	adds	r3, #15
  404592:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404596:	f02b 0b0f 	bic.w	fp, fp, #15
  40459a:	4659      	mov	r1, fp
  40459c:	4628      	mov	r0, r5
  40459e:	f000 fd8f 	bl	4050c0 <_sbrk_r>
  4045a2:	1c41      	adds	r1, r0, #1
  4045a4:	4602      	mov	r2, r0
  4045a6:	f000 80fc 	beq.w	4047a2 <_malloc_r+0x42e>
  4045aa:	4582      	cmp	sl, r0
  4045ac:	f200 80f7 	bhi.w	40479e <_malloc_r+0x42a>
  4045b0:	4b43      	ldr	r3, [pc, #268]	; (4046c0 <_malloc_r+0x34c>)
  4045b2:	6819      	ldr	r1, [r3, #0]
  4045b4:	4459      	add	r1, fp
  4045b6:	6019      	str	r1, [r3, #0]
  4045b8:	f000 814d 	beq.w	404856 <_malloc_r+0x4e2>
  4045bc:	f8d9 0000 	ldr.w	r0, [r9]
  4045c0:	3001      	adds	r0, #1
  4045c2:	bf1b      	ittet	ne
  4045c4:	eba2 0a0a 	subne.w	sl, r2, sl
  4045c8:	4451      	addne	r1, sl
  4045ca:	f8c9 2000 	streq.w	r2, [r9]
  4045ce:	6019      	strne	r1, [r3, #0]
  4045d0:	f012 0107 	ands.w	r1, r2, #7
  4045d4:	f000 8115 	beq.w	404802 <_malloc_r+0x48e>
  4045d8:	f1c1 0008 	rsb	r0, r1, #8
  4045dc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4045e0:	4402      	add	r2, r0
  4045e2:	3108      	adds	r1, #8
  4045e4:	eb02 090b 	add.w	r9, r2, fp
  4045e8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4045ec:	eba1 0909 	sub.w	r9, r1, r9
  4045f0:	4649      	mov	r1, r9
  4045f2:	4628      	mov	r0, r5
  4045f4:	9301      	str	r3, [sp, #4]
  4045f6:	9200      	str	r2, [sp, #0]
  4045f8:	f000 fd62 	bl	4050c0 <_sbrk_r>
  4045fc:	1c43      	adds	r3, r0, #1
  4045fe:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404602:	f000 8143 	beq.w	40488c <_malloc_r+0x518>
  404606:	1a80      	subs	r0, r0, r2
  404608:	4448      	add	r0, r9
  40460a:	f040 0001 	orr.w	r0, r0, #1
  40460e:	6819      	ldr	r1, [r3, #0]
  404610:	60ba      	str	r2, [r7, #8]
  404612:	4449      	add	r1, r9
  404614:	42bc      	cmp	r4, r7
  404616:	6050      	str	r0, [r2, #4]
  404618:	6019      	str	r1, [r3, #0]
  40461a:	d017      	beq.n	40464c <_malloc_r+0x2d8>
  40461c:	f1b8 0f0f 	cmp.w	r8, #15
  404620:	f240 80fb 	bls.w	40481a <_malloc_r+0x4a6>
  404624:	6860      	ldr	r0, [r4, #4]
  404626:	f1a8 020c 	sub.w	r2, r8, #12
  40462a:	f022 0207 	bic.w	r2, r2, #7
  40462e:	eb04 0e02 	add.w	lr, r4, r2
  404632:	f000 0001 	and.w	r0, r0, #1
  404636:	f04f 0c05 	mov.w	ip, #5
  40463a:	4310      	orrs	r0, r2
  40463c:	2a0f      	cmp	r2, #15
  40463e:	6060      	str	r0, [r4, #4]
  404640:	f8ce c004 	str.w	ip, [lr, #4]
  404644:	f8ce c008 	str.w	ip, [lr, #8]
  404648:	f200 8117 	bhi.w	40487a <_malloc_r+0x506>
  40464c:	4b1d      	ldr	r3, [pc, #116]	; (4046c4 <_malloc_r+0x350>)
  40464e:	68bc      	ldr	r4, [r7, #8]
  404650:	681a      	ldr	r2, [r3, #0]
  404652:	4291      	cmp	r1, r2
  404654:	bf88      	it	hi
  404656:	6019      	strhi	r1, [r3, #0]
  404658:	4b1b      	ldr	r3, [pc, #108]	; (4046c8 <_malloc_r+0x354>)
  40465a:	681a      	ldr	r2, [r3, #0]
  40465c:	4291      	cmp	r1, r2
  40465e:	6862      	ldr	r2, [r4, #4]
  404660:	bf88      	it	hi
  404662:	6019      	strhi	r1, [r3, #0]
  404664:	f022 0203 	bic.w	r2, r2, #3
  404668:	4296      	cmp	r6, r2
  40466a:	eba2 0306 	sub.w	r3, r2, r6
  40466e:	d801      	bhi.n	404674 <_malloc_r+0x300>
  404670:	2b0f      	cmp	r3, #15
  404672:	dc04      	bgt.n	40467e <_malloc_r+0x30a>
  404674:	4628      	mov	r0, r5
  404676:	f000 fa23 	bl	404ac0 <__malloc_unlock>
  40467a:	2400      	movs	r4, #0
  40467c:	e740      	b.n	404500 <_malloc_r+0x18c>
  40467e:	19a2      	adds	r2, r4, r6
  404680:	f043 0301 	orr.w	r3, r3, #1
  404684:	f046 0601 	orr.w	r6, r6, #1
  404688:	6066      	str	r6, [r4, #4]
  40468a:	4628      	mov	r0, r5
  40468c:	60ba      	str	r2, [r7, #8]
  40468e:	6053      	str	r3, [r2, #4]
  404690:	f000 fa16 	bl	404ac0 <__malloc_unlock>
  404694:	3408      	adds	r4, #8
  404696:	4620      	mov	r0, r4
  404698:	b003      	add	sp, #12
  40469a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40469e:	2b14      	cmp	r3, #20
  4046a0:	d971      	bls.n	404786 <_malloc_r+0x412>
  4046a2:	2b54      	cmp	r3, #84	; 0x54
  4046a4:	f200 80a3 	bhi.w	4047ee <_malloc_r+0x47a>
  4046a8:	0b33      	lsrs	r3, r6, #12
  4046aa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4046ae:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4046b2:	00c3      	lsls	r3, r0, #3
  4046b4:	e680      	b.n	4043b8 <_malloc_r+0x44>
  4046b6:	bf00      	nop
  4046b8:	20400454 	.word	0x20400454
  4046bc:	20400cc0 	.word	0x20400cc0
  4046c0:	20400c90 	.word	0x20400c90
  4046c4:	20400cb8 	.word	0x20400cb8
  4046c8:	20400cbc 	.word	0x20400cbc
  4046cc:	2040045c 	.word	0x2040045c
  4046d0:	2040085c 	.word	0x2040085c
  4046d4:	0a5a      	lsrs	r2, r3, #9
  4046d6:	2a04      	cmp	r2, #4
  4046d8:	d95b      	bls.n	404792 <_malloc_r+0x41e>
  4046da:	2a14      	cmp	r2, #20
  4046dc:	f200 80ae 	bhi.w	40483c <_malloc_r+0x4c8>
  4046e0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4046e4:	00c9      	lsls	r1, r1, #3
  4046e6:	325b      	adds	r2, #91	; 0x5b
  4046e8:	eb07 0c01 	add.w	ip, r7, r1
  4046ec:	5879      	ldr	r1, [r7, r1]
  4046ee:	f1ac 0c08 	sub.w	ip, ip, #8
  4046f2:	458c      	cmp	ip, r1
  4046f4:	f000 8088 	beq.w	404808 <_malloc_r+0x494>
  4046f8:	684a      	ldr	r2, [r1, #4]
  4046fa:	f022 0203 	bic.w	r2, r2, #3
  4046fe:	4293      	cmp	r3, r2
  404700:	d273      	bcs.n	4047ea <_malloc_r+0x476>
  404702:	6889      	ldr	r1, [r1, #8]
  404704:	458c      	cmp	ip, r1
  404706:	d1f7      	bne.n	4046f8 <_malloc_r+0x384>
  404708:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40470c:	687b      	ldr	r3, [r7, #4]
  40470e:	60e2      	str	r2, [r4, #12]
  404710:	f8c4 c008 	str.w	ip, [r4, #8]
  404714:	6094      	str	r4, [r2, #8]
  404716:	f8cc 400c 	str.w	r4, [ip, #12]
  40471a:	e68f      	b.n	40443c <_malloc_r+0xc8>
  40471c:	19a1      	adds	r1, r4, r6
  40471e:	f046 0c01 	orr.w	ip, r6, #1
  404722:	f042 0601 	orr.w	r6, r2, #1
  404726:	f8c4 c004 	str.w	ip, [r4, #4]
  40472a:	4628      	mov	r0, r5
  40472c:	6179      	str	r1, [r7, #20]
  40472e:	6139      	str	r1, [r7, #16]
  404730:	f8c1 e00c 	str.w	lr, [r1, #12]
  404734:	f8c1 e008 	str.w	lr, [r1, #8]
  404738:	604e      	str	r6, [r1, #4]
  40473a:	50e2      	str	r2, [r4, r3]
  40473c:	f000 f9c0 	bl	404ac0 <__malloc_unlock>
  404740:	3408      	adds	r4, #8
  404742:	e6dd      	b.n	404500 <_malloc_r+0x18c>
  404744:	687b      	ldr	r3, [r7, #4]
  404746:	e679      	b.n	40443c <_malloc_r+0xc8>
  404748:	f108 0801 	add.w	r8, r8, #1
  40474c:	f018 0f03 	tst.w	r8, #3
  404750:	f10c 0c08 	add.w	ip, ip, #8
  404754:	f47f ae85 	bne.w	404462 <_malloc_r+0xee>
  404758:	e02d      	b.n	4047b6 <_malloc_r+0x442>
  40475a:	68dc      	ldr	r4, [r3, #12]
  40475c:	42a3      	cmp	r3, r4
  40475e:	bf08      	it	eq
  404760:	3002      	addeq	r0, #2
  404762:	f43f ae3e 	beq.w	4043e2 <_malloc_r+0x6e>
  404766:	e6bb      	b.n	4044e0 <_malloc_r+0x16c>
  404768:	4419      	add	r1, r3
  40476a:	461c      	mov	r4, r3
  40476c:	684a      	ldr	r2, [r1, #4]
  40476e:	68db      	ldr	r3, [r3, #12]
  404770:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404774:	f042 0201 	orr.w	r2, r2, #1
  404778:	604a      	str	r2, [r1, #4]
  40477a:	4628      	mov	r0, r5
  40477c:	60f3      	str	r3, [r6, #12]
  40477e:	609e      	str	r6, [r3, #8]
  404780:	f000 f99e 	bl	404ac0 <__malloc_unlock>
  404784:	e6bc      	b.n	404500 <_malloc_r+0x18c>
  404786:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40478a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40478e:	00c3      	lsls	r3, r0, #3
  404790:	e612      	b.n	4043b8 <_malloc_r+0x44>
  404792:	099a      	lsrs	r2, r3, #6
  404794:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404798:	00c9      	lsls	r1, r1, #3
  40479a:	3238      	adds	r2, #56	; 0x38
  40479c:	e7a4      	b.n	4046e8 <_malloc_r+0x374>
  40479e:	42bc      	cmp	r4, r7
  4047a0:	d054      	beq.n	40484c <_malloc_r+0x4d8>
  4047a2:	68bc      	ldr	r4, [r7, #8]
  4047a4:	6862      	ldr	r2, [r4, #4]
  4047a6:	f022 0203 	bic.w	r2, r2, #3
  4047aa:	e75d      	b.n	404668 <_malloc_r+0x2f4>
  4047ac:	f859 3908 	ldr.w	r3, [r9], #-8
  4047b0:	4599      	cmp	r9, r3
  4047b2:	f040 8086 	bne.w	4048c2 <_malloc_r+0x54e>
  4047b6:	f010 0f03 	tst.w	r0, #3
  4047ba:	f100 30ff 	add.w	r0, r0, #4294967295
  4047be:	d1f5      	bne.n	4047ac <_malloc_r+0x438>
  4047c0:	687b      	ldr	r3, [r7, #4]
  4047c2:	ea23 0304 	bic.w	r3, r3, r4
  4047c6:	607b      	str	r3, [r7, #4]
  4047c8:	0064      	lsls	r4, r4, #1
  4047ca:	429c      	cmp	r4, r3
  4047cc:	f63f aec7 	bhi.w	40455e <_malloc_r+0x1ea>
  4047d0:	2c00      	cmp	r4, #0
  4047d2:	f43f aec4 	beq.w	40455e <_malloc_r+0x1ea>
  4047d6:	421c      	tst	r4, r3
  4047d8:	4640      	mov	r0, r8
  4047da:	f47f ae3e 	bne.w	40445a <_malloc_r+0xe6>
  4047de:	0064      	lsls	r4, r4, #1
  4047e0:	421c      	tst	r4, r3
  4047e2:	f100 0004 	add.w	r0, r0, #4
  4047e6:	d0fa      	beq.n	4047de <_malloc_r+0x46a>
  4047e8:	e637      	b.n	40445a <_malloc_r+0xe6>
  4047ea:	468c      	mov	ip, r1
  4047ec:	e78c      	b.n	404708 <_malloc_r+0x394>
  4047ee:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4047f2:	d815      	bhi.n	404820 <_malloc_r+0x4ac>
  4047f4:	0bf3      	lsrs	r3, r6, #15
  4047f6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4047fa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4047fe:	00c3      	lsls	r3, r0, #3
  404800:	e5da      	b.n	4043b8 <_malloc_r+0x44>
  404802:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404806:	e6ed      	b.n	4045e4 <_malloc_r+0x270>
  404808:	687b      	ldr	r3, [r7, #4]
  40480a:	1092      	asrs	r2, r2, #2
  40480c:	2101      	movs	r1, #1
  40480e:	fa01 f202 	lsl.w	r2, r1, r2
  404812:	4313      	orrs	r3, r2
  404814:	607b      	str	r3, [r7, #4]
  404816:	4662      	mov	r2, ip
  404818:	e779      	b.n	40470e <_malloc_r+0x39a>
  40481a:	2301      	movs	r3, #1
  40481c:	6053      	str	r3, [r2, #4]
  40481e:	e729      	b.n	404674 <_malloc_r+0x300>
  404820:	f240 5254 	movw	r2, #1364	; 0x554
  404824:	4293      	cmp	r3, r2
  404826:	d822      	bhi.n	40486e <_malloc_r+0x4fa>
  404828:	0cb3      	lsrs	r3, r6, #18
  40482a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40482e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404832:	00c3      	lsls	r3, r0, #3
  404834:	e5c0      	b.n	4043b8 <_malloc_r+0x44>
  404836:	f103 0b10 	add.w	fp, r3, #16
  40483a:	e6ae      	b.n	40459a <_malloc_r+0x226>
  40483c:	2a54      	cmp	r2, #84	; 0x54
  40483e:	d829      	bhi.n	404894 <_malloc_r+0x520>
  404840:	0b1a      	lsrs	r2, r3, #12
  404842:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404846:	00c9      	lsls	r1, r1, #3
  404848:	326e      	adds	r2, #110	; 0x6e
  40484a:	e74d      	b.n	4046e8 <_malloc_r+0x374>
  40484c:	4b20      	ldr	r3, [pc, #128]	; (4048d0 <_malloc_r+0x55c>)
  40484e:	6819      	ldr	r1, [r3, #0]
  404850:	4459      	add	r1, fp
  404852:	6019      	str	r1, [r3, #0]
  404854:	e6b2      	b.n	4045bc <_malloc_r+0x248>
  404856:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40485a:	2800      	cmp	r0, #0
  40485c:	f47f aeae 	bne.w	4045bc <_malloc_r+0x248>
  404860:	eb08 030b 	add.w	r3, r8, fp
  404864:	68ba      	ldr	r2, [r7, #8]
  404866:	f043 0301 	orr.w	r3, r3, #1
  40486a:	6053      	str	r3, [r2, #4]
  40486c:	e6ee      	b.n	40464c <_malloc_r+0x2d8>
  40486e:	207f      	movs	r0, #127	; 0x7f
  404870:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404874:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404878:	e59e      	b.n	4043b8 <_malloc_r+0x44>
  40487a:	f104 0108 	add.w	r1, r4, #8
  40487e:	4628      	mov	r0, r5
  404880:	9300      	str	r3, [sp, #0]
  404882:	f000 fe0b 	bl	40549c <_free_r>
  404886:	9b00      	ldr	r3, [sp, #0]
  404888:	6819      	ldr	r1, [r3, #0]
  40488a:	e6df      	b.n	40464c <_malloc_r+0x2d8>
  40488c:	2001      	movs	r0, #1
  40488e:	f04f 0900 	mov.w	r9, #0
  404892:	e6bc      	b.n	40460e <_malloc_r+0x29a>
  404894:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404898:	d805      	bhi.n	4048a6 <_malloc_r+0x532>
  40489a:	0bda      	lsrs	r2, r3, #15
  40489c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4048a0:	00c9      	lsls	r1, r1, #3
  4048a2:	3277      	adds	r2, #119	; 0x77
  4048a4:	e720      	b.n	4046e8 <_malloc_r+0x374>
  4048a6:	f240 5154 	movw	r1, #1364	; 0x554
  4048aa:	428a      	cmp	r2, r1
  4048ac:	d805      	bhi.n	4048ba <_malloc_r+0x546>
  4048ae:	0c9a      	lsrs	r2, r3, #18
  4048b0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4048b4:	00c9      	lsls	r1, r1, #3
  4048b6:	327c      	adds	r2, #124	; 0x7c
  4048b8:	e716      	b.n	4046e8 <_malloc_r+0x374>
  4048ba:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4048be:	227e      	movs	r2, #126	; 0x7e
  4048c0:	e712      	b.n	4046e8 <_malloc_r+0x374>
  4048c2:	687b      	ldr	r3, [r7, #4]
  4048c4:	e780      	b.n	4047c8 <_malloc_r+0x454>
  4048c6:	08f0      	lsrs	r0, r6, #3
  4048c8:	f106 0308 	add.w	r3, r6, #8
  4048cc:	e600      	b.n	4044d0 <_malloc_r+0x15c>
  4048ce:	bf00      	nop
  4048d0:	20400c90 	.word	0x20400c90
	...

004048e0 <memchr>:
  4048e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4048e4:	2a10      	cmp	r2, #16
  4048e6:	db2b      	blt.n	404940 <memchr+0x60>
  4048e8:	f010 0f07 	tst.w	r0, #7
  4048ec:	d008      	beq.n	404900 <memchr+0x20>
  4048ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4048f2:	3a01      	subs	r2, #1
  4048f4:	428b      	cmp	r3, r1
  4048f6:	d02d      	beq.n	404954 <memchr+0x74>
  4048f8:	f010 0f07 	tst.w	r0, #7
  4048fc:	b342      	cbz	r2, 404950 <memchr+0x70>
  4048fe:	d1f6      	bne.n	4048ee <memchr+0xe>
  404900:	b4f0      	push	{r4, r5, r6, r7}
  404902:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404906:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40490a:	f022 0407 	bic.w	r4, r2, #7
  40490e:	f07f 0700 	mvns.w	r7, #0
  404912:	2300      	movs	r3, #0
  404914:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404918:	3c08      	subs	r4, #8
  40491a:	ea85 0501 	eor.w	r5, r5, r1
  40491e:	ea86 0601 	eor.w	r6, r6, r1
  404922:	fa85 f547 	uadd8	r5, r5, r7
  404926:	faa3 f587 	sel	r5, r3, r7
  40492a:	fa86 f647 	uadd8	r6, r6, r7
  40492e:	faa5 f687 	sel	r6, r5, r7
  404932:	b98e      	cbnz	r6, 404958 <memchr+0x78>
  404934:	d1ee      	bne.n	404914 <memchr+0x34>
  404936:	bcf0      	pop	{r4, r5, r6, r7}
  404938:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40493c:	f002 0207 	and.w	r2, r2, #7
  404940:	b132      	cbz	r2, 404950 <memchr+0x70>
  404942:	f810 3b01 	ldrb.w	r3, [r0], #1
  404946:	3a01      	subs	r2, #1
  404948:	ea83 0301 	eor.w	r3, r3, r1
  40494c:	b113      	cbz	r3, 404954 <memchr+0x74>
  40494e:	d1f8      	bne.n	404942 <memchr+0x62>
  404950:	2000      	movs	r0, #0
  404952:	4770      	bx	lr
  404954:	3801      	subs	r0, #1
  404956:	4770      	bx	lr
  404958:	2d00      	cmp	r5, #0
  40495a:	bf06      	itte	eq
  40495c:	4635      	moveq	r5, r6
  40495e:	3803      	subeq	r0, #3
  404960:	3807      	subne	r0, #7
  404962:	f015 0f01 	tst.w	r5, #1
  404966:	d107      	bne.n	404978 <memchr+0x98>
  404968:	3001      	adds	r0, #1
  40496a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40496e:	bf02      	ittt	eq
  404970:	3001      	addeq	r0, #1
  404972:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404976:	3001      	addeq	r0, #1
  404978:	bcf0      	pop	{r4, r5, r6, r7}
  40497a:	3801      	subs	r0, #1
  40497c:	4770      	bx	lr
  40497e:	bf00      	nop

00404980 <memcpy>:
  404980:	4684      	mov	ip, r0
  404982:	ea41 0300 	orr.w	r3, r1, r0
  404986:	f013 0303 	ands.w	r3, r3, #3
  40498a:	d16d      	bne.n	404a68 <memcpy+0xe8>
  40498c:	3a40      	subs	r2, #64	; 0x40
  40498e:	d341      	bcc.n	404a14 <memcpy+0x94>
  404990:	f851 3b04 	ldr.w	r3, [r1], #4
  404994:	f840 3b04 	str.w	r3, [r0], #4
  404998:	f851 3b04 	ldr.w	r3, [r1], #4
  40499c:	f840 3b04 	str.w	r3, [r0], #4
  4049a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049a4:	f840 3b04 	str.w	r3, [r0], #4
  4049a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ac:	f840 3b04 	str.w	r3, [r0], #4
  4049b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049b4:	f840 3b04 	str.w	r3, [r0], #4
  4049b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049bc:	f840 3b04 	str.w	r3, [r0], #4
  4049c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c4:	f840 3b04 	str.w	r3, [r0], #4
  4049c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049cc:	f840 3b04 	str.w	r3, [r0], #4
  4049d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d4:	f840 3b04 	str.w	r3, [r0], #4
  4049d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049dc:	f840 3b04 	str.w	r3, [r0], #4
  4049e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e4:	f840 3b04 	str.w	r3, [r0], #4
  4049e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ec:	f840 3b04 	str.w	r3, [r0], #4
  4049f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049f4:	f840 3b04 	str.w	r3, [r0], #4
  4049f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049fc:	f840 3b04 	str.w	r3, [r0], #4
  404a00:	f851 3b04 	ldr.w	r3, [r1], #4
  404a04:	f840 3b04 	str.w	r3, [r0], #4
  404a08:	f851 3b04 	ldr.w	r3, [r1], #4
  404a0c:	f840 3b04 	str.w	r3, [r0], #4
  404a10:	3a40      	subs	r2, #64	; 0x40
  404a12:	d2bd      	bcs.n	404990 <memcpy+0x10>
  404a14:	3230      	adds	r2, #48	; 0x30
  404a16:	d311      	bcc.n	404a3c <memcpy+0xbc>
  404a18:	f851 3b04 	ldr.w	r3, [r1], #4
  404a1c:	f840 3b04 	str.w	r3, [r0], #4
  404a20:	f851 3b04 	ldr.w	r3, [r1], #4
  404a24:	f840 3b04 	str.w	r3, [r0], #4
  404a28:	f851 3b04 	ldr.w	r3, [r1], #4
  404a2c:	f840 3b04 	str.w	r3, [r0], #4
  404a30:	f851 3b04 	ldr.w	r3, [r1], #4
  404a34:	f840 3b04 	str.w	r3, [r0], #4
  404a38:	3a10      	subs	r2, #16
  404a3a:	d2ed      	bcs.n	404a18 <memcpy+0x98>
  404a3c:	320c      	adds	r2, #12
  404a3e:	d305      	bcc.n	404a4c <memcpy+0xcc>
  404a40:	f851 3b04 	ldr.w	r3, [r1], #4
  404a44:	f840 3b04 	str.w	r3, [r0], #4
  404a48:	3a04      	subs	r2, #4
  404a4a:	d2f9      	bcs.n	404a40 <memcpy+0xc0>
  404a4c:	3204      	adds	r2, #4
  404a4e:	d008      	beq.n	404a62 <memcpy+0xe2>
  404a50:	07d2      	lsls	r2, r2, #31
  404a52:	bf1c      	itt	ne
  404a54:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a58:	f800 3b01 	strbne.w	r3, [r0], #1
  404a5c:	d301      	bcc.n	404a62 <memcpy+0xe2>
  404a5e:	880b      	ldrh	r3, [r1, #0]
  404a60:	8003      	strh	r3, [r0, #0]
  404a62:	4660      	mov	r0, ip
  404a64:	4770      	bx	lr
  404a66:	bf00      	nop
  404a68:	2a08      	cmp	r2, #8
  404a6a:	d313      	bcc.n	404a94 <memcpy+0x114>
  404a6c:	078b      	lsls	r3, r1, #30
  404a6e:	d08d      	beq.n	40498c <memcpy+0xc>
  404a70:	f010 0303 	ands.w	r3, r0, #3
  404a74:	d08a      	beq.n	40498c <memcpy+0xc>
  404a76:	f1c3 0304 	rsb	r3, r3, #4
  404a7a:	1ad2      	subs	r2, r2, r3
  404a7c:	07db      	lsls	r3, r3, #31
  404a7e:	bf1c      	itt	ne
  404a80:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a84:	f800 3b01 	strbne.w	r3, [r0], #1
  404a88:	d380      	bcc.n	40498c <memcpy+0xc>
  404a8a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404a8e:	f820 3b02 	strh.w	r3, [r0], #2
  404a92:	e77b      	b.n	40498c <memcpy+0xc>
  404a94:	3a04      	subs	r2, #4
  404a96:	d3d9      	bcc.n	404a4c <memcpy+0xcc>
  404a98:	3a01      	subs	r2, #1
  404a9a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404a9e:	f800 3b01 	strb.w	r3, [r0], #1
  404aa2:	d2f9      	bcs.n	404a98 <memcpy+0x118>
  404aa4:	780b      	ldrb	r3, [r1, #0]
  404aa6:	7003      	strb	r3, [r0, #0]
  404aa8:	784b      	ldrb	r3, [r1, #1]
  404aaa:	7043      	strb	r3, [r0, #1]
  404aac:	788b      	ldrb	r3, [r1, #2]
  404aae:	7083      	strb	r3, [r0, #2]
  404ab0:	4660      	mov	r0, ip
  404ab2:	4770      	bx	lr

00404ab4 <__malloc_lock>:
  404ab4:	4801      	ldr	r0, [pc, #4]	; (404abc <__malloc_lock+0x8>)
  404ab6:	f7ff bc59 	b.w	40436c <__retarget_lock_acquire_recursive>
  404aba:	bf00      	nop
  404abc:	20400cd8 	.word	0x20400cd8

00404ac0 <__malloc_unlock>:
  404ac0:	4801      	ldr	r0, [pc, #4]	; (404ac8 <__malloc_unlock+0x8>)
  404ac2:	f7ff bc55 	b.w	404370 <__retarget_lock_release_recursive>
  404ac6:	bf00      	nop
  404ac8:	20400cd8 	.word	0x20400cd8

00404acc <_Balloc>:
  404acc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404ace:	b570      	push	{r4, r5, r6, lr}
  404ad0:	4605      	mov	r5, r0
  404ad2:	460c      	mov	r4, r1
  404ad4:	b14b      	cbz	r3, 404aea <_Balloc+0x1e>
  404ad6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404ada:	b180      	cbz	r0, 404afe <_Balloc+0x32>
  404adc:	6802      	ldr	r2, [r0, #0]
  404ade:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404ae2:	2300      	movs	r3, #0
  404ae4:	6103      	str	r3, [r0, #16]
  404ae6:	60c3      	str	r3, [r0, #12]
  404ae8:	bd70      	pop	{r4, r5, r6, pc}
  404aea:	2221      	movs	r2, #33	; 0x21
  404aec:	2104      	movs	r1, #4
  404aee:	f000 fc55 	bl	40539c <_calloc_r>
  404af2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404af4:	4603      	mov	r3, r0
  404af6:	2800      	cmp	r0, #0
  404af8:	d1ed      	bne.n	404ad6 <_Balloc+0xa>
  404afa:	2000      	movs	r0, #0
  404afc:	bd70      	pop	{r4, r5, r6, pc}
  404afe:	2101      	movs	r1, #1
  404b00:	fa01 f604 	lsl.w	r6, r1, r4
  404b04:	1d72      	adds	r2, r6, #5
  404b06:	4628      	mov	r0, r5
  404b08:	0092      	lsls	r2, r2, #2
  404b0a:	f000 fc47 	bl	40539c <_calloc_r>
  404b0e:	2800      	cmp	r0, #0
  404b10:	d0f3      	beq.n	404afa <_Balloc+0x2e>
  404b12:	6044      	str	r4, [r0, #4]
  404b14:	6086      	str	r6, [r0, #8]
  404b16:	e7e4      	b.n	404ae2 <_Balloc+0x16>

00404b18 <_Bfree>:
  404b18:	b131      	cbz	r1, 404b28 <_Bfree+0x10>
  404b1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404b1c:	684a      	ldr	r2, [r1, #4]
  404b1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404b22:	6008      	str	r0, [r1, #0]
  404b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404b28:	4770      	bx	lr
  404b2a:	bf00      	nop

00404b2c <__multadd>:
  404b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b2e:	690c      	ldr	r4, [r1, #16]
  404b30:	b083      	sub	sp, #12
  404b32:	460d      	mov	r5, r1
  404b34:	4606      	mov	r6, r0
  404b36:	f101 0e14 	add.w	lr, r1, #20
  404b3a:	2700      	movs	r7, #0
  404b3c:	f8de 0000 	ldr.w	r0, [lr]
  404b40:	b281      	uxth	r1, r0
  404b42:	fb02 3301 	mla	r3, r2, r1, r3
  404b46:	0c01      	lsrs	r1, r0, #16
  404b48:	0c18      	lsrs	r0, r3, #16
  404b4a:	fb02 0101 	mla	r1, r2, r1, r0
  404b4e:	b29b      	uxth	r3, r3
  404b50:	3701      	adds	r7, #1
  404b52:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404b56:	42bc      	cmp	r4, r7
  404b58:	f84e 3b04 	str.w	r3, [lr], #4
  404b5c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404b60:	dcec      	bgt.n	404b3c <__multadd+0x10>
  404b62:	b13b      	cbz	r3, 404b74 <__multadd+0x48>
  404b64:	68aa      	ldr	r2, [r5, #8]
  404b66:	4294      	cmp	r4, r2
  404b68:	da07      	bge.n	404b7a <__multadd+0x4e>
  404b6a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404b6e:	3401      	adds	r4, #1
  404b70:	6153      	str	r3, [r2, #20]
  404b72:	612c      	str	r4, [r5, #16]
  404b74:	4628      	mov	r0, r5
  404b76:	b003      	add	sp, #12
  404b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b7a:	6869      	ldr	r1, [r5, #4]
  404b7c:	9301      	str	r3, [sp, #4]
  404b7e:	3101      	adds	r1, #1
  404b80:	4630      	mov	r0, r6
  404b82:	f7ff ffa3 	bl	404acc <_Balloc>
  404b86:	692a      	ldr	r2, [r5, #16]
  404b88:	3202      	adds	r2, #2
  404b8a:	f105 010c 	add.w	r1, r5, #12
  404b8e:	4607      	mov	r7, r0
  404b90:	0092      	lsls	r2, r2, #2
  404b92:	300c      	adds	r0, #12
  404b94:	f7ff fef4 	bl	404980 <memcpy>
  404b98:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404b9a:	6869      	ldr	r1, [r5, #4]
  404b9c:	9b01      	ldr	r3, [sp, #4]
  404b9e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404ba2:	6028      	str	r0, [r5, #0]
  404ba4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404ba8:	463d      	mov	r5, r7
  404baa:	e7de      	b.n	404b6a <__multadd+0x3e>

00404bac <__hi0bits>:
  404bac:	0c02      	lsrs	r2, r0, #16
  404bae:	0412      	lsls	r2, r2, #16
  404bb0:	4603      	mov	r3, r0
  404bb2:	b9b2      	cbnz	r2, 404be2 <__hi0bits+0x36>
  404bb4:	0403      	lsls	r3, r0, #16
  404bb6:	2010      	movs	r0, #16
  404bb8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404bbc:	bf04      	itt	eq
  404bbe:	021b      	lsleq	r3, r3, #8
  404bc0:	3008      	addeq	r0, #8
  404bc2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404bc6:	bf04      	itt	eq
  404bc8:	011b      	lsleq	r3, r3, #4
  404bca:	3004      	addeq	r0, #4
  404bcc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404bd0:	bf04      	itt	eq
  404bd2:	009b      	lsleq	r3, r3, #2
  404bd4:	3002      	addeq	r0, #2
  404bd6:	2b00      	cmp	r3, #0
  404bd8:	db02      	blt.n	404be0 <__hi0bits+0x34>
  404bda:	005b      	lsls	r3, r3, #1
  404bdc:	d403      	bmi.n	404be6 <__hi0bits+0x3a>
  404bde:	2020      	movs	r0, #32
  404be0:	4770      	bx	lr
  404be2:	2000      	movs	r0, #0
  404be4:	e7e8      	b.n	404bb8 <__hi0bits+0xc>
  404be6:	3001      	adds	r0, #1
  404be8:	4770      	bx	lr
  404bea:	bf00      	nop

00404bec <__lo0bits>:
  404bec:	6803      	ldr	r3, [r0, #0]
  404bee:	f013 0207 	ands.w	r2, r3, #7
  404bf2:	4601      	mov	r1, r0
  404bf4:	d007      	beq.n	404c06 <__lo0bits+0x1a>
  404bf6:	07da      	lsls	r2, r3, #31
  404bf8:	d421      	bmi.n	404c3e <__lo0bits+0x52>
  404bfa:	0798      	lsls	r0, r3, #30
  404bfc:	d421      	bmi.n	404c42 <__lo0bits+0x56>
  404bfe:	089b      	lsrs	r3, r3, #2
  404c00:	600b      	str	r3, [r1, #0]
  404c02:	2002      	movs	r0, #2
  404c04:	4770      	bx	lr
  404c06:	b298      	uxth	r0, r3
  404c08:	b198      	cbz	r0, 404c32 <__lo0bits+0x46>
  404c0a:	4610      	mov	r0, r2
  404c0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404c10:	bf04      	itt	eq
  404c12:	0a1b      	lsreq	r3, r3, #8
  404c14:	3008      	addeq	r0, #8
  404c16:	071a      	lsls	r2, r3, #28
  404c18:	bf04      	itt	eq
  404c1a:	091b      	lsreq	r3, r3, #4
  404c1c:	3004      	addeq	r0, #4
  404c1e:	079a      	lsls	r2, r3, #30
  404c20:	bf04      	itt	eq
  404c22:	089b      	lsreq	r3, r3, #2
  404c24:	3002      	addeq	r0, #2
  404c26:	07da      	lsls	r2, r3, #31
  404c28:	d407      	bmi.n	404c3a <__lo0bits+0x4e>
  404c2a:	085b      	lsrs	r3, r3, #1
  404c2c:	d104      	bne.n	404c38 <__lo0bits+0x4c>
  404c2e:	2020      	movs	r0, #32
  404c30:	4770      	bx	lr
  404c32:	0c1b      	lsrs	r3, r3, #16
  404c34:	2010      	movs	r0, #16
  404c36:	e7e9      	b.n	404c0c <__lo0bits+0x20>
  404c38:	3001      	adds	r0, #1
  404c3a:	600b      	str	r3, [r1, #0]
  404c3c:	4770      	bx	lr
  404c3e:	2000      	movs	r0, #0
  404c40:	4770      	bx	lr
  404c42:	085b      	lsrs	r3, r3, #1
  404c44:	600b      	str	r3, [r1, #0]
  404c46:	2001      	movs	r0, #1
  404c48:	4770      	bx	lr
  404c4a:	bf00      	nop

00404c4c <__i2b>:
  404c4c:	b510      	push	{r4, lr}
  404c4e:	460c      	mov	r4, r1
  404c50:	2101      	movs	r1, #1
  404c52:	f7ff ff3b 	bl	404acc <_Balloc>
  404c56:	2201      	movs	r2, #1
  404c58:	6144      	str	r4, [r0, #20]
  404c5a:	6102      	str	r2, [r0, #16]
  404c5c:	bd10      	pop	{r4, pc}
  404c5e:	bf00      	nop

00404c60 <__multiply>:
  404c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c64:	690c      	ldr	r4, [r1, #16]
  404c66:	6915      	ldr	r5, [r2, #16]
  404c68:	42ac      	cmp	r4, r5
  404c6a:	b083      	sub	sp, #12
  404c6c:	468b      	mov	fp, r1
  404c6e:	4616      	mov	r6, r2
  404c70:	da04      	bge.n	404c7c <__multiply+0x1c>
  404c72:	4622      	mov	r2, r4
  404c74:	46b3      	mov	fp, r6
  404c76:	462c      	mov	r4, r5
  404c78:	460e      	mov	r6, r1
  404c7a:	4615      	mov	r5, r2
  404c7c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404c80:	f8db 1004 	ldr.w	r1, [fp, #4]
  404c84:	eb04 0805 	add.w	r8, r4, r5
  404c88:	4598      	cmp	r8, r3
  404c8a:	bfc8      	it	gt
  404c8c:	3101      	addgt	r1, #1
  404c8e:	f7ff ff1d 	bl	404acc <_Balloc>
  404c92:	f100 0914 	add.w	r9, r0, #20
  404c96:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404c9a:	45d1      	cmp	r9, sl
  404c9c:	9000      	str	r0, [sp, #0]
  404c9e:	d205      	bcs.n	404cac <__multiply+0x4c>
  404ca0:	464b      	mov	r3, r9
  404ca2:	2100      	movs	r1, #0
  404ca4:	f843 1b04 	str.w	r1, [r3], #4
  404ca8:	459a      	cmp	sl, r3
  404caa:	d8fb      	bhi.n	404ca4 <__multiply+0x44>
  404cac:	f106 0c14 	add.w	ip, r6, #20
  404cb0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404cb4:	f10b 0b14 	add.w	fp, fp, #20
  404cb8:	459c      	cmp	ip, r3
  404cba:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404cbe:	d24c      	bcs.n	404d5a <__multiply+0xfa>
  404cc0:	f8cd a004 	str.w	sl, [sp, #4]
  404cc4:	469a      	mov	sl, r3
  404cc6:	f8dc 5000 	ldr.w	r5, [ip]
  404cca:	b2af      	uxth	r7, r5
  404ccc:	b1ef      	cbz	r7, 404d0a <__multiply+0xaa>
  404cce:	2100      	movs	r1, #0
  404cd0:	464d      	mov	r5, r9
  404cd2:	465e      	mov	r6, fp
  404cd4:	460c      	mov	r4, r1
  404cd6:	f856 2b04 	ldr.w	r2, [r6], #4
  404cda:	6828      	ldr	r0, [r5, #0]
  404cdc:	b293      	uxth	r3, r2
  404cde:	b281      	uxth	r1, r0
  404ce0:	fb07 1303 	mla	r3, r7, r3, r1
  404ce4:	0c12      	lsrs	r2, r2, #16
  404ce6:	0c01      	lsrs	r1, r0, #16
  404ce8:	4423      	add	r3, r4
  404cea:	fb07 1102 	mla	r1, r7, r2, r1
  404cee:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404cf2:	b29b      	uxth	r3, r3
  404cf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404cf8:	45b6      	cmp	lr, r6
  404cfa:	f845 3b04 	str.w	r3, [r5], #4
  404cfe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404d02:	d8e8      	bhi.n	404cd6 <__multiply+0x76>
  404d04:	602c      	str	r4, [r5, #0]
  404d06:	f8dc 5000 	ldr.w	r5, [ip]
  404d0a:	0c2d      	lsrs	r5, r5, #16
  404d0c:	d01d      	beq.n	404d4a <__multiply+0xea>
  404d0e:	f8d9 3000 	ldr.w	r3, [r9]
  404d12:	4648      	mov	r0, r9
  404d14:	461c      	mov	r4, r3
  404d16:	4659      	mov	r1, fp
  404d18:	2200      	movs	r2, #0
  404d1a:	880e      	ldrh	r6, [r1, #0]
  404d1c:	0c24      	lsrs	r4, r4, #16
  404d1e:	fb05 4406 	mla	r4, r5, r6, r4
  404d22:	4422      	add	r2, r4
  404d24:	b29b      	uxth	r3, r3
  404d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404d2a:	f840 3b04 	str.w	r3, [r0], #4
  404d2e:	f851 3b04 	ldr.w	r3, [r1], #4
  404d32:	6804      	ldr	r4, [r0, #0]
  404d34:	0c1b      	lsrs	r3, r3, #16
  404d36:	b2a6      	uxth	r6, r4
  404d38:	fb05 6303 	mla	r3, r5, r3, r6
  404d3c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404d40:	458e      	cmp	lr, r1
  404d42:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404d46:	d8e8      	bhi.n	404d1a <__multiply+0xba>
  404d48:	6003      	str	r3, [r0, #0]
  404d4a:	f10c 0c04 	add.w	ip, ip, #4
  404d4e:	45e2      	cmp	sl, ip
  404d50:	f109 0904 	add.w	r9, r9, #4
  404d54:	d8b7      	bhi.n	404cc6 <__multiply+0x66>
  404d56:	f8dd a004 	ldr.w	sl, [sp, #4]
  404d5a:	f1b8 0f00 	cmp.w	r8, #0
  404d5e:	dd0b      	ble.n	404d78 <__multiply+0x118>
  404d60:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404d64:	f1aa 0a04 	sub.w	sl, sl, #4
  404d68:	b11b      	cbz	r3, 404d72 <__multiply+0x112>
  404d6a:	e005      	b.n	404d78 <__multiply+0x118>
  404d6c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404d70:	b913      	cbnz	r3, 404d78 <__multiply+0x118>
  404d72:	f1b8 0801 	subs.w	r8, r8, #1
  404d76:	d1f9      	bne.n	404d6c <__multiply+0x10c>
  404d78:	9800      	ldr	r0, [sp, #0]
  404d7a:	f8c0 8010 	str.w	r8, [r0, #16]
  404d7e:	b003      	add	sp, #12
  404d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404d84 <__pow5mult>:
  404d84:	f012 0303 	ands.w	r3, r2, #3
  404d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d8c:	4614      	mov	r4, r2
  404d8e:	4607      	mov	r7, r0
  404d90:	d12e      	bne.n	404df0 <__pow5mult+0x6c>
  404d92:	460d      	mov	r5, r1
  404d94:	10a4      	asrs	r4, r4, #2
  404d96:	d01c      	beq.n	404dd2 <__pow5mult+0x4e>
  404d98:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404d9a:	b396      	cbz	r6, 404e02 <__pow5mult+0x7e>
  404d9c:	07e3      	lsls	r3, r4, #31
  404d9e:	f04f 0800 	mov.w	r8, #0
  404da2:	d406      	bmi.n	404db2 <__pow5mult+0x2e>
  404da4:	1064      	asrs	r4, r4, #1
  404da6:	d014      	beq.n	404dd2 <__pow5mult+0x4e>
  404da8:	6830      	ldr	r0, [r6, #0]
  404daa:	b1a8      	cbz	r0, 404dd8 <__pow5mult+0x54>
  404dac:	4606      	mov	r6, r0
  404dae:	07e3      	lsls	r3, r4, #31
  404db0:	d5f8      	bpl.n	404da4 <__pow5mult+0x20>
  404db2:	4632      	mov	r2, r6
  404db4:	4629      	mov	r1, r5
  404db6:	4638      	mov	r0, r7
  404db8:	f7ff ff52 	bl	404c60 <__multiply>
  404dbc:	b1b5      	cbz	r5, 404dec <__pow5mult+0x68>
  404dbe:	686a      	ldr	r2, [r5, #4]
  404dc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404dc2:	1064      	asrs	r4, r4, #1
  404dc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404dc8:	6029      	str	r1, [r5, #0]
  404dca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404dce:	4605      	mov	r5, r0
  404dd0:	d1ea      	bne.n	404da8 <__pow5mult+0x24>
  404dd2:	4628      	mov	r0, r5
  404dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dd8:	4632      	mov	r2, r6
  404dda:	4631      	mov	r1, r6
  404ddc:	4638      	mov	r0, r7
  404dde:	f7ff ff3f 	bl	404c60 <__multiply>
  404de2:	6030      	str	r0, [r6, #0]
  404de4:	f8c0 8000 	str.w	r8, [r0]
  404de8:	4606      	mov	r6, r0
  404dea:	e7e0      	b.n	404dae <__pow5mult+0x2a>
  404dec:	4605      	mov	r5, r0
  404dee:	e7d9      	b.n	404da4 <__pow5mult+0x20>
  404df0:	1e5a      	subs	r2, r3, #1
  404df2:	4d0b      	ldr	r5, [pc, #44]	; (404e20 <__pow5mult+0x9c>)
  404df4:	2300      	movs	r3, #0
  404df6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404dfa:	f7ff fe97 	bl	404b2c <__multadd>
  404dfe:	4605      	mov	r5, r0
  404e00:	e7c8      	b.n	404d94 <__pow5mult+0x10>
  404e02:	2101      	movs	r1, #1
  404e04:	4638      	mov	r0, r7
  404e06:	f7ff fe61 	bl	404acc <_Balloc>
  404e0a:	f240 2171 	movw	r1, #625	; 0x271
  404e0e:	2201      	movs	r2, #1
  404e10:	2300      	movs	r3, #0
  404e12:	6141      	str	r1, [r0, #20]
  404e14:	6102      	str	r2, [r0, #16]
  404e16:	4606      	mov	r6, r0
  404e18:	64b8      	str	r0, [r7, #72]	; 0x48
  404e1a:	6003      	str	r3, [r0, #0]
  404e1c:	e7be      	b.n	404d9c <__pow5mult+0x18>
  404e1e:	bf00      	nop
  404e20:	00406f48 	.word	0x00406f48

00404e24 <__lshift>:
  404e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e28:	4691      	mov	r9, r2
  404e2a:	690a      	ldr	r2, [r1, #16]
  404e2c:	688b      	ldr	r3, [r1, #8]
  404e2e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404e32:	eb04 0802 	add.w	r8, r4, r2
  404e36:	f108 0501 	add.w	r5, r8, #1
  404e3a:	429d      	cmp	r5, r3
  404e3c:	460e      	mov	r6, r1
  404e3e:	4607      	mov	r7, r0
  404e40:	6849      	ldr	r1, [r1, #4]
  404e42:	dd04      	ble.n	404e4e <__lshift+0x2a>
  404e44:	005b      	lsls	r3, r3, #1
  404e46:	429d      	cmp	r5, r3
  404e48:	f101 0101 	add.w	r1, r1, #1
  404e4c:	dcfa      	bgt.n	404e44 <__lshift+0x20>
  404e4e:	4638      	mov	r0, r7
  404e50:	f7ff fe3c 	bl	404acc <_Balloc>
  404e54:	2c00      	cmp	r4, #0
  404e56:	f100 0314 	add.w	r3, r0, #20
  404e5a:	dd06      	ble.n	404e6a <__lshift+0x46>
  404e5c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404e60:	2100      	movs	r1, #0
  404e62:	f843 1b04 	str.w	r1, [r3], #4
  404e66:	429a      	cmp	r2, r3
  404e68:	d1fb      	bne.n	404e62 <__lshift+0x3e>
  404e6a:	6934      	ldr	r4, [r6, #16]
  404e6c:	f106 0114 	add.w	r1, r6, #20
  404e70:	f019 091f 	ands.w	r9, r9, #31
  404e74:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404e78:	d01d      	beq.n	404eb6 <__lshift+0x92>
  404e7a:	f1c9 0c20 	rsb	ip, r9, #32
  404e7e:	2200      	movs	r2, #0
  404e80:	680c      	ldr	r4, [r1, #0]
  404e82:	fa04 f409 	lsl.w	r4, r4, r9
  404e86:	4314      	orrs	r4, r2
  404e88:	f843 4b04 	str.w	r4, [r3], #4
  404e8c:	f851 2b04 	ldr.w	r2, [r1], #4
  404e90:	458e      	cmp	lr, r1
  404e92:	fa22 f20c 	lsr.w	r2, r2, ip
  404e96:	d8f3      	bhi.n	404e80 <__lshift+0x5c>
  404e98:	601a      	str	r2, [r3, #0]
  404e9a:	b10a      	cbz	r2, 404ea0 <__lshift+0x7c>
  404e9c:	f108 0502 	add.w	r5, r8, #2
  404ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404ea2:	6872      	ldr	r2, [r6, #4]
  404ea4:	3d01      	subs	r5, #1
  404ea6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404eaa:	6105      	str	r5, [r0, #16]
  404eac:	6031      	str	r1, [r6, #0]
  404eae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404eb6:	3b04      	subs	r3, #4
  404eb8:	f851 2b04 	ldr.w	r2, [r1], #4
  404ebc:	f843 2f04 	str.w	r2, [r3, #4]!
  404ec0:	458e      	cmp	lr, r1
  404ec2:	d8f9      	bhi.n	404eb8 <__lshift+0x94>
  404ec4:	e7ec      	b.n	404ea0 <__lshift+0x7c>
  404ec6:	bf00      	nop

00404ec8 <__mcmp>:
  404ec8:	b430      	push	{r4, r5}
  404eca:	690b      	ldr	r3, [r1, #16]
  404ecc:	4605      	mov	r5, r0
  404ece:	6900      	ldr	r0, [r0, #16]
  404ed0:	1ac0      	subs	r0, r0, r3
  404ed2:	d10f      	bne.n	404ef4 <__mcmp+0x2c>
  404ed4:	009b      	lsls	r3, r3, #2
  404ed6:	3514      	adds	r5, #20
  404ed8:	3114      	adds	r1, #20
  404eda:	4419      	add	r1, r3
  404edc:	442b      	add	r3, r5
  404ede:	e001      	b.n	404ee4 <__mcmp+0x1c>
  404ee0:	429d      	cmp	r5, r3
  404ee2:	d207      	bcs.n	404ef4 <__mcmp+0x2c>
  404ee4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404ee8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404eec:	4294      	cmp	r4, r2
  404eee:	d0f7      	beq.n	404ee0 <__mcmp+0x18>
  404ef0:	d302      	bcc.n	404ef8 <__mcmp+0x30>
  404ef2:	2001      	movs	r0, #1
  404ef4:	bc30      	pop	{r4, r5}
  404ef6:	4770      	bx	lr
  404ef8:	f04f 30ff 	mov.w	r0, #4294967295
  404efc:	e7fa      	b.n	404ef4 <__mcmp+0x2c>
  404efe:	bf00      	nop

00404f00 <__mdiff>:
  404f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f04:	690f      	ldr	r7, [r1, #16]
  404f06:	460e      	mov	r6, r1
  404f08:	6911      	ldr	r1, [r2, #16]
  404f0a:	1a7f      	subs	r7, r7, r1
  404f0c:	2f00      	cmp	r7, #0
  404f0e:	4690      	mov	r8, r2
  404f10:	d117      	bne.n	404f42 <__mdiff+0x42>
  404f12:	0089      	lsls	r1, r1, #2
  404f14:	f106 0514 	add.w	r5, r6, #20
  404f18:	f102 0e14 	add.w	lr, r2, #20
  404f1c:	186b      	adds	r3, r5, r1
  404f1e:	4471      	add	r1, lr
  404f20:	e001      	b.n	404f26 <__mdiff+0x26>
  404f22:	429d      	cmp	r5, r3
  404f24:	d25c      	bcs.n	404fe0 <__mdiff+0xe0>
  404f26:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404f2a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404f2e:	42a2      	cmp	r2, r4
  404f30:	d0f7      	beq.n	404f22 <__mdiff+0x22>
  404f32:	d25e      	bcs.n	404ff2 <__mdiff+0xf2>
  404f34:	4633      	mov	r3, r6
  404f36:	462c      	mov	r4, r5
  404f38:	4646      	mov	r6, r8
  404f3a:	4675      	mov	r5, lr
  404f3c:	4698      	mov	r8, r3
  404f3e:	2701      	movs	r7, #1
  404f40:	e005      	b.n	404f4e <__mdiff+0x4e>
  404f42:	db58      	blt.n	404ff6 <__mdiff+0xf6>
  404f44:	f106 0514 	add.w	r5, r6, #20
  404f48:	f108 0414 	add.w	r4, r8, #20
  404f4c:	2700      	movs	r7, #0
  404f4e:	6871      	ldr	r1, [r6, #4]
  404f50:	f7ff fdbc 	bl	404acc <_Balloc>
  404f54:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404f58:	6936      	ldr	r6, [r6, #16]
  404f5a:	60c7      	str	r7, [r0, #12]
  404f5c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404f60:	46a6      	mov	lr, r4
  404f62:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404f66:	f100 0414 	add.w	r4, r0, #20
  404f6a:	2300      	movs	r3, #0
  404f6c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404f70:	f855 8b04 	ldr.w	r8, [r5], #4
  404f74:	b28a      	uxth	r2, r1
  404f76:	fa13 f388 	uxtah	r3, r3, r8
  404f7a:	0c09      	lsrs	r1, r1, #16
  404f7c:	1a9a      	subs	r2, r3, r2
  404f7e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404f82:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404f86:	b292      	uxth	r2, r2
  404f88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404f8c:	45f4      	cmp	ip, lr
  404f8e:	f844 2b04 	str.w	r2, [r4], #4
  404f92:	ea4f 4323 	mov.w	r3, r3, asr #16
  404f96:	d8e9      	bhi.n	404f6c <__mdiff+0x6c>
  404f98:	42af      	cmp	r7, r5
  404f9a:	d917      	bls.n	404fcc <__mdiff+0xcc>
  404f9c:	46a4      	mov	ip, r4
  404f9e:	46ae      	mov	lr, r5
  404fa0:	f85e 2b04 	ldr.w	r2, [lr], #4
  404fa4:	fa13 f382 	uxtah	r3, r3, r2
  404fa8:	1419      	asrs	r1, r3, #16
  404faa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404fae:	b29b      	uxth	r3, r3
  404fb0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404fb4:	4577      	cmp	r7, lr
  404fb6:	f84c 2b04 	str.w	r2, [ip], #4
  404fba:	ea4f 4321 	mov.w	r3, r1, asr #16
  404fbe:	d8ef      	bhi.n	404fa0 <__mdiff+0xa0>
  404fc0:	43ed      	mvns	r5, r5
  404fc2:	442f      	add	r7, r5
  404fc4:	f027 0703 	bic.w	r7, r7, #3
  404fc8:	3704      	adds	r7, #4
  404fca:	443c      	add	r4, r7
  404fcc:	3c04      	subs	r4, #4
  404fce:	b922      	cbnz	r2, 404fda <__mdiff+0xda>
  404fd0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404fd4:	3e01      	subs	r6, #1
  404fd6:	2b00      	cmp	r3, #0
  404fd8:	d0fa      	beq.n	404fd0 <__mdiff+0xd0>
  404fda:	6106      	str	r6, [r0, #16]
  404fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fe0:	2100      	movs	r1, #0
  404fe2:	f7ff fd73 	bl	404acc <_Balloc>
  404fe6:	2201      	movs	r2, #1
  404fe8:	2300      	movs	r3, #0
  404fea:	6102      	str	r2, [r0, #16]
  404fec:	6143      	str	r3, [r0, #20]
  404fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ff2:	4674      	mov	r4, lr
  404ff4:	e7ab      	b.n	404f4e <__mdiff+0x4e>
  404ff6:	4633      	mov	r3, r6
  404ff8:	f106 0414 	add.w	r4, r6, #20
  404ffc:	f102 0514 	add.w	r5, r2, #20
  405000:	4616      	mov	r6, r2
  405002:	2701      	movs	r7, #1
  405004:	4698      	mov	r8, r3
  405006:	e7a2      	b.n	404f4e <__mdiff+0x4e>

00405008 <__d2b>:
  405008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40500c:	b082      	sub	sp, #8
  40500e:	2101      	movs	r1, #1
  405010:	461c      	mov	r4, r3
  405012:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405016:	4615      	mov	r5, r2
  405018:	9e08      	ldr	r6, [sp, #32]
  40501a:	f7ff fd57 	bl	404acc <_Balloc>
  40501e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405022:	4680      	mov	r8, r0
  405024:	b10f      	cbz	r7, 40502a <__d2b+0x22>
  405026:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40502a:	9401      	str	r4, [sp, #4]
  40502c:	b31d      	cbz	r5, 405076 <__d2b+0x6e>
  40502e:	a802      	add	r0, sp, #8
  405030:	f840 5d08 	str.w	r5, [r0, #-8]!
  405034:	f7ff fdda 	bl	404bec <__lo0bits>
  405038:	2800      	cmp	r0, #0
  40503a:	d134      	bne.n	4050a6 <__d2b+0x9e>
  40503c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405040:	f8c8 2014 	str.w	r2, [r8, #20]
  405044:	2b00      	cmp	r3, #0
  405046:	bf0c      	ite	eq
  405048:	2101      	moveq	r1, #1
  40504a:	2102      	movne	r1, #2
  40504c:	f8c8 3018 	str.w	r3, [r8, #24]
  405050:	f8c8 1010 	str.w	r1, [r8, #16]
  405054:	b9df      	cbnz	r7, 40508e <__d2b+0x86>
  405056:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40505a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40505e:	6030      	str	r0, [r6, #0]
  405060:	6918      	ldr	r0, [r3, #16]
  405062:	f7ff fda3 	bl	404bac <__hi0bits>
  405066:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405068:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40506c:	6018      	str	r0, [r3, #0]
  40506e:	4640      	mov	r0, r8
  405070:	b002      	add	sp, #8
  405072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405076:	a801      	add	r0, sp, #4
  405078:	f7ff fdb8 	bl	404bec <__lo0bits>
  40507c:	9b01      	ldr	r3, [sp, #4]
  40507e:	f8c8 3014 	str.w	r3, [r8, #20]
  405082:	2101      	movs	r1, #1
  405084:	3020      	adds	r0, #32
  405086:	f8c8 1010 	str.w	r1, [r8, #16]
  40508a:	2f00      	cmp	r7, #0
  40508c:	d0e3      	beq.n	405056 <__d2b+0x4e>
  40508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405090:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405094:	4407      	add	r7, r0
  405096:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40509a:	6037      	str	r7, [r6, #0]
  40509c:	6018      	str	r0, [r3, #0]
  40509e:	4640      	mov	r0, r8
  4050a0:	b002      	add	sp, #8
  4050a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050a6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4050aa:	f1c0 0220 	rsb	r2, r0, #32
  4050ae:	fa03 f202 	lsl.w	r2, r3, r2
  4050b2:	430a      	orrs	r2, r1
  4050b4:	40c3      	lsrs	r3, r0
  4050b6:	9301      	str	r3, [sp, #4]
  4050b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4050bc:	e7c2      	b.n	405044 <__d2b+0x3c>
  4050be:	bf00      	nop

004050c0 <_sbrk_r>:
  4050c0:	b538      	push	{r3, r4, r5, lr}
  4050c2:	4c07      	ldr	r4, [pc, #28]	; (4050e0 <_sbrk_r+0x20>)
  4050c4:	2300      	movs	r3, #0
  4050c6:	4605      	mov	r5, r0
  4050c8:	4608      	mov	r0, r1
  4050ca:	6023      	str	r3, [r4, #0]
  4050cc:	f7fc fa18 	bl	401500 <_sbrk>
  4050d0:	1c43      	adds	r3, r0, #1
  4050d2:	d000      	beq.n	4050d6 <_sbrk_r+0x16>
  4050d4:	bd38      	pop	{r3, r4, r5, pc}
  4050d6:	6823      	ldr	r3, [r4, #0]
  4050d8:	2b00      	cmp	r3, #0
  4050da:	d0fb      	beq.n	4050d4 <_sbrk_r+0x14>
  4050dc:	602b      	str	r3, [r5, #0]
  4050de:	bd38      	pop	{r3, r4, r5, pc}
  4050e0:	20400cec 	.word	0x20400cec
	...

00405100 <strlen>:
  405100:	f890 f000 	pld	[r0]
  405104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405108:	f020 0107 	bic.w	r1, r0, #7
  40510c:	f06f 0c00 	mvn.w	ip, #0
  405110:	f010 0407 	ands.w	r4, r0, #7
  405114:	f891 f020 	pld	[r1, #32]
  405118:	f040 8049 	bne.w	4051ae <strlen+0xae>
  40511c:	f04f 0400 	mov.w	r4, #0
  405120:	f06f 0007 	mvn.w	r0, #7
  405124:	e9d1 2300 	ldrd	r2, r3, [r1]
  405128:	f891 f040 	pld	[r1, #64]	; 0x40
  40512c:	f100 0008 	add.w	r0, r0, #8
  405130:	fa82 f24c 	uadd8	r2, r2, ip
  405134:	faa4 f28c 	sel	r2, r4, ip
  405138:	fa83 f34c 	uadd8	r3, r3, ip
  40513c:	faa2 f38c 	sel	r3, r2, ip
  405140:	bb4b      	cbnz	r3, 405196 <strlen+0x96>
  405142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405146:	fa82 f24c 	uadd8	r2, r2, ip
  40514a:	f100 0008 	add.w	r0, r0, #8
  40514e:	faa4 f28c 	sel	r2, r4, ip
  405152:	fa83 f34c 	uadd8	r3, r3, ip
  405156:	faa2 f38c 	sel	r3, r2, ip
  40515a:	b9e3      	cbnz	r3, 405196 <strlen+0x96>
  40515c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405160:	fa82 f24c 	uadd8	r2, r2, ip
  405164:	f100 0008 	add.w	r0, r0, #8
  405168:	faa4 f28c 	sel	r2, r4, ip
  40516c:	fa83 f34c 	uadd8	r3, r3, ip
  405170:	faa2 f38c 	sel	r3, r2, ip
  405174:	b97b      	cbnz	r3, 405196 <strlen+0x96>
  405176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40517a:	f101 0120 	add.w	r1, r1, #32
  40517e:	fa82 f24c 	uadd8	r2, r2, ip
  405182:	f100 0008 	add.w	r0, r0, #8
  405186:	faa4 f28c 	sel	r2, r4, ip
  40518a:	fa83 f34c 	uadd8	r3, r3, ip
  40518e:	faa2 f38c 	sel	r3, r2, ip
  405192:	2b00      	cmp	r3, #0
  405194:	d0c6      	beq.n	405124 <strlen+0x24>
  405196:	2a00      	cmp	r2, #0
  405198:	bf04      	itt	eq
  40519a:	3004      	addeq	r0, #4
  40519c:	461a      	moveq	r2, r3
  40519e:	ba12      	rev	r2, r2
  4051a0:	fab2 f282 	clz	r2, r2
  4051a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ac:	4770      	bx	lr
  4051ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051b2:	f004 0503 	and.w	r5, r4, #3
  4051b6:	f1c4 0000 	rsb	r0, r4, #0
  4051ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051be:	f014 0f04 	tst.w	r4, #4
  4051c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4051c6:	fa0c f505 	lsl.w	r5, ip, r5
  4051ca:	ea62 0205 	orn	r2, r2, r5
  4051ce:	bf1c      	itt	ne
  4051d0:	ea63 0305 	ornne	r3, r3, r5
  4051d4:	4662      	movne	r2, ip
  4051d6:	f04f 0400 	mov.w	r4, #0
  4051da:	e7a9      	b.n	405130 <strlen+0x30>

004051dc <__ssprint_r>:
  4051dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051e0:	6893      	ldr	r3, [r2, #8]
  4051e2:	b083      	sub	sp, #12
  4051e4:	4690      	mov	r8, r2
  4051e6:	2b00      	cmp	r3, #0
  4051e8:	d070      	beq.n	4052cc <__ssprint_r+0xf0>
  4051ea:	4682      	mov	sl, r0
  4051ec:	460c      	mov	r4, r1
  4051ee:	6817      	ldr	r7, [r2, #0]
  4051f0:	688d      	ldr	r5, [r1, #8]
  4051f2:	6808      	ldr	r0, [r1, #0]
  4051f4:	e042      	b.n	40527c <__ssprint_r+0xa0>
  4051f6:	89a3      	ldrh	r3, [r4, #12]
  4051f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4051fc:	d02e      	beq.n	40525c <__ssprint_r+0x80>
  4051fe:	6965      	ldr	r5, [r4, #20]
  405200:	6921      	ldr	r1, [r4, #16]
  405202:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405206:	eba0 0b01 	sub.w	fp, r0, r1
  40520a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40520e:	f10b 0001 	add.w	r0, fp, #1
  405212:	106d      	asrs	r5, r5, #1
  405214:	4430      	add	r0, r6
  405216:	42a8      	cmp	r0, r5
  405218:	462a      	mov	r2, r5
  40521a:	bf84      	itt	hi
  40521c:	4605      	movhi	r5, r0
  40521e:	462a      	movhi	r2, r5
  405220:	055b      	lsls	r3, r3, #21
  405222:	d538      	bpl.n	405296 <__ssprint_r+0xba>
  405224:	4611      	mov	r1, r2
  405226:	4650      	mov	r0, sl
  405228:	f7ff f8a4 	bl	404374 <_malloc_r>
  40522c:	2800      	cmp	r0, #0
  40522e:	d03c      	beq.n	4052aa <__ssprint_r+0xce>
  405230:	465a      	mov	r2, fp
  405232:	6921      	ldr	r1, [r4, #16]
  405234:	9001      	str	r0, [sp, #4]
  405236:	f7ff fba3 	bl	404980 <memcpy>
  40523a:	89a2      	ldrh	r2, [r4, #12]
  40523c:	9b01      	ldr	r3, [sp, #4]
  40523e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405246:	81a2      	strh	r2, [r4, #12]
  405248:	eba5 020b 	sub.w	r2, r5, fp
  40524c:	eb03 000b 	add.w	r0, r3, fp
  405250:	6165      	str	r5, [r4, #20]
  405252:	6123      	str	r3, [r4, #16]
  405254:	6020      	str	r0, [r4, #0]
  405256:	60a2      	str	r2, [r4, #8]
  405258:	4635      	mov	r5, r6
  40525a:	46b3      	mov	fp, r6
  40525c:	465a      	mov	r2, fp
  40525e:	4649      	mov	r1, r9
  405260:	f000 fa18 	bl	405694 <memmove>
  405264:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405268:	68a2      	ldr	r2, [r4, #8]
  40526a:	6820      	ldr	r0, [r4, #0]
  40526c:	1b55      	subs	r5, r2, r5
  40526e:	4458      	add	r0, fp
  405270:	1b9e      	subs	r6, r3, r6
  405272:	60a5      	str	r5, [r4, #8]
  405274:	6020      	str	r0, [r4, #0]
  405276:	f8c8 6008 	str.w	r6, [r8, #8]
  40527a:	b33e      	cbz	r6, 4052cc <__ssprint_r+0xf0>
  40527c:	687e      	ldr	r6, [r7, #4]
  40527e:	463b      	mov	r3, r7
  405280:	3708      	adds	r7, #8
  405282:	2e00      	cmp	r6, #0
  405284:	d0fa      	beq.n	40527c <__ssprint_r+0xa0>
  405286:	42ae      	cmp	r6, r5
  405288:	f8d3 9000 	ldr.w	r9, [r3]
  40528c:	46ab      	mov	fp, r5
  40528e:	d2b2      	bcs.n	4051f6 <__ssprint_r+0x1a>
  405290:	4635      	mov	r5, r6
  405292:	46b3      	mov	fp, r6
  405294:	e7e2      	b.n	40525c <__ssprint_r+0x80>
  405296:	4650      	mov	r0, sl
  405298:	f000 fa60 	bl	40575c <_realloc_r>
  40529c:	4603      	mov	r3, r0
  40529e:	2800      	cmp	r0, #0
  4052a0:	d1d2      	bne.n	405248 <__ssprint_r+0x6c>
  4052a2:	6921      	ldr	r1, [r4, #16]
  4052a4:	4650      	mov	r0, sl
  4052a6:	f000 f8f9 	bl	40549c <_free_r>
  4052aa:	230c      	movs	r3, #12
  4052ac:	f8ca 3000 	str.w	r3, [sl]
  4052b0:	89a3      	ldrh	r3, [r4, #12]
  4052b2:	2200      	movs	r2, #0
  4052b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052b8:	f04f 30ff 	mov.w	r0, #4294967295
  4052bc:	81a3      	strh	r3, [r4, #12]
  4052be:	f8c8 2008 	str.w	r2, [r8, #8]
  4052c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4052c6:	b003      	add	sp, #12
  4052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052cc:	2000      	movs	r0, #0
  4052ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4052d2:	b003      	add	sp, #12
  4052d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004052d8 <__register_exitproc>:
  4052d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4052dc:	4d2c      	ldr	r5, [pc, #176]	; (405390 <__register_exitproc+0xb8>)
  4052de:	4606      	mov	r6, r0
  4052e0:	6828      	ldr	r0, [r5, #0]
  4052e2:	4698      	mov	r8, r3
  4052e4:	460f      	mov	r7, r1
  4052e6:	4691      	mov	r9, r2
  4052e8:	f7ff f840 	bl	40436c <__retarget_lock_acquire_recursive>
  4052ec:	4b29      	ldr	r3, [pc, #164]	; (405394 <__register_exitproc+0xbc>)
  4052ee:	681c      	ldr	r4, [r3, #0]
  4052f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4052f4:	2b00      	cmp	r3, #0
  4052f6:	d03e      	beq.n	405376 <__register_exitproc+0x9e>
  4052f8:	685a      	ldr	r2, [r3, #4]
  4052fa:	2a1f      	cmp	r2, #31
  4052fc:	dc1c      	bgt.n	405338 <__register_exitproc+0x60>
  4052fe:	f102 0e01 	add.w	lr, r2, #1
  405302:	b176      	cbz	r6, 405322 <__register_exitproc+0x4a>
  405304:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405308:	2401      	movs	r4, #1
  40530a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40530e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405312:	4094      	lsls	r4, r2
  405314:	4320      	orrs	r0, r4
  405316:	2e02      	cmp	r6, #2
  405318:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40531c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405320:	d023      	beq.n	40536a <__register_exitproc+0x92>
  405322:	3202      	adds	r2, #2
  405324:	f8c3 e004 	str.w	lr, [r3, #4]
  405328:	6828      	ldr	r0, [r5, #0]
  40532a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40532e:	f7ff f81f 	bl	404370 <__retarget_lock_release_recursive>
  405332:	2000      	movs	r0, #0
  405334:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405338:	4b17      	ldr	r3, [pc, #92]	; (405398 <__register_exitproc+0xc0>)
  40533a:	b30b      	cbz	r3, 405380 <__register_exitproc+0xa8>
  40533c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405340:	f3af 8000 	nop.w
  405344:	4603      	mov	r3, r0
  405346:	b1d8      	cbz	r0, 405380 <__register_exitproc+0xa8>
  405348:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40534c:	6002      	str	r2, [r0, #0]
  40534e:	2100      	movs	r1, #0
  405350:	6041      	str	r1, [r0, #4]
  405352:	460a      	mov	r2, r1
  405354:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405358:	f04f 0e01 	mov.w	lr, #1
  40535c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405360:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405364:	2e00      	cmp	r6, #0
  405366:	d0dc      	beq.n	405322 <__register_exitproc+0x4a>
  405368:	e7cc      	b.n	405304 <__register_exitproc+0x2c>
  40536a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40536e:	430c      	orrs	r4, r1
  405370:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405374:	e7d5      	b.n	405322 <__register_exitproc+0x4a>
  405376:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40537a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40537e:	e7bb      	b.n	4052f8 <__register_exitproc+0x20>
  405380:	6828      	ldr	r0, [r5, #0]
  405382:	f7fe fff5 	bl	404370 <__retarget_lock_release_recursive>
  405386:	f04f 30ff 	mov.w	r0, #4294967295
  40538a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40538e:	bf00      	nop
  405390:	20400450 	.word	0x20400450
  405394:	00406de0 	.word	0x00406de0
  405398:	00000000 	.word	0x00000000

0040539c <_calloc_r>:
  40539c:	b510      	push	{r4, lr}
  40539e:	fb02 f101 	mul.w	r1, r2, r1
  4053a2:	f7fe ffe7 	bl	404374 <_malloc_r>
  4053a6:	4604      	mov	r4, r0
  4053a8:	b1d8      	cbz	r0, 4053e2 <_calloc_r+0x46>
  4053aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4053ae:	f022 0203 	bic.w	r2, r2, #3
  4053b2:	3a04      	subs	r2, #4
  4053b4:	2a24      	cmp	r2, #36	; 0x24
  4053b6:	d818      	bhi.n	4053ea <_calloc_r+0x4e>
  4053b8:	2a13      	cmp	r2, #19
  4053ba:	d914      	bls.n	4053e6 <_calloc_r+0x4a>
  4053bc:	2300      	movs	r3, #0
  4053be:	2a1b      	cmp	r2, #27
  4053c0:	6003      	str	r3, [r0, #0]
  4053c2:	6043      	str	r3, [r0, #4]
  4053c4:	d916      	bls.n	4053f4 <_calloc_r+0x58>
  4053c6:	2a24      	cmp	r2, #36	; 0x24
  4053c8:	6083      	str	r3, [r0, #8]
  4053ca:	60c3      	str	r3, [r0, #12]
  4053cc:	bf11      	iteee	ne
  4053ce:	f100 0210 	addne.w	r2, r0, #16
  4053d2:	6103      	streq	r3, [r0, #16]
  4053d4:	6143      	streq	r3, [r0, #20]
  4053d6:	f100 0218 	addeq.w	r2, r0, #24
  4053da:	2300      	movs	r3, #0
  4053dc:	6013      	str	r3, [r2, #0]
  4053de:	6053      	str	r3, [r2, #4]
  4053e0:	6093      	str	r3, [r2, #8]
  4053e2:	4620      	mov	r0, r4
  4053e4:	bd10      	pop	{r4, pc}
  4053e6:	4602      	mov	r2, r0
  4053e8:	e7f7      	b.n	4053da <_calloc_r+0x3e>
  4053ea:	2100      	movs	r1, #0
  4053ec:	f7fc fd26 	bl	401e3c <memset>
  4053f0:	4620      	mov	r0, r4
  4053f2:	bd10      	pop	{r4, pc}
  4053f4:	f100 0208 	add.w	r2, r0, #8
  4053f8:	e7ef      	b.n	4053da <_calloc_r+0x3e>
  4053fa:	bf00      	nop

004053fc <_malloc_trim_r>:
  4053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4053fe:	4f24      	ldr	r7, [pc, #144]	; (405490 <_malloc_trim_r+0x94>)
  405400:	460c      	mov	r4, r1
  405402:	4606      	mov	r6, r0
  405404:	f7ff fb56 	bl	404ab4 <__malloc_lock>
  405408:	68bb      	ldr	r3, [r7, #8]
  40540a:	685d      	ldr	r5, [r3, #4]
  40540c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405410:	310f      	adds	r1, #15
  405412:	f025 0503 	bic.w	r5, r5, #3
  405416:	4429      	add	r1, r5
  405418:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40541c:	f021 010f 	bic.w	r1, r1, #15
  405420:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405424:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405428:	db07      	blt.n	40543a <_malloc_trim_r+0x3e>
  40542a:	2100      	movs	r1, #0
  40542c:	4630      	mov	r0, r6
  40542e:	f7ff fe47 	bl	4050c0 <_sbrk_r>
  405432:	68bb      	ldr	r3, [r7, #8]
  405434:	442b      	add	r3, r5
  405436:	4298      	cmp	r0, r3
  405438:	d004      	beq.n	405444 <_malloc_trim_r+0x48>
  40543a:	4630      	mov	r0, r6
  40543c:	f7ff fb40 	bl	404ac0 <__malloc_unlock>
  405440:	2000      	movs	r0, #0
  405442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405444:	4261      	negs	r1, r4
  405446:	4630      	mov	r0, r6
  405448:	f7ff fe3a 	bl	4050c0 <_sbrk_r>
  40544c:	3001      	adds	r0, #1
  40544e:	d00d      	beq.n	40546c <_malloc_trim_r+0x70>
  405450:	4b10      	ldr	r3, [pc, #64]	; (405494 <_malloc_trim_r+0x98>)
  405452:	68ba      	ldr	r2, [r7, #8]
  405454:	6819      	ldr	r1, [r3, #0]
  405456:	1b2d      	subs	r5, r5, r4
  405458:	f045 0501 	orr.w	r5, r5, #1
  40545c:	4630      	mov	r0, r6
  40545e:	1b09      	subs	r1, r1, r4
  405460:	6055      	str	r5, [r2, #4]
  405462:	6019      	str	r1, [r3, #0]
  405464:	f7ff fb2c 	bl	404ac0 <__malloc_unlock>
  405468:	2001      	movs	r0, #1
  40546a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40546c:	2100      	movs	r1, #0
  40546e:	4630      	mov	r0, r6
  405470:	f7ff fe26 	bl	4050c0 <_sbrk_r>
  405474:	68ba      	ldr	r2, [r7, #8]
  405476:	1a83      	subs	r3, r0, r2
  405478:	2b0f      	cmp	r3, #15
  40547a:	ddde      	ble.n	40543a <_malloc_trim_r+0x3e>
  40547c:	4c06      	ldr	r4, [pc, #24]	; (405498 <_malloc_trim_r+0x9c>)
  40547e:	4905      	ldr	r1, [pc, #20]	; (405494 <_malloc_trim_r+0x98>)
  405480:	6824      	ldr	r4, [r4, #0]
  405482:	f043 0301 	orr.w	r3, r3, #1
  405486:	1b00      	subs	r0, r0, r4
  405488:	6053      	str	r3, [r2, #4]
  40548a:	6008      	str	r0, [r1, #0]
  40548c:	e7d5      	b.n	40543a <_malloc_trim_r+0x3e>
  40548e:	bf00      	nop
  405490:	20400454 	.word	0x20400454
  405494:	20400c90 	.word	0x20400c90
  405498:	2040085c 	.word	0x2040085c

0040549c <_free_r>:
  40549c:	2900      	cmp	r1, #0
  40549e:	d044      	beq.n	40552a <_free_r+0x8e>
  4054a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054a4:	460d      	mov	r5, r1
  4054a6:	4680      	mov	r8, r0
  4054a8:	f7ff fb04 	bl	404ab4 <__malloc_lock>
  4054ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4054b0:	4969      	ldr	r1, [pc, #420]	; (405658 <_free_r+0x1bc>)
  4054b2:	f027 0301 	bic.w	r3, r7, #1
  4054b6:	f1a5 0408 	sub.w	r4, r5, #8
  4054ba:	18e2      	adds	r2, r4, r3
  4054bc:	688e      	ldr	r6, [r1, #8]
  4054be:	6850      	ldr	r0, [r2, #4]
  4054c0:	42b2      	cmp	r2, r6
  4054c2:	f020 0003 	bic.w	r0, r0, #3
  4054c6:	d05e      	beq.n	405586 <_free_r+0xea>
  4054c8:	07fe      	lsls	r6, r7, #31
  4054ca:	6050      	str	r0, [r2, #4]
  4054cc:	d40b      	bmi.n	4054e6 <_free_r+0x4a>
  4054ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4054d2:	1be4      	subs	r4, r4, r7
  4054d4:	f101 0e08 	add.w	lr, r1, #8
  4054d8:	68a5      	ldr	r5, [r4, #8]
  4054da:	4575      	cmp	r5, lr
  4054dc:	443b      	add	r3, r7
  4054de:	d06d      	beq.n	4055bc <_free_r+0x120>
  4054e0:	68e7      	ldr	r7, [r4, #12]
  4054e2:	60ef      	str	r7, [r5, #12]
  4054e4:	60bd      	str	r5, [r7, #8]
  4054e6:	1815      	adds	r5, r2, r0
  4054e8:	686d      	ldr	r5, [r5, #4]
  4054ea:	07ed      	lsls	r5, r5, #31
  4054ec:	d53e      	bpl.n	40556c <_free_r+0xd0>
  4054ee:	f043 0201 	orr.w	r2, r3, #1
  4054f2:	6062      	str	r2, [r4, #4]
  4054f4:	50e3      	str	r3, [r4, r3]
  4054f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4054fa:	d217      	bcs.n	40552c <_free_r+0x90>
  4054fc:	08db      	lsrs	r3, r3, #3
  4054fe:	1c58      	adds	r0, r3, #1
  405500:	109a      	asrs	r2, r3, #2
  405502:	684d      	ldr	r5, [r1, #4]
  405504:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405508:	60a7      	str	r7, [r4, #8]
  40550a:	2301      	movs	r3, #1
  40550c:	4093      	lsls	r3, r2
  40550e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405512:	432b      	orrs	r3, r5
  405514:	3a08      	subs	r2, #8
  405516:	60e2      	str	r2, [r4, #12]
  405518:	604b      	str	r3, [r1, #4]
  40551a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40551e:	60fc      	str	r4, [r7, #12]
  405520:	4640      	mov	r0, r8
  405522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405526:	f7ff bacb 	b.w	404ac0 <__malloc_unlock>
  40552a:	4770      	bx	lr
  40552c:	0a5a      	lsrs	r2, r3, #9
  40552e:	2a04      	cmp	r2, #4
  405530:	d852      	bhi.n	4055d8 <_free_r+0x13c>
  405532:	099a      	lsrs	r2, r3, #6
  405534:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405538:	00ff      	lsls	r7, r7, #3
  40553a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40553e:	19c8      	adds	r0, r1, r7
  405540:	59ca      	ldr	r2, [r1, r7]
  405542:	3808      	subs	r0, #8
  405544:	4290      	cmp	r0, r2
  405546:	d04f      	beq.n	4055e8 <_free_r+0x14c>
  405548:	6851      	ldr	r1, [r2, #4]
  40554a:	f021 0103 	bic.w	r1, r1, #3
  40554e:	428b      	cmp	r3, r1
  405550:	d232      	bcs.n	4055b8 <_free_r+0x11c>
  405552:	6892      	ldr	r2, [r2, #8]
  405554:	4290      	cmp	r0, r2
  405556:	d1f7      	bne.n	405548 <_free_r+0xac>
  405558:	68c3      	ldr	r3, [r0, #12]
  40555a:	60a0      	str	r0, [r4, #8]
  40555c:	60e3      	str	r3, [r4, #12]
  40555e:	609c      	str	r4, [r3, #8]
  405560:	60c4      	str	r4, [r0, #12]
  405562:	4640      	mov	r0, r8
  405564:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405568:	f7ff baaa 	b.w	404ac0 <__malloc_unlock>
  40556c:	6895      	ldr	r5, [r2, #8]
  40556e:	4f3b      	ldr	r7, [pc, #236]	; (40565c <_free_r+0x1c0>)
  405570:	42bd      	cmp	r5, r7
  405572:	4403      	add	r3, r0
  405574:	d040      	beq.n	4055f8 <_free_r+0x15c>
  405576:	68d0      	ldr	r0, [r2, #12]
  405578:	60e8      	str	r0, [r5, #12]
  40557a:	f043 0201 	orr.w	r2, r3, #1
  40557e:	6085      	str	r5, [r0, #8]
  405580:	6062      	str	r2, [r4, #4]
  405582:	50e3      	str	r3, [r4, r3]
  405584:	e7b7      	b.n	4054f6 <_free_r+0x5a>
  405586:	07ff      	lsls	r7, r7, #31
  405588:	4403      	add	r3, r0
  40558a:	d407      	bmi.n	40559c <_free_r+0x100>
  40558c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405590:	1aa4      	subs	r4, r4, r2
  405592:	4413      	add	r3, r2
  405594:	68a0      	ldr	r0, [r4, #8]
  405596:	68e2      	ldr	r2, [r4, #12]
  405598:	60c2      	str	r2, [r0, #12]
  40559a:	6090      	str	r0, [r2, #8]
  40559c:	4a30      	ldr	r2, [pc, #192]	; (405660 <_free_r+0x1c4>)
  40559e:	6812      	ldr	r2, [r2, #0]
  4055a0:	f043 0001 	orr.w	r0, r3, #1
  4055a4:	4293      	cmp	r3, r2
  4055a6:	6060      	str	r0, [r4, #4]
  4055a8:	608c      	str	r4, [r1, #8]
  4055aa:	d3b9      	bcc.n	405520 <_free_r+0x84>
  4055ac:	4b2d      	ldr	r3, [pc, #180]	; (405664 <_free_r+0x1c8>)
  4055ae:	4640      	mov	r0, r8
  4055b0:	6819      	ldr	r1, [r3, #0]
  4055b2:	f7ff ff23 	bl	4053fc <_malloc_trim_r>
  4055b6:	e7b3      	b.n	405520 <_free_r+0x84>
  4055b8:	4610      	mov	r0, r2
  4055ba:	e7cd      	b.n	405558 <_free_r+0xbc>
  4055bc:	1811      	adds	r1, r2, r0
  4055be:	6849      	ldr	r1, [r1, #4]
  4055c0:	07c9      	lsls	r1, r1, #31
  4055c2:	d444      	bmi.n	40564e <_free_r+0x1b2>
  4055c4:	6891      	ldr	r1, [r2, #8]
  4055c6:	68d2      	ldr	r2, [r2, #12]
  4055c8:	60ca      	str	r2, [r1, #12]
  4055ca:	4403      	add	r3, r0
  4055cc:	f043 0001 	orr.w	r0, r3, #1
  4055d0:	6091      	str	r1, [r2, #8]
  4055d2:	6060      	str	r0, [r4, #4]
  4055d4:	50e3      	str	r3, [r4, r3]
  4055d6:	e7a3      	b.n	405520 <_free_r+0x84>
  4055d8:	2a14      	cmp	r2, #20
  4055da:	d816      	bhi.n	40560a <_free_r+0x16e>
  4055dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4055e0:	00ff      	lsls	r7, r7, #3
  4055e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4055e6:	e7aa      	b.n	40553e <_free_r+0xa2>
  4055e8:	10aa      	asrs	r2, r5, #2
  4055ea:	2301      	movs	r3, #1
  4055ec:	684d      	ldr	r5, [r1, #4]
  4055ee:	4093      	lsls	r3, r2
  4055f0:	432b      	orrs	r3, r5
  4055f2:	604b      	str	r3, [r1, #4]
  4055f4:	4603      	mov	r3, r0
  4055f6:	e7b0      	b.n	40555a <_free_r+0xbe>
  4055f8:	f043 0201 	orr.w	r2, r3, #1
  4055fc:	614c      	str	r4, [r1, #20]
  4055fe:	610c      	str	r4, [r1, #16]
  405600:	60e5      	str	r5, [r4, #12]
  405602:	60a5      	str	r5, [r4, #8]
  405604:	6062      	str	r2, [r4, #4]
  405606:	50e3      	str	r3, [r4, r3]
  405608:	e78a      	b.n	405520 <_free_r+0x84>
  40560a:	2a54      	cmp	r2, #84	; 0x54
  40560c:	d806      	bhi.n	40561c <_free_r+0x180>
  40560e:	0b1a      	lsrs	r2, r3, #12
  405610:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405614:	00ff      	lsls	r7, r7, #3
  405616:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40561a:	e790      	b.n	40553e <_free_r+0xa2>
  40561c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405620:	d806      	bhi.n	405630 <_free_r+0x194>
  405622:	0bda      	lsrs	r2, r3, #15
  405624:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405628:	00ff      	lsls	r7, r7, #3
  40562a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40562e:	e786      	b.n	40553e <_free_r+0xa2>
  405630:	f240 5054 	movw	r0, #1364	; 0x554
  405634:	4282      	cmp	r2, r0
  405636:	d806      	bhi.n	405646 <_free_r+0x1aa>
  405638:	0c9a      	lsrs	r2, r3, #18
  40563a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40563e:	00ff      	lsls	r7, r7, #3
  405640:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405644:	e77b      	b.n	40553e <_free_r+0xa2>
  405646:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40564a:	257e      	movs	r5, #126	; 0x7e
  40564c:	e777      	b.n	40553e <_free_r+0xa2>
  40564e:	f043 0101 	orr.w	r1, r3, #1
  405652:	6061      	str	r1, [r4, #4]
  405654:	6013      	str	r3, [r2, #0]
  405656:	e763      	b.n	405520 <_free_r+0x84>
  405658:	20400454 	.word	0x20400454
  40565c:	2040045c 	.word	0x2040045c
  405660:	20400860 	.word	0x20400860
  405664:	20400cc0 	.word	0x20400cc0

00405668 <__ascii_mbtowc>:
  405668:	b082      	sub	sp, #8
  40566a:	b149      	cbz	r1, 405680 <__ascii_mbtowc+0x18>
  40566c:	b15a      	cbz	r2, 405686 <__ascii_mbtowc+0x1e>
  40566e:	b16b      	cbz	r3, 40568c <__ascii_mbtowc+0x24>
  405670:	7813      	ldrb	r3, [r2, #0]
  405672:	600b      	str	r3, [r1, #0]
  405674:	7812      	ldrb	r2, [r2, #0]
  405676:	1c10      	adds	r0, r2, #0
  405678:	bf18      	it	ne
  40567a:	2001      	movne	r0, #1
  40567c:	b002      	add	sp, #8
  40567e:	4770      	bx	lr
  405680:	a901      	add	r1, sp, #4
  405682:	2a00      	cmp	r2, #0
  405684:	d1f3      	bne.n	40566e <__ascii_mbtowc+0x6>
  405686:	4610      	mov	r0, r2
  405688:	b002      	add	sp, #8
  40568a:	4770      	bx	lr
  40568c:	f06f 0001 	mvn.w	r0, #1
  405690:	e7f4      	b.n	40567c <__ascii_mbtowc+0x14>
  405692:	bf00      	nop

00405694 <memmove>:
  405694:	4288      	cmp	r0, r1
  405696:	b5f0      	push	{r4, r5, r6, r7, lr}
  405698:	d90d      	bls.n	4056b6 <memmove+0x22>
  40569a:	188b      	adds	r3, r1, r2
  40569c:	4298      	cmp	r0, r3
  40569e:	d20a      	bcs.n	4056b6 <memmove+0x22>
  4056a0:	1884      	adds	r4, r0, r2
  4056a2:	2a00      	cmp	r2, #0
  4056a4:	d051      	beq.n	40574a <memmove+0xb6>
  4056a6:	4622      	mov	r2, r4
  4056a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4056ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4056b0:	4299      	cmp	r1, r3
  4056b2:	d1f9      	bne.n	4056a8 <memmove+0x14>
  4056b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056b6:	2a0f      	cmp	r2, #15
  4056b8:	d948      	bls.n	40574c <memmove+0xb8>
  4056ba:	ea41 0300 	orr.w	r3, r1, r0
  4056be:	079b      	lsls	r3, r3, #30
  4056c0:	d146      	bne.n	405750 <memmove+0xbc>
  4056c2:	f100 0410 	add.w	r4, r0, #16
  4056c6:	f101 0310 	add.w	r3, r1, #16
  4056ca:	4615      	mov	r5, r2
  4056cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4056d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4056d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4056d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4056dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4056e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4056e4:	3d10      	subs	r5, #16
  4056e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4056ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4056ee:	2d0f      	cmp	r5, #15
  4056f0:	f103 0310 	add.w	r3, r3, #16
  4056f4:	f104 0410 	add.w	r4, r4, #16
  4056f8:	d8e8      	bhi.n	4056cc <memmove+0x38>
  4056fa:	f1a2 0310 	sub.w	r3, r2, #16
  4056fe:	f023 030f 	bic.w	r3, r3, #15
  405702:	f002 0e0f 	and.w	lr, r2, #15
  405706:	3310      	adds	r3, #16
  405708:	f1be 0f03 	cmp.w	lr, #3
  40570c:	4419      	add	r1, r3
  40570e:	4403      	add	r3, r0
  405710:	d921      	bls.n	405756 <memmove+0xc2>
  405712:	1f1e      	subs	r6, r3, #4
  405714:	460d      	mov	r5, r1
  405716:	4674      	mov	r4, lr
  405718:	3c04      	subs	r4, #4
  40571a:	f855 7b04 	ldr.w	r7, [r5], #4
  40571e:	f846 7f04 	str.w	r7, [r6, #4]!
  405722:	2c03      	cmp	r4, #3
  405724:	d8f8      	bhi.n	405718 <memmove+0x84>
  405726:	f1ae 0404 	sub.w	r4, lr, #4
  40572a:	f024 0403 	bic.w	r4, r4, #3
  40572e:	3404      	adds	r4, #4
  405730:	4421      	add	r1, r4
  405732:	4423      	add	r3, r4
  405734:	f002 0203 	and.w	r2, r2, #3
  405738:	b162      	cbz	r2, 405754 <memmove+0xc0>
  40573a:	3b01      	subs	r3, #1
  40573c:	440a      	add	r2, r1
  40573e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405742:	f803 4f01 	strb.w	r4, [r3, #1]!
  405746:	428a      	cmp	r2, r1
  405748:	d1f9      	bne.n	40573e <memmove+0xaa>
  40574a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40574c:	4603      	mov	r3, r0
  40574e:	e7f3      	b.n	405738 <memmove+0xa4>
  405750:	4603      	mov	r3, r0
  405752:	e7f2      	b.n	40573a <memmove+0xa6>
  405754:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405756:	4672      	mov	r2, lr
  405758:	e7ee      	b.n	405738 <memmove+0xa4>
  40575a:	bf00      	nop

0040575c <_realloc_r>:
  40575c:	2900      	cmp	r1, #0
  40575e:	f000 8095 	beq.w	40588c <_realloc_r+0x130>
  405762:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405766:	460d      	mov	r5, r1
  405768:	4616      	mov	r6, r2
  40576a:	b083      	sub	sp, #12
  40576c:	4680      	mov	r8, r0
  40576e:	f106 070b 	add.w	r7, r6, #11
  405772:	f7ff f99f 	bl	404ab4 <__malloc_lock>
  405776:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40577a:	2f16      	cmp	r7, #22
  40577c:	f02e 0403 	bic.w	r4, lr, #3
  405780:	f1a5 0908 	sub.w	r9, r5, #8
  405784:	d83c      	bhi.n	405800 <_realloc_r+0xa4>
  405786:	2210      	movs	r2, #16
  405788:	4617      	mov	r7, r2
  40578a:	42be      	cmp	r6, r7
  40578c:	d83d      	bhi.n	40580a <_realloc_r+0xae>
  40578e:	4294      	cmp	r4, r2
  405790:	da43      	bge.n	40581a <_realloc_r+0xbe>
  405792:	4bc4      	ldr	r3, [pc, #784]	; (405aa4 <_realloc_r+0x348>)
  405794:	6899      	ldr	r1, [r3, #8]
  405796:	eb09 0004 	add.w	r0, r9, r4
  40579a:	4288      	cmp	r0, r1
  40579c:	f000 80b4 	beq.w	405908 <_realloc_r+0x1ac>
  4057a0:	6843      	ldr	r3, [r0, #4]
  4057a2:	f023 0101 	bic.w	r1, r3, #1
  4057a6:	4401      	add	r1, r0
  4057a8:	6849      	ldr	r1, [r1, #4]
  4057aa:	07c9      	lsls	r1, r1, #31
  4057ac:	d54c      	bpl.n	405848 <_realloc_r+0xec>
  4057ae:	f01e 0f01 	tst.w	lr, #1
  4057b2:	f000 809b 	beq.w	4058ec <_realloc_r+0x190>
  4057b6:	4631      	mov	r1, r6
  4057b8:	4640      	mov	r0, r8
  4057ba:	f7fe fddb 	bl	404374 <_malloc_r>
  4057be:	4606      	mov	r6, r0
  4057c0:	2800      	cmp	r0, #0
  4057c2:	d03a      	beq.n	40583a <_realloc_r+0xde>
  4057c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4057c8:	f023 0301 	bic.w	r3, r3, #1
  4057cc:	444b      	add	r3, r9
  4057ce:	f1a0 0208 	sub.w	r2, r0, #8
  4057d2:	429a      	cmp	r2, r3
  4057d4:	f000 8121 	beq.w	405a1a <_realloc_r+0x2be>
  4057d8:	1f22      	subs	r2, r4, #4
  4057da:	2a24      	cmp	r2, #36	; 0x24
  4057dc:	f200 8107 	bhi.w	4059ee <_realloc_r+0x292>
  4057e0:	2a13      	cmp	r2, #19
  4057e2:	f200 80db 	bhi.w	40599c <_realloc_r+0x240>
  4057e6:	4603      	mov	r3, r0
  4057e8:	462a      	mov	r2, r5
  4057ea:	6811      	ldr	r1, [r2, #0]
  4057ec:	6019      	str	r1, [r3, #0]
  4057ee:	6851      	ldr	r1, [r2, #4]
  4057f0:	6059      	str	r1, [r3, #4]
  4057f2:	6892      	ldr	r2, [r2, #8]
  4057f4:	609a      	str	r2, [r3, #8]
  4057f6:	4629      	mov	r1, r5
  4057f8:	4640      	mov	r0, r8
  4057fa:	f7ff fe4f 	bl	40549c <_free_r>
  4057fe:	e01c      	b.n	40583a <_realloc_r+0xde>
  405800:	f027 0707 	bic.w	r7, r7, #7
  405804:	2f00      	cmp	r7, #0
  405806:	463a      	mov	r2, r7
  405808:	dabf      	bge.n	40578a <_realloc_r+0x2e>
  40580a:	2600      	movs	r6, #0
  40580c:	230c      	movs	r3, #12
  40580e:	4630      	mov	r0, r6
  405810:	f8c8 3000 	str.w	r3, [r8]
  405814:	b003      	add	sp, #12
  405816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40581a:	462e      	mov	r6, r5
  40581c:	1be3      	subs	r3, r4, r7
  40581e:	2b0f      	cmp	r3, #15
  405820:	d81e      	bhi.n	405860 <_realloc_r+0x104>
  405822:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405826:	f003 0301 	and.w	r3, r3, #1
  40582a:	4323      	orrs	r3, r4
  40582c:	444c      	add	r4, r9
  40582e:	f8c9 3004 	str.w	r3, [r9, #4]
  405832:	6863      	ldr	r3, [r4, #4]
  405834:	f043 0301 	orr.w	r3, r3, #1
  405838:	6063      	str	r3, [r4, #4]
  40583a:	4640      	mov	r0, r8
  40583c:	f7ff f940 	bl	404ac0 <__malloc_unlock>
  405840:	4630      	mov	r0, r6
  405842:	b003      	add	sp, #12
  405844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405848:	f023 0303 	bic.w	r3, r3, #3
  40584c:	18e1      	adds	r1, r4, r3
  40584e:	4291      	cmp	r1, r2
  405850:	db1f      	blt.n	405892 <_realloc_r+0x136>
  405852:	68c3      	ldr	r3, [r0, #12]
  405854:	6882      	ldr	r2, [r0, #8]
  405856:	462e      	mov	r6, r5
  405858:	60d3      	str	r3, [r2, #12]
  40585a:	460c      	mov	r4, r1
  40585c:	609a      	str	r2, [r3, #8]
  40585e:	e7dd      	b.n	40581c <_realloc_r+0xc0>
  405860:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405864:	eb09 0107 	add.w	r1, r9, r7
  405868:	f002 0201 	and.w	r2, r2, #1
  40586c:	444c      	add	r4, r9
  40586e:	f043 0301 	orr.w	r3, r3, #1
  405872:	4317      	orrs	r7, r2
  405874:	f8c9 7004 	str.w	r7, [r9, #4]
  405878:	604b      	str	r3, [r1, #4]
  40587a:	6863      	ldr	r3, [r4, #4]
  40587c:	f043 0301 	orr.w	r3, r3, #1
  405880:	3108      	adds	r1, #8
  405882:	6063      	str	r3, [r4, #4]
  405884:	4640      	mov	r0, r8
  405886:	f7ff fe09 	bl	40549c <_free_r>
  40588a:	e7d6      	b.n	40583a <_realloc_r+0xde>
  40588c:	4611      	mov	r1, r2
  40588e:	f7fe bd71 	b.w	404374 <_malloc_r>
  405892:	f01e 0f01 	tst.w	lr, #1
  405896:	d18e      	bne.n	4057b6 <_realloc_r+0x5a>
  405898:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40589c:	eba9 0a01 	sub.w	sl, r9, r1
  4058a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058a4:	f021 0103 	bic.w	r1, r1, #3
  4058a8:	440b      	add	r3, r1
  4058aa:	4423      	add	r3, r4
  4058ac:	4293      	cmp	r3, r2
  4058ae:	db25      	blt.n	4058fc <_realloc_r+0x1a0>
  4058b0:	68c2      	ldr	r2, [r0, #12]
  4058b2:	6881      	ldr	r1, [r0, #8]
  4058b4:	4656      	mov	r6, sl
  4058b6:	60ca      	str	r2, [r1, #12]
  4058b8:	6091      	str	r1, [r2, #8]
  4058ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4058be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4058c2:	1f22      	subs	r2, r4, #4
  4058c4:	2a24      	cmp	r2, #36	; 0x24
  4058c6:	60c1      	str	r1, [r0, #12]
  4058c8:	6088      	str	r0, [r1, #8]
  4058ca:	f200 8094 	bhi.w	4059f6 <_realloc_r+0x29a>
  4058ce:	2a13      	cmp	r2, #19
  4058d0:	d96f      	bls.n	4059b2 <_realloc_r+0x256>
  4058d2:	6829      	ldr	r1, [r5, #0]
  4058d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4058d8:	6869      	ldr	r1, [r5, #4]
  4058da:	f8ca 100c 	str.w	r1, [sl, #12]
  4058de:	2a1b      	cmp	r2, #27
  4058e0:	f200 80a2 	bhi.w	405a28 <_realloc_r+0x2cc>
  4058e4:	3508      	adds	r5, #8
  4058e6:	f10a 0210 	add.w	r2, sl, #16
  4058ea:	e063      	b.n	4059b4 <_realloc_r+0x258>
  4058ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4058f0:	eba9 0a03 	sub.w	sl, r9, r3
  4058f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058f8:	f021 0103 	bic.w	r1, r1, #3
  4058fc:	1863      	adds	r3, r4, r1
  4058fe:	4293      	cmp	r3, r2
  405900:	f6ff af59 	blt.w	4057b6 <_realloc_r+0x5a>
  405904:	4656      	mov	r6, sl
  405906:	e7d8      	b.n	4058ba <_realloc_r+0x15e>
  405908:	6841      	ldr	r1, [r0, #4]
  40590a:	f021 0b03 	bic.w	fp, r1, #3
  40590e:	44a3      	add	fp, r4
  405910:	f107 0010 	add.w	r0, r7, #16
  405914:	4583      	cmp	fp, r0
  405916:	da56      	bge.n	4059c6 <_realloc_r+0x26a>
  405918:	f01e 0f01 	tst.w	lr, #1
  40591c:	f47f af4b 	bne.w	4057b6 <_realloc_r+0x5a>
  405920:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405924:	eba9 0a01 	sub.w	sl, r9, r1
  405928:	f8da 1004 	ldr.w	r1, [sl, #4]
  40592c:	f021 0103 	bic.w	r1, r1, #3
  405930:	448b      	add	fp, r1
  405932:	4558      	cmp	r0, fp
  405934:	dce2      	bgt.n	4058fc <_realloc_r+0x1a0>
  405936:	4656      	mov	r6, sl
  405938:	f8da 100c 	ldr.w	r1, [sl, #12]
  40593c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405940:	1f22      	subs	r2, r4, #4
  405942:	2a24      	cmp	r2, #36	; 0x24
  405944:	60c1      	str	r1, [r0, #12]
  405946:	6088      	str	r0, [r1, #8]
  405948:	f200 808f 	bhi.w	405a6a <_realloc_r+0x30e>
  40594c:	2a13      	cmp	r2, #19
  40594e:	f240 808a 	bls.w	405a66 <_realloc_r+0x30a>
  405952:	6829      	ldr	r1, [r5, #0]
  405954:	f8ca 1008 	str.w	r1, [sl, #8]
  405958:	6869      	ldr	r1, [r5, #4]
  40595a:	f8ca 100c 	str.w	r1, [sl, #12]
  40595e:	2a1b      	cmp	r2, #27
  405960:	f200 808a 	bhi.w	405a78 <_realloc_r+0x31c>
  405964:	3508      	adds	r5, #8
  405966:	f10a 0210 	add.w	r2, sl, #16
  40596a:	6829      	ldr	r1, [r5, #0]
  40596c:	6011      	str	r1, [r2, #0]
  40596e:	6869      	ldr	r1, [r5, #4]
  405970:	6051      	str	r1, [r2, #4]
  405972:	68a9      	ldr	r1, [r5, #8]
  405974:	6091      	str	r1, [r2, #8]
  405976:	eb0a 0107 	add.w	r1, sl, r7
  40597a:	ebab 0207 	sub.w	r2, fp, r7
  40597e:	f042 0201 	orr.w	r2, r2, #1
  405982:	6099      	str	r1, [r3, #8]
  405984:	604a      	str	r2, [r1, #4]
  405986:	f8da 3004 	ldr.w	r3, [sl, #4]
  40598a:	f003 0301 	and.w	r3, r3, #1
  40598e:	431f      	orrs	r7, r3
  405990:	4640      	mov	r0, r8
  405992:	f8ca 7004 	str.w	r7, [sl, #4]
  405996:	f7ff f893 	bl	404ac0 <__malloc_unlock>
  40599a:	e751      	b.n	405840 <_realloc_r+0xe4>
  40599c:	682b      	ldr	r3, [r5, #0]
  40599e:	6003      	str	r3, [r0, #0]
  4059a0:	686b      	ldr	r3, [r5, #4]
  4059a2:	6043      	str	r3, [r0, #4]
  4059a4:	2a1b      	cmp	r2, #27
  4059a6:	d82d      	bhi.n	405a04 <_realloc_r+0x2a8>
  4059a8:	f100 0308 	add.w	r3, r0, #8
  4059ac:	f105 0208 	add.w	r2, r5, #8
  4059b0:	e71b      	b.n	4057ea <_realloc_r+0x8e>
  4059b2:	4632      	mov	r2, r6
  4059b4:	6829      	ldr	r1, [r5, #0]
  4059b6:	6011      	str	r1, [r2, #0]
  4059b8:	6869      	ldr	r1, [r5, #4]
  4059ba:	6051      	str	r1, [r2, #4]
  4059bc:	68a9      	ldr	r1, [r5, #8]
  4059be:	6091      	str	r1, [r2, #8]
  4059c0:	461c      	mov	r4, r3
  4059c2:	46d1      	mov	r9, sl
  4059c4:	e72a      	b.n	40581c <_realloc_r+0xc0>
  4059c6:	eb09 0107 	add.w	r1, r9, r7
  4059ca:	ebab 0b07 	sub.w	fp, fp, r7
  4059ce:	f04b 0201 	orr.w	r2, fp, #1
  4059d2:	6099      	str	r1, [r3, #8]
  4059d4:	604a      	str	r2, [r1, #4]
  4059d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4059da:	f003 0301 	and.w	r3, r3, #1
  4059de:	431f      	orrs	r7, r3
  4059e0:	4640      	mov	r0, r8
  4059e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4059e6:	f7ff f86b 	bl	404ac0 <__malloc_unlock>
  4059ea:	462e      	mov	r6, r5
  4059ec:	e728      	b.n	405840 <_realloc_r+0xe4>
  4059ee:	4629      	mov	r1, r5
  4059f0:	f7ff fe50 	bl	405694 <memmove>
  4059f4:	e6ff      	b.n	4057f6 <_realloc_r+0x9a>
  4059f6:	4629      	mov	r1, r5
  4059f8:	4630      	mov	r0, r6
  4059fa:	461c      	mov	r4, r3
  4059fc:	46d1      	mov	r9, sl
  4059fe:	f7ff fe49 	bl	405694 <memmove>
  405a02:	e70b      	b.n	40581c <_realloc_r+0xc0>
  405a04:	68ab      	ldr	r3, [r5, #8]
  405a06:	6083      	str	r3, [r0, #8]
  405a08:	68eb      	ldr	r3, [r5, #12]
  405a0a:	60c3      	str	r3, [r0, #12]
  405a0c:	2a24      	cmp	r2, #36	; 0x24
  405a0e:	d017      	beq.n	405a40 <_realloc_r+0x2e4>
  405a10:	f100 0310 	add.w	r3, r0, #16
  405a14:	f105 0210 	add.w	r2, r5, #16
  405a18:	e6e7      	b.n	4057ea <_realloc_r+0x8e>
  405a1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405a1e:	f023 0303 	bic.w	r3, r3, #3
  405a22:	441c      	add	r4, r3
  405a24:	462e      	mov	r6, r5
  405a26:	e6f9      	b.n	40581c <_realloc_r+0xc0>
  405a28:	68a9      	ldr	r1, [r5, #8]
  405a2a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a2e:	68e9      	ldr	r1, [r5, #12]
  405a30:	f8ca 1014 	str.w	r1, [sl, #20]
  405a34:	2a24      	cmp	r2, #36	; 0x24
  405a36:	d00c      	beq.n	405a52 <_realloc_r+0x2f6>
  405a38:	3510      	adds	r5, #16
  405a3a:	f10a 0218 	add.w	r2, sl, #24
  405a3e:	e7b9      	b.n	4059b4 <_realloc_r+0x258>
  405a40:	692b      	ldr	r3, [r5, #16]
  405a42:	6103      	str	r3, [r0, #16]
  405a44:	696b      	ldr	r3, [r5, #20]
  405a46:	6143      	str	r3, [r0, #20]
  405a48:	f105 0218 	add.w	r2, r5, #24
  405a4c:	f100 0318 	add.w	r3, r0, #24
  405a50:	e6cb      	b.n	4057ea <_realloc_r+0x8e>
  405a52:	692a      	ldr	r2, [r5, #16]
  405a54:	f8ca 2018 	str.w	r2, [sl, #24]
  405a58:	696a      	ldr	r2, [r5, #20]
  405a5a:	f8ca 201c 	str.w	r2, [sl, #28]
  405a5e:	3518      	adds	r5, #24
  405a60:	f10a 0220 	add.w	r2, sl, #32
  405a64:	e7a6      	b.n	4059b4 <_realloc_r+0x258>
  405a66:	4632      	mov	r2, r6
  405a68:	e77f      	b.n	40596a <_realloc_r+0x20e>
  405a6a:	4629      	mov	r1, r5
  405a6c:	4630      	mov	r0, r6
  405a6e:	9301      	str	r3, [sp, #4]
  405a70:	f7ff fe10 	bl	405694 <memmove>
  405a74:	9b01      	ldr	r3, [sp, #4]
  405a76:	e77e      	b.n	405976 <_realloc_r+0x21a>
  405a78:	68a9      	ldr	r1, [r5, #8]
  405a7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a7e:	68e9      	ldr	r1, [r5, #12]
  405a80:	f8ca 1014 	str.w	r1, [sl, #20]
  405a84:	2a24      	cmp	r2, #36	; 0x24
  405a86:	d003      	beq.n	405a90 <_realloc_r+0x334>
  405a88:	3510      	adds	r5, #16
  405a8a:	f10a 0218 	add.w	r2, sl, #24
  405a8e:	e76c      	b.n	40596a <_realloc_r+0x20e>
  405a90:	692a      	ldr	r2, [r5, #16]
  405a92:	f8ca 2018 	str.w	r2, [sl, #24]
  405a96:	696a      	ldr	r2, [r5, #20]
  405a98:	f8ca 201c 	str.w	r2, [sl, #28]
  405a9c:	3518      	adds	r5, #24
  405a9e:	f10a 0220 	add.w	r2, sl, #32
  405aa2:	e762      	b.n	40596a <_realloc_r+0x20e>
  405aa4:	20400454 	.word	0x20400454

00405aa8 <__ascii_wctomb>:
  405aa8:	b121      	cbz	r1, 405ab4 <__ascii_wctomb+0xc>
  405aaa:	2aff      	cmp	r2, #255	; 0xff
  405aac:	d804      	bhi.n	405ab8 <__ascii_wctomb+0x10>
  405aae:	700a      	strb	r2, [r1, #0]
  405ab0:	2001      	movs	r0, #1
  405ab2:	4770      	bx	lr
  405ab4:	4608      	mov	r0, r1
  405ab6:	4770      	bx	lr
  405ab8:	238a      	movs	r3, #138	; 0x8a
  405aba:	6003      	str	r3, [r0, #0]
  405abc:	f04f 30ff 	mov.w	r0, #4294967295
  405ac0:	4770      	bx	lr
  405ac2:	bf00      	nop

00405ac4 <__aeabi_dmul>:
  405ac4:	b570      	push	{r4, r5, r6, lr}
  405ac6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405aca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405ace:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405ad2:	bf1d      	ittte	ne
  405ad4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405ad8:	ea94 0f0c 	teqne	r4, ip
  405adc:	ea95 0f0c 	teqne	r5, ip
  405ae0:	f000 f8de 	bleq	405ca0 <__aeabi_dmul+0x1dc>
  405ae4:	442c      	add	r4, r5
  405ae6:	ea81 0603 	eor.w	r6, r1, r3
  405aea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405aee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405af2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405af6:	bf18      	it	ne
  405af8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405afc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405b00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405b04:	d038      	beq.n	405b78 <__aeabi_dmul+0xb4>
  405b06:	fba0 ce02 	umull	ip, lr, r0, r2
  405b0a:	f04f 0500 	mov.w	r5, #0
  405b0e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405b12:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405b16:	fbe0 e503 	umlal	lr, r5, r0, r3
  405b1a:	f04f 0600 	mov.w	r6, #0
  405b1e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405b22:	f09c 0f00 	teq	ip, #0
  405b26:	bf18      	it	ne
  405b28:	f04e 0e01 	orrne.w	lr, lr, #1
  405b2c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405b30:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405b34:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405b38:	d204      	bcs.n	405b44 <__aeabi_dmul+0x80>
  405b3a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405b3e:	416d      	adcs	r5, r5
  405b40:	eb46 0606 	adc.w	r6, r6, r6
  405b44:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405b48:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405b4c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405b50:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405b54:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405b58:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405b5c:	bf88      	it	hi
  405b5e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405b62:	d81e      	bhi.n	405ba2 <__aeabi_dmul+0xde>
  405b64:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405b68:	bf08      	it	eq
  405b6a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405b6e:	f150 0000 	adcs.w	r0, r0, #0
  405b72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405b76:	bd70      	pop	{r4, r5, r6, pc}
  405b78:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405b7c:	ea46 0101 	orr.w	r1, r6, r1
  405b80:	ea40 0002 	orr.w	r0, r0, r2
  405b84:	ea81 0103 	eor.w	r1, r1, r3
  405b88:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405b8c:	bfc2      	ittt	gt
  405b8e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405b92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405b96:	bd70      	popgt	{r4, r5, r6, pc}
  405b98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405b9c:	f04f 0e00 	mov.w	lr, #0
  405ba0:	3c01      	subs	r4, #1
  405ba2:	f300 80ab 	bgt.w	405cfc <__aeabi_dmul+0x238>
  405ba6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405baa:	bfde      	ittt	le
  405bac:	2000      	movle	r0, #0
  405bae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405bb2:	bd70      	pople	{r4, r5, r6, pc}
  405bb4:	f1c4 0400 	rsb	r4, r4, #0
  405bb8:	3c20      	subs	r4, #32
  405bba:	da35      	bge.n	405c28 <__aeabi_dmul+0x164>
  405bbc:	340c      	adds	r4, #12
  405bbe:	dc1b      	bgt.n	405bf8 <__aeabi_dmul+0x134>
  405bc0:	f104 0414 	add.w	r4, r4, #20
  405bc4:	f1c4 0520 	rsb	r5, r4, #32
  405bc8:	fa00 f305 	lsl.w	r3, r0, r5
  405bcc:	fa20 f004 	lsr.w	r0, r0, r4
  405bd0:	fa01 f205 	lsl.w	r2, r1, r5
  405bd4:	ea40 0002 	orr.w	r0, r0, r2
  405bd8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405bdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405be0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405be4:	fa21 f604 	lsr.w	r6, r1, r4
  405be8:	eb42 0106 	adc.w	r1, r2, r6
  405bec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405bf0:	bf08      	it	eq
  405bf2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405bf6:	bd70      	pop	{r4, r5, r6, pc}
  405bf8:	f1c4 040c 	rsb	r4, r4, #12
  405bfc:	f1c4 0520 	rsb	r5, r4, #32
  405c00:	fa00 f304 	lsl.w	r3, r0, r4
  405c04:	fa20 f005 	lsr.w	r0, r0, r5
  405c08:	fa01 f204 	lsl.w	r2, r1, r4
  405c0c:	ea40 0002 	orr.w	r0, r0, r2
  405c10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405c14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405c18:	f141 0100 	adc.w	r1, r1, #0
  405c1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c20:	bf08      	it	eq
  405c22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c26:	bd70      	pop	{r4, r5, r6, pc}
  405c28:	f1c4 0520 	rsb	r5, r4, #32
  405c2c:	fa00 f205 	lsl.w	r2, r0, r5
  405c30:	ea4e 0e02 	orr.w	lr, lr, r2
  405c34:	fa20 f304 	lsr.w	r3, r0, r4
  405c38:	fa01 f205 	lsl.w	r2, r1, r5
  405c3c:	ea43 0302 	orr.w	r3, r3, r2
  405c40:	fa21 f004 	lsr.w	r0, r1, r4
  405c44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405c48:	fa21 f204 	lsr.w	r2, r1, r4
  405c4c:	ea20 0002 	bic.w	r0, r0, r2
  405c50:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405c54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c58:	bf08      	it	eq
  405c5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c5e:	bd70      	pop	{r4, r5, r6, pc}
  405c60:	f094 0f00 	teq	r4, #0
  405c64:	d10f      	bne.n	405c86 <__aeabi_dmul+0x1c2>
  405c66:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405c6a:	0040      	lsls	r0, r0, #1
  405c6c:	eb41 0101 	adc.w	r1, r1, r1
  405c70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405c74:	bf08      	it	eq
  405c76:	3c01      	subeq	r4, #1
  405c78:	d0f7      	beq.n	405c6a <__aeabi_dmul+0x1a6>
  405c7a:	ea41 0106 	orr.w	r1, r1, r6
  405c7e:	f095 0f00 	teq	r5, #0
  405c82:	bf18      	it	ne
  405c84:	4770      	bxne	lr
  405c86:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405c8a:	0052      	lsls	r2, r2, #1
  405c8c:	eb43 0303 	adc.w	r3, r3, r3
  405c90:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405c94:	bf08      	it	eq
  405c96:	3d01      	subeq	r5, #1
  405c98:	d0f7      	beq.n	405c8a <__aeabi_dmul+0x1c6>
  405c9a:	ea43 0306 	orr.w	r3, r3, r6
  405c9e:	4770      	bx	lr
  405ca0:	ea94 0f0c 	teq	r4, ip
  405ca4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405ca8:	bf18      	it	ne
  405caa:	ea95 0f0c 	teqne	r5, ip
  405cae:	d00c      	beq.n	405cca <__aeabi_dmul+0x206>
  405cb0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405cb4:	bf18      	it	ne
  405cb6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405cba:	d1d1      	bne.n	405c60 <__aeabi_dmul+0x19c>
  405cbc:	ea81 0103 	eor.w	r1, r1, r3
  405cc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405cc4:	f04f 0000 	mov.w	r0, #0
  405cc8:	bd70      	pop	{r4, r5, r6, pc}
  405cca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405cce:	bf06      	itte	eq
  405cd0:	4610      	moveq	r0, r2
  405cd2:	4619      	moveq	r1, r3
  405cd4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405cd8:	d019      	beq.n	405d0e <__aeabi_dmul+0x24a>
  405cda:	ea94 0f0c 	teq	r4, ip
  405cde:	d102      	bne.n	405ce6 <__aeabi_dmul+0x222>
  405ce0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405ce4:	d113      	bne.n	405d0e <__aeabi_dmul+0x24a>
  405ce6:	ea95 0f0c 	teq	r5, ip
  405cea:	d105      	bne.n	405cf8 <__aeabi_dmul+0x234>
  405cec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405cf0:	bf1c      	itt	ne
  405cf2:	4610      	movne	r0, r2
  405cf4:	4619      	movne	r1, r3
  405cf6:	d10a      	bne.n	405d0e <__aeabi_dmul+0x24a>
  405cf8:	ea81 0103 	eor.w	r1, r1, r3
  405cfc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d00:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405d04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405d08:	f04f 0000 	mov.w	r0, #0
  405d0c:	bd70      	pop	{r4, r5, r6, pc}
  405d0e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405d12:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405d16:	bd70      	pop	{r4, r5, r6, pc}

00405d18 <__aeabi_ddiv>:
  405d18:	b570      	push	{r4, r5, r6, lr}
  405d1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405d22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405d26:	bf1d      	ittte	ne
  405d28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d2c:	ea94 0f0c 	teqne	r4, ip
  405d30:	ea95 0f0c 	teqne	r5, ip
  405d34:	f000 f8a7 	bleq	405e86 <__aeabi_ddiv+0x16e>
  405d38:	eba4 0405 	sub.w	r4, r4, r5
  405d3c:	ea81 0e03 	eor.w	lr, r1, r3
  405d40:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405d44:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405d48:	f000 8088 	beq.w	405e5c <__aeabi_ddiv+0x144>
  405d4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405d50:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405d54:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405d58:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405d5c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405d60:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405d64:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405d68:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405d6c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405d70:	429d      	cmp	r5, r3
  405d72:	bf08      	it	eq
  405d74:	4296      	cmpeq	r6, r2
  405d76:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405d7a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405d7e:	d202      	bcs.n	405d86 <__aeabi_ddiv+0x6e>
  405d80:	085b      	lsrs	r3, r3, #1
  405d82:	ea4f 0232 	mov.w	r2, r2, rrx
  405d86:	1ab6      	subs	r6, r6, r2
  405d88:	eb65 0503 	sbc.w	r5, r5, r3
  405d8c:	085b      	lsrs	r3, r3, #1
  405d8e:	ea4f 0232 	mov.w	r2, r2, rrx
  405d92:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405d96:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405d9a:	ebb6 0e02 	subs.w	lr, r6, r2
  405d9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405da2:	bf22      	ittt	cs
  405da4:	1ab6      	subcs	r6, r6, r2
  405da6:	4675      	movcs	r5, lr
  405da8:	ea40 000c 	orrcs.w	r0, r0, ip
  405dac:	085b      	lsrs	r3, r3, #1
  405dae:	ea4f 0232 	mov.w	r2, r2, rrx
  405db2:	ebb6 0e02 	subs.w	lr, r6, r2
  405db6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405dba:	bf22      	ittt	cs
  405dbc:	1ab6      	subcs	r6, r6, r2
  405dbe:	4675      	movcs	r5, lr
  405dc0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405dc4:	085b      	lsrs	r3, r3, #1
  405dc6:	ea4f 0232 	mov.w	r2, r2, rrx
  405dca:	ebb6 0e02 	subs.w	lr, r6, r2
  405dce:	eb75 0e03 	sbcs.w	lr, r5, r3
  405dd2:	bf22      	ittt	cs
  405dd4:	1ab6      	subcs	r6, r6, r2
  405dd6:	4675      	movcs	r5, lr
  405dd8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405ddc:	085b      	lsrs	r3, r3, #1
  405dde:	ea4f 0232 	mov.w	r2, r2, rrx
  405de2:	ebb6 0e02 	subs.w	lr, r6, r2
  405de6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405dea:	bf22      	ittt	cs
  405dec:	1ab6      	subcs	r6, r6, r2
  405dee:	4675      	movcs	r5, lr
  405df0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405df4:	ea55 0e06 	orrs.w	lr, r5, r6
  405df8:	d018      	beq.n	405e2c <__aeabi_ddiv+0x114>
  405dfa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405dfe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405e02:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405e06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405e0a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405e0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405e12:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405e16:	d1c0      	bne.n	405d9a <__aeabi_ddiv+0x82>
  405e18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e1c:	d10b      	bne.n	405e36 <__aeabi_ddiv+0x11e>
  405e1e:	ea41 0100 	orr.w	r1, r1, r0
  405e22:	f04f 0000 	mov.w	r0, #0
  405e26:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405e2a:	e7b6      	b.n	405d9a <__aeabi_ddiv+0x82>
  405e2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e30:	bf04      	itt	eq
  405e32:	4301      	orreq	r1, r0
  405e34:	2000      	moveq	r0, #0
  405e36:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405e3a:	bf88      	it	hi
  405e3c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405e40:	f63f aeaf 	bhi.w	405ba2 <__aeabi_dmul+0xde>
  405e44:	ebb5 0c03 	subs.w	ip, r5, r3
  405e48:	bf04      	itt	eq
  405e4a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405e4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405e52:	f150 0000 	adcs.w	r0, r0, #0
  405e56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405e5a:	bd70      	pop	{r4, r5, r6, pc}
  405e5c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405e60:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405e64:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405e68:	bfc2      	ittt	gt
  405e6a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405e6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405e72:	bd70      	popgt	{r4, r5, r6, pc}
  405e74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405e78:	f04f 0e00 	mov.w	lr, #0
  405e7c:	3c01      	subs	r4, #1
  405e7e:	e690      	b.n	405ba2 <__aeabi_dmul+0xde>
  405e80:	ea45 0e06 	orr.w	lr, r5, r6
  405e84:	e68d      	b.n	405ba2 <__aeabi_dmul+0xde>
  405e86:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405e8a:	ea94 0f0c 	teq	r4, ip
  405e8e:	bf08      	it	eq
  405e90:	ea95 0f0c 	teqeq	r5, ip
  405e94:	f43f af3b 	beq.w	405d0e <__aeabi_dmul+0x24a>
  405e98:	ea94 0f0c 	teq	r4, ip
  405e9c:	d10a      	bne.n	405eb4 <__aeabi_ddiv+0x19c>
  405e9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405ea2:	f47f af34 	bne.w	405d0e <__aeabi_dmul+0x24a>
  405ea6:	ea95 0f0c 	teq	r5, ip
  405eaa:	f47f af25 	bne.w	405cf8 <__aeabi_dmul+0x234>
  405eae:	4610      	mov	r0, r2
  405eb0:	4619      	mov	r1, r3
  405eb2:	e72c      	b.n	405d0e <__aeabi_dmul+0x24a>
  405eb4:	ea95 0f0c 	teq	r5, ip
  405eb8:	d106      	bne.n	405ec8 <__aeabi_ddiv+0x1b0>
  405eba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405ebe:	f43f aefd 	beq.w	405cbc <__aeabi_dmul+0x1f8>
  405ec2:	4610      	mov	r0, r2
  405ec4:	4619      	mov	r1, r3
  405ec6:	e722      	b.n	405d0e <__aeabi_dmul+0x24a>
  405ec8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ecc:	bf18      	it	ne
  405ece:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ed2:	f47f aec5 	bne.w	405c60 <__aeabi_dmul+0x19c>
  405ed6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405eda:	f47f af0d 	bne.w	405cf8 <__aeabi_dmul+0x234>
  405ede:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405ee2:	f47f aeeb 	bne.w	405cbc <__aeabi_dmul+0x1f8>
  405ee6:	e712      	b.n	405d0e <__aeabi_dmul+0x24a>

00405ee8 <__gedf2>:
  405ee8:	f04f 3cff 	mov.w	ip, #4294967295
  405eec:	e006      	b.n	405efc <__cmpdf2+0x4>
  405eee:	bf00      	nop

00405ef0 <__ledf2>:
  405ef0:	f04f 0c01 	mov.w	ip, #1
  405ef4:	e002      	b.n	405efc <__cmpdf2+0x4>
  405ef6:	bf00      	nop

00405ef8 <__cmpdf2>:
  405ef8:	f04f 0c01 	mov.w	ip, #1
  405efc:	f84d cd04 	str.w	ip, [sp, #-4]!
  405f00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f0c:	bf18      	it	ne
  405f0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405f12:	d01b      	beq.n	405f4c <__cmpdf2+0x54>
  405f14:	b001      	add	sp, #4
  405f16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405f1a:	bf0c      	ite	eq
  405f1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405f20:	ea91 0f03 	teqne	r1, r3
  405f24:	bf02      	ittt	eq
  405f26:	ea90 0f02 	teqeq	r0, r2
  405f2a:	2000      	moveq	r0, #0
  405f2c:	4770      	bxeq	lr
  405f2e:	f110 0f00 	cmn.w	r0, #0
  405f32:	ea91 0f03 	teq	r1, r3
  405f36:	bf58      	it	pl
  405f38:	4299      	cmppl	r1, r3
  405f3a:	bf08      	it	eq
  405f3c:	4290      	cmpeq	r0, r2
  405f3e:	bf2c      	ite	cs
  405f40:	17d8      	asrcs	r0, r3, #31
  405f42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405f46:	f040 0001 	orr.w	r0, r0, #1
  405f4a:	4770      	bx	lr
  405f4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f54:	d102      	bne.n	405f5c <__cmpdf2+0x64>
  405f56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405f5a:	d107      	bne.n	405f6c <__cmpdf2+0x74>
  405f5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f64:	d1d6      	bne.n	405f14 <__cmpdf2+0x1c>
  405f66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405f6a:	d0d3      	beq.n	405f14 <__cmpdf2+0x1c>
  405f6c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405f70:	4770      	bx	lr
  405f72:	bf00      	nop

00405f74 <__aeabi_cdrcmple>:
  405f74:	4684      	mov	ip, r0
  405f76:	4610      	mov	r0, r2
  405f78:	4662      	mov	r2, ip
  405f7a:	468c      	mov	ip, r1
  405f7c:	4619      	mov	r1, r3
  405f7e:	4663      	mov	r3, ip
  405f80:	e000      	b.n	405f84 <__aeabi_cdcmpeq>
  405f82:	bf00      	nop

00405f84 <__aeabi_cdcmpeq>:
  405f84:	b501      	push	{r0, lr}
  405f86:	f7ff ffb7 	bl	405ef8 <__cmpdf2>
  405f8a:	2800      	cmp	r0, #0
  405f8c:	bf48      	it	mi
  405f8e:	f110 0f00 	cmnmi.w	r0, #0
  405f92:	bd01      	pop	{r0, pc}

00405f94 <__aeabi_dcmpeq>:
  405f94:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f98:	f7ff fff4 	bl	405f84 <__aeabi_cdcmpeq>
  405f9c:	bf0c      	ite	eq
  405f9e:	2001      	moveq	r0, #1
  405fa0:	2000      	movne	r0, #0
  405fa2:	f85d fb08 	ldr.w	pc, [sp], #8
  405fa6:	bf00      	nop

00405fa8 <__aeabi_dcmplt>:
  405fa8:	f84d ed08 	str.w	lr, [sp, #-8]!
  405fac:	f7ff ffea 	bl	405f84 <__aeabi_cdcmpeq>
  405fb0:	bf34      	ite	cc
  405fb2:	2001      	movcc	r0, #1
  405fb4:	2000      	movcs	r0, #0
  405fb6:	f85d fb08 	ldr.w	pc, [sp], #8
  405fba:	bf00      	nop

00405fbc <__aeabi_dcmple>:
  405fbc:	f84d ed08 	str.w	lr, [sp, #-8]!
  405fc0:	f7ff ffe0 	bl	405f84 <__aeabi_cdcmpeq>
  405fc4:	bf94      	ite	ls
  405fc6:	2001      	movls	r0, #1
  405fc8:	2000      	movhi	r0, #0
  405fca:	f85d fb08 	ldr.w	pc, [sp], #8
  405fce:	bf00      	nop

00405fd0 <__aeabi_dcmpge>:
  405fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
  405fd4:	f7ff ffce 	bl	405f74 <__aeabi_cdrcmple>
  405fd8:	bf94      	ite	ls
  405fda:	2001      	movls	r0, #1
  405fdc:	2000      	movhi	r0, #0
  405fde:	f85d fb08 	ldr.w	pc, [sp], #8
  405fe2:	bf00      	nop

00405fe4 <__aeabi_dcmpgt>:
  405fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405fe8:	f7ff ffc4 	bl	405f74 <__aeabi_cdrcmple>
  405fec:	bf34      	ite	cc
  405fee:	2001      	movcc	r0, #1
  405ff0:	2000      	movcs	r0, #0
  405ff2:	f85d fb08 	ldr.w	pc, [sp], #8
  405ff6:	bf00      	nop

00405ff8 <__aeabi_dcmpun>:
  405ff8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405ffc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406000:	d102      	bne.n	406008 <__aeabi_dcmpun+0x10>
  406002:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406006:	d10a      	bne.n	40601e <__aeabi_dcmpun+0x26>
  406008:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40600c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406010:	d102      	bne.n	406018 <__aeabi_dcmpun+0x20>
  406012:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406016:	d102      	bne.n	40601e <__aeabi_dcmpun+0x26>
  406018:	f04f 0000 	mov.w	r0, #0
  40601c:	4770      	bx	lr
  40601e:	f04f 0001 	mov.w	r0, #1
  406022:	4770      	bx	lr

00406024 <__aeabi_d2iz>:
  406024:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406028:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40602c:	d215      	bcs.n	40605a <__aeabi_d2iz+0x36>
  40602e:	d511      	bpl.n	406054 <__aeabi_d2iz+0x30>
  406030:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406034:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406038:	d912      	bls.n	406060 <__aeabi_d2iz+0x3c>
  40603a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40603e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406042:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406046:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40604a:	fa23 f002 	lsr.w	r0, r3, r2
  40604e:	bf18      	it	ne
  406050:	4240      	negne	r0, r0
  406052:	4770      	bx	lr
  406054:	f04f 0000 	mov.w	r0, #0
  406058:	4770      	bx	lr
  40605a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40605e:	d105      	bne.n	40606c <__aeabi_d2iz+0x48>
  406060:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406064:	bf08      	it	eq
  406066:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40606a:	4770      	bx	lr
  40606c:	f04f 0000 	mov.w	r0, #0
  406070:	4770      	bx	lr
  406072:	bf00      	nop

00406074 <__aeabi_uldivmod>:
  406074:	b953      	cbnz	r3, 40608c <__aeabi_uldivmod+0x18>
  406076:	b94a      	cbnz	r2, 40608c <__aeabi_uldivmod+0x18>
  406078:	2900      	cmp	r1, #0
  40607a:	bf08      	it	eq
  40607c:	2800      	cmpeq	r0, #0
  40607e:	bf1c      	itt	ne
  406080:	f04f 31ff 	movne.w	r1, #4294967295
  406084:	f04f 30ff 	movne.w	r0, #4294967295
  406088:	f000 b97a 	b.w	406380 <__aeabi_idiv0>
  40608c:	f1ad 0c08 	sub.w	ip, sp, #8
  406090:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406094:	f000 f806 	bl	4060a4 <__udivmoddi4>
  406098:	f8dd e004 	ldr.w	lr, [sp, #4]
  40609c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4060a0:	b004      	add	sp, #16
  4060a2:	4770      	bx	lr

004060a4 <__udivmoddi4>:
  4060a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4060a8:	468c      	mov	ip, r1
  4060aa:	460d      	mov	r5, r1
  4060ac:	4604      	mov	r4, r0
  4060ae:	9e08      	ldr	r6, [sp, #32]
  4060b0:	2b00      	cmp	r3, #0
  4060b2:	d151      	bne.n	406158 <__udivmoddi4+0xb4>
  4060b4:	428a      	cmp	r2, r1
  4060b6:	4617      	mov	r7, r2
  4060b8:	d96d      	bls.n	406196 <__udivmoddi4+0xf2>
  4060ba:	fab2 fe82 	clz	lr, r2
  4060be:	f1be 0f00 	cmp.w	lr, #0
  4060c2:	d00b      	beq.n	4060dc <__udivmoddi4+0x38>
  4060c4:	f1ce 0c20 	rsb	ip, lr, #32
  4060c8:	fa01 f50e 	lsl.w	r5, r1, lr
  4060cc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4060d0:	fa02 f70e 	lsl.w	r7, r2, lr
  4060d4:	ea4c 0c05 	orr.w	ip, ip, r5
  4060d8:	fa00 f40e 	lsl.w	r4, r0, lr
  4060dc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4060e0:	0c25      	lsrs	r5, r4, #16
  4060e2:	fbbc f8fa 	udiv	r8, ip, sl
  4060e6:	fa1f f987 	uxth.w	r9, r7
  4060ea:	fb0a cc18 	mls	ip, sl, r8, ip
  4060ee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4060f2:	fb08 f309 	mul.w	r3, r8, r9
  4060f6:	42ab      	cmp	r3, r5
  4060f8:	d90a      	bls.n	406110 <__udivmoddi4+0x6c>
  4060fa:	19ed      	adds	r5, r5, r7
  4060fc:	f108 32ff 	add.w	r2, r8, #4294967295
  406100:	f080 8123 	bcs.w	40634a <__udivmoddi4+0x2a6>
  406104:	42ab      	cmp	r3, r5
  406106:	f240 8120 	bls.w	40634a <__udivmoddi4+0x2a6>
  40610a:	f1a8 0802 	sub.w	r8, r8, #2
  40610e:	443d      	add	r5, r7
  406110:	1aed      	subs	r5, r5, r3
  406112:	b2a4      	uxth	r4, r4
  406114:	fbb5 f0fa 	udiv	r0, r5, sl
  406118:	fb0a 5510 	mls	r5, sl, r0, r5
  40611c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406120:	fb00 f909 	mul.w	r9, r0, r9
  406124:	45a1      	cmp	r9, r4
  406126:	d909      	bls.n	40613c <__udivmoddi4+0x98>
  406128:	19e4      	adds	r4, r4, r7
  40612a:	f100 33ff 	add.w	r3, r0, #4294967295
  40612e:	f080 810a 	bcs.w	406346 <__udivmoddi4+0x2a2>
  406132:	45a1      	cmp	r9, r4
  406134:	f240 8107 	bls.w	406346 <__udivmoddi4+0x2a2>
  406138:	3802      	subs	r0, #2
  40613a:	443c      	add	r4, r7
  40613c:	eba4 0409 	sub.w	r4, r4, r9
  406140:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406144:	2100      	movs	r1, #0
  406146:	2e00      	cmp	r6, #0
  406148:	d061      	beq.n	40620e <__udivmoddi4+0x16a>
  40614a:	fa24 f40e 	lsr.w	r4, r4, lr
  40614e:	2300      	movs	r3, #0
  406150:	6034      	str	r4, [r6, #0]
  406152:	6073      	str	r3, [r6, #4]
  406154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406158:	428b      	cmp	r3, r1
  40615a:	d907      	bls.n	40616c <__udivmoddi4+0xc8>
  40615c:	2e00      	cmp	r6, #0
  40615e:	d054      	beq.n	40620a <__udivmoddi4+0x166>
  406160:	2100      	movs	r1, #0
  406162:	e886 0021 	stmia.w	r6, {r0, r5}
  406166:	4608      	mov	r0, r1
  406168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40616c:	fab3 f183 	clz	r1, r3
  406170:	2900      	cmp	r1, #0
  406172:	f040 808e 	bne.w	406292 <__udivmoddi4+0x1ee>
  406176:	42ab      	cmp	r3, r5
  406178:	d302      	bcc.n	406180 <__udivmoddi4+0xdc>
  40617a:	4282      	cmp	r2, r0
  40617c:	f200 80fa 	bhi.w	406374 <__udivmoddi4+0x2d0>
  406180:	1a84      	subs	r4, r0, r2
  406182:	eb65 0503 	sbc.w	r5, r5, r3
  406186:	2001      	movs	r0, #1
  406188:	46ac      	mov	ip, r5
  40618a:	2e00      	cmp	r6, #0
  40618c:	d03f      	beq.n	40620e <__udivmoddi4+0x16a>
  40618e:	e886 1010 	stmia.w	r6, {r4, ip}
  406192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406196:	b912      	cbnz	r2, 40619e <__udivmoddi4+0xfa>
  406198:	2701      	movs	r7, #1
  40619a:	fbb7 f7f2 	udiv	r7, r7, r2
  40619e:	fab7 fe87 	clz	lr, r7
  4061a2:	f1be 0f00 	cmp.w	lr, #0
  4061a6:	d134      	bne.n	406212 <__udivmoddi4+0x16e>
  4061a8:	1beb      	subs	r3, r5, r7
  4061aa:	0c3a      	lsrs	r2, r7, #16
  4061ac:	fa1f fc87 	uxth.w	ip, r7
  4061b0:	2101      	movs	r1, #1
  4061b2:	fbb3 f8f2 	udiv	r8, r3, r2
  4061b6:	0c25      	lsrs	r5, r4, #16
  4061b8:	fb02 3318 	mls	r3, r2, r8, r3
  4061bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4061c0:	fb0c f308 	mul.w	r3, ip, r8
  4061c4:	42ab      	cmp	r3, r5
  4061c6:	d907      	bls.n	4061d8 <__udivmoddi4+0x134>
  4061c8:	19ed      	adds	r5, r5, r7
  4061ca:	f108 30ff 	add.w	r0, r8, #4294967295
  4061ce:	d202      	bcs.n	4061d6 <__udivmoddi4+0x132>
  4061d0:	42ab      	cmp	r3, r5
  4061d2:	f200 80d1 	bhi.w	406378 <__udivmoddi4+0x2d4>
  4061d6:	4680      	mov	r8, r0
  4061d8:	1aed      	subs	r5, r5, r3
  4061da:	b2a3      	uxth	r3, r4
  4061dc:	fbb5 f0f2 	udiv	r0, r5, r2
  4061e0:	fb02 5510 	mls	r5, r2, r0, r5
  4061e4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4061e8:	fb0c fc00 	mul.w	ip, ip, r0
  4061ec:	45a4      	cmp	ip, r4
  4061ee:	d907      	bls.n	406200 <__udivmoddi4+0x15c>
  4061f0:	19e4      	adds	r4, r4, r7
  4061f2:	f100 33ff 	add.w	r3, r0, #4294967295
  4061f6:	d202      	bcs.n	4061fe <__udivmoddi4+0x15a>
  4061f8:	45a4      	cmp	ip, r4
  4061fa:	f200 80b8 	bhi.w	40636e <__udivmoddi4+0x2ca>
  4061fe:	4618      	mov	r0, r3
  406200:	eba4 040c 	sub.w	r4, r4, ip
  406204:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406208:	e79d      	b.n	406146 <__udivmoddi4+0xa2>
  40620a:	4631      	mov	r1, r6
  40620c:	4630      	mov	r0, r6
  40620e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406212:	f1ce 0420 	rsb	r4, lr, #32
  406216:	fa05 f30e 	lsl.w	r3, r5, lr
  40621a:	fa07 f70e 	lsl.w	r7, r7, lr
  40621e:	fa20 f804 	lsr.w	r8, r0, r4
  406222:	0c3a      	lsrs	r2, r7, #16
  406224:	fa25 f404 	lsr.w	r4, r5, r4
  406228:	ea48 0803 	orr.w	r8, r8, r3
  40622c:	fbb4 f1f2 	udiv	r1, r4, r2
  406230:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406234:	fb02 4411 	mls	r4, r2, r1, r4
  406238:	fa1f fc87 	uxth.w	ip, r7
  40623c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406240:	fb01 f30c 	mul.w	r3, r1, ip
  406244:	42ab      	cmp	r3, r5
  406246:	fa00 f40e 	lsl.w	r4, r0, lr
  40624a:	d909      	bls.n	406260 <__udivmoddi4+0x1bc>
  40624c:	19ed      	adds	r5, r5, r7
  40624e:	f101 30ff 	add.w	r0, r1, #4294967295
  406252:	f080 808a 	bcs.w	40636a <__udivmoddi4+0x2c6>
  406256:	42ab      	cmp	r3, r5
  406258:	f240 8087 	bls.w	40636a <__udivmoddi4+0x2c6>
  40625c:	3902      	subs	r1, #2
  40625e:	443d      	add	r5, r7
  406260:	1aeb      	subs	r3, r5, r3
  406262:	fa1f f588 	uxth.w	r5, r8
  406266:	fbb3 f0f2 	udiv	r0, r3, r2
  40626a:	fb02 3310 	mls	r3, r2, r0, r3
  40626e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406272:	fb00 f30c 	mul.w	r3, r0, ip
  406276:	42ab      	cmp	r3, r5
  406278:	d907      	bls.n	40628a <__udivmoddi4+0x1e6>
  40627a:	19ed      	adds	r5, r5, r7
  40627c:	f100 38ff 	add.w	r8, r0, #4294967295
  406280:	d26f      	bcs.n	406362 <__udivmoddi4+0x2be>
  406282:	42ab      	cmp	r3, r5
  406284:	d96d      	bls.n	406362 <__udivmoddi4+0x2be>
  406286:	3802      	subs	r0, #2
  406288:	443d      	add	r5, r7
  40628a:	1aeb      	subs	r3, r5, r3
  40628c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406290:	e78f      	b.n	4061b2 <__udivmoddi4+0x10e>
  406292:	f1c1 0720 	rsb	r7, r1, #32
  406296:	fa22 f807 	lsr.w	r8, r2, r7
  40629a:	408b      	lsls	r3, r1
  40629c:	fa05 f401 	lsl.w	r4, r5, r1
  4062a0:	ea48 0303 	orr.w	r3, r8, r3
  4062a4:	fa20 fe07 	lsr.w	lr, r0, r7
  4062a8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4062ac:	40fd      	lsrs	r5, r7
  4062ae:	ea4e 0e04 	orr.w	lr, lr, r4
  4062b2:	fbb5 f9fc 	udiv	r9, r5, ip
  4062b6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4062ba:	fb0c 5519 	mls	r5, ip, r9, r5
  4062be:	fa1f f883 	uxth.w	r8, r3
  4062c2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4062c6:	fb09 f408 	mul.w	r4, r9, r8
  4062ca:	42ac      	cmp	r4, r5
  4062cc:	fa02 f201 	lsl.w	r2, r2, r1
  4062d0:	fa00 fa01 	lsl.w	sl, r0, r1
  4062d4:	d908      	bls.n	4062e8 <__udivmoddi4+0x244>
  4062d6:	18ed      	adds	r5, r5, r3
  4062d8:	f109 30ff 	add.w	r0, r9, #4294967295
  4062dc:	d243      	bcs.n	406366 <__udivmoddi4+0x2c2>
  4062de:	42ac      	cmp	r4, r5
  4062e0:	d941      	bls.n	406366 <__udivmoddi4+0x2c2>
  4062e2:	f1a9 0902 	sub.w	r9, r9, #2
  4062e6:	441d      	add	r5, r3
  4062e8:	1b2d      	subs	r5, r5, r4
  4062ea:	fa1f fe8e 	uxth.w	lr, lr
  4062ee:	fbb5 f0fc 	udiv	r0, r5, ip
  4062f2:	fb0c 5510 	mls	r5, ip, r0, r5
  4062f6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4062fa:	fb00 f808 	mul.w	r8, r0, r8
  4062fe:	45a0      	cmp	r8, r4
  406300:	d907      	bls.n	406312 <__udivmoddi4+0x26e>
  406302:	18e4      	adds	r4, r4, r3
  406304:	f100 35ff 	add.w	r5, r0, #4294967295
  406308:	d229      	bcs.n	40635e <__udivmoddi4+0x2ba>
  40630a:	45a0      	cmp	r8, r4
  40630c:	d927      	bls.n	40635e <__udivmoddi4+0x2ba>
  40630e:	3802      	subs	r0, #2
  406310:	441c      	add	r4, r3
  406312:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406316:	eba4 0408 	sub.w	r4, r4, r8
  40631a:	fba0 8902 	umull	r8, r9, r0, r2
  40631e:	454c      	cmp	r4, r9
  406320:	46c6      	mov	lr, r8
  406322:	464d      	mov	r5, r9
  406324:	d315      	bcc.n	406352 <__udivmoddi4+0x2ae>
  406326:	d012      	beq.n	40634e <__udivmoddi4+0x2aa>
  406328:	b156      	cbz	r6, 406340 <__udivmoddi4+0x29c>
  40632a:	ebba 030e 	subs.w	r3, sl, lr
  40632e:	eb64 0405 	sbc.w	r4, r4, r5
  406332:	fa04 f707 	lsl.w	r7, r4, r7
  406336:	40cb      	lsrs	r3, r1
  406338:	431f      	orrs	r7, r3
  40633a:	40cc      	lsrs	r4, r1
  40633c:	6037      	str	r7, [r6, #0]
  40633e:	6074      	str	r4, [r6, #4]
  406340:	2100      	movs	r1, #0
  406342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406346:	4618      	mov	r0, r3
  406348:	e6f8      	b.n	40613c <__udivmoddi4+0x98>
  40634a:	4690      	mov	r8, r2
  40634c:	e6e0      	b.n	406110 <__udivmoddi4+0x6c>
  40634e:	45c2      	cmp	sl, r8
  406350:	d2ea      	bcs.n	406328 <__udivmoddi4+0x284>
  406352:	ebb8 0e02 	subs.w	lr, r8, r2
  406356:	eb69 0503 	sbc.w	r5, r9, r3
  40635a:	3801      	subs	r0, #1
  40635c:	e7e4      	b.n	406328 <__udivmoddi4+0x284>
  40635e:	4628      	mov	r0, r5
  406360:	e7d7      	b.n	406312 <__udivmoddi4+0x26e>
  406362:	4640      	mov	r0, r8
  406364:	e791      	b.n	40628a <__udivmoddi4+0x1e6>
  406366:	4681      	mov	r9, r0
  406368:	e7be      	b.n	4062e8 <__udivmoddi4+0x244>
  40636a:	4601      	mov	r1, r0
  40636c:	e778      	b.n	406260 <__udivmoddi4+0x1bc>
  40636e:	3802      	subs	r0, #2
  406370:	443c      	add	r4, r7
  406372:	e745      	b.n	406200 <__udivmoddi4+0x15c>
  406374:	4608      	mov	r0, r1
  406376:	e708      	b.n	40618a <__udivmoddi4+0xe6>
  406378:	f1a8 0802 	sub.w	r8, r8, #2
  40637c:	443d      	add	r5, r7
  40637e:	e72b      	b.n	4061d8 <__udivmoddi4+0x134>

00406380 <__aeabi_idiv0>:
  406380:	4770      	bx	lr
  406382:	bf00      	nop

00406384 <sysfont_glyphs>:
	...
  4063a4:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4063b4:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4063c4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4063dc:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4063ec:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4063fc:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406414:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406424:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406434:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  40644c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406468:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406478:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406488:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406498:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4064c0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4064e8:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4064f8:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40651c:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40652c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40653c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  40654c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406564:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406574:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406584:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  40659c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4065ac:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4065bc:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4065d4:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4065e4:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4065f4:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  40660c:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  40661c:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40662c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406644:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406654:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406664:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406680:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406690:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4066a0:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4066bc:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4066d4:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4066ec:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4066fc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  40670c:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406724:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406734:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406744:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  40675c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  40676c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  40677c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406794:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4067a4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4067b4:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4067cc:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4067dc:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4067ec:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406804:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406814:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406824:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  40683c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  40684c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  40685c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406874:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406884:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406894:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  4068ac:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4068bc:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4068cc:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4068e4:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4068f4:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406904:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  40691c:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  40692c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40693c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406954:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406964:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406974:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  40698c:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  40699c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  4069ac:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4069c4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4069d4:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4069e4:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  4069fc:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406a0c:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406a1c:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406a34:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406a44:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406a54:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406a7c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406a8c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406aa8:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406ac0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406ad0:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406ae0:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406af8:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406b08:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406b18:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406b30:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406b40:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406b50:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406b60:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406b70:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406b80:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406b90:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406ba0:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406bb0:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406bc0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406bd8:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406be8:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406bf8:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406c14:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406c30:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406c4c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406c5c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406c6c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406c84:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406ca0:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406cbc:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406cd8:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406cf4:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406d10:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406d2c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406d48:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406d58:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406d68:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406d78:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406d88:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406d98:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406da8:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406db8:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406dc8:	0000 0000 3225 322e 0066 0000 6d63 0000     ....%2.2f...cm..
  406dd8:	7245 6f72 0021 0000                         Erro!...

00406de0 <_global_impure_ptr>:
  406de0:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406df0:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406e00:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406e10:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406e20:	296c 0000 0030 0000                         l)..0...

00406e28 <blanks.7223>:
  406e28:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406e38 <zeroes.7224>:
  406e38:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406e48:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406e58 <__mprec_bigtens>:
  406e58:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406e68:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406e78:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406e80 <__mprec_tens>:
  406e80:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406e90:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406ea0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406eb0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406ec0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406ed0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406ee0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406ef0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406f00:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406f10:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406f20:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406f30:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406f40:	9db4 79d9 7843 44ea                         ...yCx.D

00406f48 <p05.6055>:
  406f48:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406f58:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406f64 <_ctype_>:
  406f64:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406f74:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406f84:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406f94:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406fa4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406fb4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406fc4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406fd4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406fe4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407068 <_init>:
  407068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40706a:	bf00      	nop
  40706c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40706e:	bc08      	pop	{r3}
  407070:	469e      	mov	lr, r3
  407072:	4770      	bx	lr

00407074 <__init_array_start>:
  407074:	00403381 	.word	0x00403381

00407078 <__frame_dummy_init_array_entry>:
  407078:	00400165                                e.@.

0040707c <_fini>:
  40707c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40707e:	bf00      	nop
  407080:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407082:	bc08      	pop	{r3}
  407084:	469e      	mov	lr, r3
  407086:	4770      	bx	lr

00407088 <__fini_array_start>:
  407088:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6384 0040 0e0a 7d20               .....c@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freqPrescale>:
20400020:	b2c2 4606                                   ...F

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cc8 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5aa9 0040 5669 0040 0000 0000 6f64 0040     .Z@.iV@.....do@.
20400954:	6f60 0040 6e04 0040 6e04 0040 6e04 0040     `o@..n@..n@..n@.
20400964:	6e04 0040 6e04 0040 6e04 0040 6e04 0040     .n@..n@..n@..n@.
20400974:	6e04 0040 6e04 0040 ffff ffff ffff ffff     .n@..n@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
