# Adder_testbench
## About:- 
Here i Have Created testbech to verify rtl design for full adder.
To verify design i have created Testbech based on sv testbench architure where generator is used to generated random stimuls , driver drives this generated stimulus from generator to interface. Interface contains all the signals.From Interface signal is given to DUT is begin verified 
