/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [13:0] _01_;
  wire [2:0] _02_;
  reg [25:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_28z ? celloutsig_0_9z : celloutsig_0_27z);
  assign celloutsig_1_10z = !(celloutsig_1_0z ? celloutsig_1_7z : celloutsig_1_8z);
  assign celloutsig_1_17z = !(celloutsig_1_10z ? _00_ : celloutsig_1_8z);
  assign celloutsig_0_9z = !(celloutsig_0_6z ? in_data[14] : celloutsig_0_6z);
  assign celloutsig_0_11z = !(celloutsig_0_1z ? celloutsig_0_7z : celloutsig_0_8z);
  assign celloutsig_0_53z = ~((celloutsig_0_17z | celloutsig_0_44z) & celloutsig_0_45z);
  assign celloutsig_1_0z = ~((in_data[179] | in_data[165]) & in_data[181]);
  assign celloutsig_1_2z = ~((in_data[111] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] | in_data[75]) & in_data[49]);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_3z) & in_data[80]);
  assign celloutsig_0_23z = ~((celloutsig_0_3z | celloutsig_0_13z) & celloutsig_0_18z);
  assign celloutsig_0_27z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_16z);
  assign celloutsig_0_32z = ~((celloutsig_0_8z | celloutsig_0_19z[3]) & (celloutsig_0_11z | celloutsig_0_29z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_10z) & (celloutsig_1_2z | celloutsig_1_17z));
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_4z = in_data[86] | ~(celloutsig_0_1z);
  assign celloutsig_0_49z = in_data[51] | ~(celloutsig_0_17z);
  assign celloutsig_0_35z = celloutsig_0_1z | celloutsig_0_2z;
  assign celloutsig_0_44z = celloutsig_0_41z[2] | celloutsig_0_36z;
  assign celloutsig_1_7z = in_data[187] | celloutsig_1_4z;
  assign celloutsig_1_12z = in_data[100] | celloutsig_1_4z;
  assign celloutsig_1_16z = celloutsig_1_6z[12] | celloutsig_1_3z;
  assign celloutsig_0_21z = celloutsig_0_3z | celloutsig_0_15z[3];
  assign celloutsig_0_2z = in_data[61] | celloutsig_0_0z[2];
  assign celloutsig_0_28z = celloutsig_0_15z[5] | celloutsig_0_27z;
  assign celloutsig_0_6z = celloutsig_0_1z ^ celloutsig_0_5z;
  assign celloutsig_0_10z = { in_data[6:3], celloutsig_0_5z, celloutsig_0_9z } + { celloutsig_0_1z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_11z, celloutsig_0_18z };
  reg [2:0] _32_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 3'h0;
    else _32_ <= in_data[133:131];
  assign { _02_[2:1], _00_ } = _32_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 26'h0000000;
    else _03_ <= { celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_24z = { celloutsig_0_15z[5:1], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z } & { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[129:127] / { 1'h1, in_data[163:162] };
  assign celloutsig_1_11z = { in_data[178:165], celloutsig_1_3z } / { 1'h1, in_data[182:169] };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z } / { 1'h1, in_data[5:0], celloutsig_0_17z };
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_16z } / { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_24z[6:3] / { 1'h1, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_31z = celloutsig_0_24z[12:4] == { celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_43z = { celloutsig_0_30z[0], celloutsig_0_38z } == { celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_13z = { in_data[90:75], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } == { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_33z = { in_data[37:35], celloutsig_0_27z, celloutsig_0_6z } === { celloutsig_0_0z[4:3], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } === { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_10z[5:4], celloutsig_0_3z, celloutsig_0_4z } === { in_data[50:48], celloutsig_0_11z };
  assign celloutsig_0_36z = { celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_9z } <= { celloutsig_0_19z[3], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_20z };
  assign celloutsig_1_8z = { in_data[147:146], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } <= celloutsig_1_6z[15:8];
  assign celloutsig_0_7z = { in_data[38:35], celloutsig_0_6z } <= { in_data[36:33], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_10z[5], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z } <= { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z } <= { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_18z = { in_data[58:53], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_16z } <= { in_data[43:33], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_17z } <= { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_1_19z = { celloutsig_1_6z[15:10], celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_4z } && { celloutsig_1_11z[9:7], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_10z };
  assign celloutsig_0_45z = { celloutsig_0_24z[4:0], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_32z } < { celloutsig_0_20z[3:1], celloutsig_0_43z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[102:97] < in_data[185:180];
  assign celloutsig_0_0z = in_data[15:11] * in_data[15:11];
  assign celloutsig_1_6z = { in_data[153:141], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } * { in_data[135:121], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_40z = ~ { celloutsig_0_29z[3:2], celloutsig_0_12z };
  assign celloutsig_0_52z = ~ { _03_[20:4], celloutsig_0_8z, celloutsig_0_49z, celloutsig_0_21z };
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_1z;
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[47:44] };
  assign celloutsig_0_41z = _01_[2:0] >> celloutsig_0_19z[3:1];
  assign celloutsig_0_30z = celloutsig_0_0z[3:0] >> { celloutsig_0_19z[4:3], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = in_data[82:74] ~^ { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[51:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
